
testy_lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a25c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ae4  0800a40c  0800a40c  0000b40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bef0  0800bef0  0000d058  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bef0  0800bef0  0000cef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bef8  0800bef8  0000d058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bef8  0800bef8  0000cef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800befc  0800befc  0000cefc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  0800bf00  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d058  2**0
                  CONTENTS
 10 .bss          000008b8  20000058  20000058  0000d058  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000910  20000910  0000d058  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d058  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a231  00000000  00000000  0000d088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000059f5  00000000  00000000  000372b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002490  00000000  00000000  0003ccb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001c67  00000000  00000000  0003f140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029fc3  00000000  00000000  00040da7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002abd5  00000000  00000000  0006ad6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f739f  00000000  00000000  0009593f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018ccde  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009c80  00000000  00000000  0018cd24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001969a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000058 	.word	0x20000058
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a3f4 	.word	0x0800a3f4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	0800a3f4 	.word	0x0800a3f4

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b988 	b.w	8000518 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	468e      	mov	lr, r1
 8000228:	4604      	mov	r4, r0
 800022a:	4688      	mov	r8, r1
 800022c:	2b00      	cmp	r3, #0
 800022e:	d14a      	bne.n	80002c6 <__udivmoddi4+0xa6>
 8000230:	428a      	cmp	r2, r1
 8000232:	4617      	mov	r7, r2
 8000234:	d962      	bls.n	80002fc <__udivmoddi4+0xdc>
 8000236:	fab2 f682 	clz	r6, r2
 800023a:	b14e      	cbz	r6, 8000250 <__udivmoddi4+0x30>
 800023c:	f1c6 0320 	rsb	r3, r6, #32
 8000240:	fa01 f806 	lsl.w	r8, r1, r6
 8000244:	fa20 f303 	lsr.w	r3, r0, r3
 8000248:	40b7      	lsls	r7, r6
 800024a:	ea43 0808 	orr.w	r8, r3, r8
 800024e:	40b4      	lsls	r4, r6
 8000250:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000254:	fa1f fc87 	uxth.w	ip, r7
 8000258:	fbb8 f1fe 	udiv	r1, r8, lr
 800025c:	0c23      	lsrs	r3, r4, #16
 800025e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000262:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000266:	fb01 f20c 	mul.w	r2, r1, ip
 800026a:	429a      	cmp	r2, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x62>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f101 30ff 	add.w	r0, r1, #4294967295
 8000274:	f080 80ea 	bcs.w	800044c <__udivmoddi4+0x22c>
 8000278:	429a      	cmp	r2, r3
 800027a:	f240 80e7 	bls.w	800044c <__udivmoddi4+0x22c>
 800027e:	3902      	subs	r1, #2
 8000280:	443b      	add	r3, r7
 8000282:	1a9a      	subs	r2, r3, r2
 8000284:	b2a3      	uxth	r3, r4
 8000286:	fbb2 f0fe 	udiv	r0, r2, lr
 800028a:	fb0e 2210 	mls	r2, lr, r0, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb00 fc0c 	mul.w	ip, r0, ip
 8000296:	459c      	cmp	ip, r3
 8000298:	d909      	bls.n	80002ae <__udivmoddi4+0x8e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f100 32ff 	add.w	r2, r0, #4294967295
 80002a0:	f080 80d6 	bcs.w	8000450 <__udivmoddi4+0x230>
 80002a4:	459c      	cmp	ip, r3
 80002a6:	f240 80d3 	bls.w	8000450 <__udivmoddi4+0x230>
 80002aa:	443b      	add	r3, r7
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b2:	eba3 030c 	sub.w	r3, r3, ip
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa2>
 80002ba:	40f3      	lsrs	r3, r6
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xb6>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb0>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x14c>
 80002de:	4573      	cmp	r3, lr
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xc8>
 80002e2:	4282      	cmp	r2, r0
 80002e4:	f200 8105 	bhi.w	80004f2 <__udivmoddi4+0x2d2>
 80002e8:	1a84      	subs	r4, r0, r2
 80002ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	4690      	mov	r8, r2
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d0e5      	beq.n	80002c2 <__udivmoddi4+0xa2>
 80002f6:	e9c5 4800 	strd	r4, r8, [r5]
 80002fa:	e7e2      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f000 8090 	beq.w	8000422 <__udivmoddi4+0x202>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	2e00      	cmp	r6, #0
 8000308:	f040 80a4 	bne.w	8000454 <__udivmoddi4+0x234>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	0c03      	lsrs	r3, r0, #16
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	b280      	uxth	r0, r0
 8000316:	b2bc      	uxth	r4, r7
 8000318:	2101      	movs	r1, #1
 800031a:	fbb2 fcfe 	udiv	ip, r2, lr
 800031e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000326:	fb04 f20c 	mul.w	r2, r4, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d907      	bls.n	800033e <__udivmoddi4+0x11e>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000334:	d202      	bcs.n	800033c <__udivmoddi4+0x11c>
 8000336:	429a      	cmp	r2, r3
 8000338:	f200 80e0 	bhi.w	80004fc <__udivmoddi4+0x2dc>
 800033c:	46c4      	mov	ip, r8
 800033e:	1a9b      	subs	r3, r3, r2
 8000340:	fbb3 f2fe 	udiv	r2, r3, lr
 8000344:	fb0e 3312 	mls	r3, lr, r2, r3
 8000348:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800034c:	fb02 f404 	mul.w	r4, r2, r4
 8000350:	429c      	cmp	r4, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x144>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f102 30ff 	add.w	r0, r2, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x142>
 800035c:	429c      	cmp	r4, r3
 800035e:	f200 80ca 	bhi.w	80004f6 <__udivmoddi4+0x2d6>
 8000362:	4602      	mov	r2, r0
 8000364:	1b1b      	subs	r3, r3, r4
 8000366:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x98>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa0e f401 	lsl.w	r4, lr, r1
 800037c:	fa20 f306 	lsr.w	r3, r0, r6
 8000380:	fa2e fe06 	lsr.w	lr, lr, r6
 8000384:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000388:	4323      	orrs	r3, r4
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	fa1f fc87 	uxth.w	ip, r7
 8000392:	fbbe f0f9 	udiv	r0, lr, r9
 8000396:	0c1c      	lsrs	r4, r3, #16
 8000398:	fb09 ee10 	mls	lr, r9, r0, lr
 800039c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a4:	45a6      	cmp	lr, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1a0>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80003b2:	f080 809c 	bcs.w	80004ee <__udivmoddi4+0x2ce>
 80003b6:	45a6      	cmp	lr, r4
 80003b8:	f240 8099 	bls.w	80004ee <__udivmoddi4+0x2ce>
 80003bc:	3802      	subs	r0, #2
 80003be:	443c      	add	r4, r7
 80003c0:	eba4 040e 	sub.w	r4, r4, lr
 80003c4:	fa1f fe83 	uxth.w	lr, r3
 80003c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003cc:	fb09 4413 	mls	r4, r9, r3, r4
 80003d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d8:	45a4      	cmp	ip, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x1ce>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f103 3eff 	add.w	lr, r3, #4294967295
 80003e2:	f080 8082 	bcs.w	80004ea <__udivmoddi4+0x2ca>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d97f      	bls.n	80004ea <__udivmoddi4+0x2ca>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003f2:	eba4 040c 	sub.w	r4, r4, ip
 80003f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003fa:	4564      	cmp	r4, ip
 80003fc:	4673      	mov	r3, lr
 80003fe:	46e1      	mov	r9, ip
 8000400:	d362      	bcc.n	80004c8 <__udivmoddi4+0x2a8>
 8000402:	d05f      	beq.n	80004c4 <__udivmoddi4+0x2a4>
 8000404:	b15d      	cbz	r5, 800041e <__udivmoddi4+0x1fe>
 8000406:	ebb8 0203 	subs.w	r2, r8, r3
 800040a:	eb64 0409 	sbc.w	r4, r4, r9
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	fa22 f301 	lsr.w	r3, r2, r1
 8000416:	431e      	orrs	r6, r3
 8000418:	40cc      	lsrs	r4, r1
 800041a:	e9c5 6400 	strd	r6, r4, [r5]
 800041e:	2100      	movs	r1, #0
 8000420:	e74f      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000422:	fbb1 fcf2 	udiv	ip, r1, r2
 8000426:	0c01      	lsrs	r1, r0, #16
 8000428:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800042c:	b280      	uxth	r0, r0
 800042e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000432:	463b      	mov	r3, r7
 8000434:	4638      	mov	r0, r7
 8000436:	463c      	mov	r4, r7
 8000438:	46b8      	mov	r8, r7
 800043a:	46be      	mov	lr, r7
 800043c:	2620      	movs	r6, #32
 800043e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000442:	eba2 0208 	sub.w	r2, r2, r8
 8000446:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800044a:	e766      	b.n	800031a <__udivmoddi4+0xfa>
 800044c:	4601      	mov	r1, r0
 800044e:	e718      	b.n	8000282 <__udivmoddi4+0x62>
 8000450:	4610      	mov	r0, r2
 8000452:	e72c      	b.n	80002ae <__udivmoddi4+0x8e>
 8000454:	f1c6 0220 	rsb	r2, r6, #32
 8000458:	fa2e f302 	lsr.w	r3, lr, r2
 800045c:	40b7      	lsls	r7, r6
 800045e:	40b1      	lsls	r1, r6
 8000460:	fa20 f202 	lsr.w	r2, r0, r2
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	430a      	orrs	r2, r1
 800046a:	fbb3 f8fe 	udiv	r8, r3, lr
 800046e:	b2bc      	uxth	r4, r7
 8000470:	fb0e 3318 	mls	r3, lr, r8, r3
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb08 f904 	mul.w	r9, r8, r4
 800047e:	40b0      	lsls	r0, r6
 8000480:	4589      	cmp	r9, r1
 8000482:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000486:	b280      	uxth	r0, r0
 8000488:	d93e      	bls.n	8000508 <__udivmoddi4+0x2e8>
 800048a:	1879      	adds	r1, r7, r1
 800048c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000490:	d201      	bcs.n	8000496 <__udivmoddi4+0x276>
 8000492:	4589      	cmp	r9, r1
 8000494:	d81f      	bhi.n	80004d6 <__udivmoddi4+0x2b6>
 8000496:	eba1 0109 	sub.w	r1, r1, r9
 800049a:	fbb1 f9fe 	udiv	r9, r1, lr
 800049e:	fb09 f804 	mul.w	r8, r9, r4
 80004a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a6:	b292      	uxth	r2, r2
 80004a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ac:	4542      	cmp	r2, r8
 80004ae:	d229      	bcs.n	8000504 <__udivmoddi4+0x2e4>
 80004b0:	18ba      	adds	r2, r7, r2
 80004b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b6:	d2c4      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d2c2      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004bc:	f1a9 0102 	sub.w	r1, r9, #2
 80004c0:	443a      	add	r2, r7
 80004c2:	e7be      	b.n	8000442 <__udivmoddi4+0x222>
 80004c4:	45f0      	cmp	r8, lr
 80004c6:	d29d      	bcs.n	8000404 <__udivmoddi4+0x1e4>
 80004c8:	ebbe 0302 	subs.w	r3, lr, r2
 80004cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d0:	3801      	subs	r0, #1
 80004d2:	46e1      	mov	r9, ip
 80004d4:	e796      	b.n	8000404 <__udivmoddi4+0x1e4>
 80004d6:	eba7 0909 	sub.w	r9, r7, r9
 80004da:	4449      	add	r1, r9
 80004dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e4:	fb09 f804 	mul.w	r8, r9, r4
 80004e8:	e7db      	b.n	80004a2 <__udivmoddi4+0x282>
 80004ea:	4673      	mov	r3, lr
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1ce>
 80004ee:	4650      	mov	r0, sl
 80004f0:	e766      	b.n	80003c0 <__udivmoddi4+0x1a0>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e6fd      	b.n	80002f2 <__udivmoddi4+0xd2>
 80004f6:	443b      	add	r3, r7
 80004f8:	3a02      	subs	r2, #2
 80004fa:	e733      	b.n	8000364 <__udivmoddi4+0x144>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	443b      	add	r3, r7
 8000502:	e71c      	b.n	800033e <__udivmoddi4+0x11e>
 8000504:	4649      	mov	r1, r9
 8000506:	e79c      	b.n	8000442 <__udivmoddi4+0x222>
 8000508:	eba1 0109 	sub.w	r1, r1, r9
 800050c:	46c4      	mov	ip, r8
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	e7c4      	b.n	80004a2 <__udivmoddi4+0x282>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000526:	bf00      	nop
 8000528:	370c      	adds	r7, #12
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
	...

08000534 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b0a8      	sub	sp, #160	@ 0xa0
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800053a:	f002 f8af 	bl	800269c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053e:	f000 fb23 	bl	8000b88 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000542:	f000 fc59 	bl	8000df8 <MX_GPIO_Init>
  MX_CRC_Init();
 8000546:	f000 fb89 	bl	8000c5c <MX_CRC_Init>
  // MX_DMA2D_Init();
  // MX_FMC_Init();
  MX_I2C3_Init();
 800054a:	f000 fb9b 	bl	8000c84 <MX_I2C3_Init>
  // MX_LTDC_Init();
  // MX_SPI5_Init();
  MX_TIM1_Init();
 800054e:	f000 fbd9 	bl	8000d04 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000552:	f000 fc27 	bl	8000da4 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */

    BSP_SDRAM_Init();
 8000556:	f001 fed7 	bl	8002308 <BSP_SDRAM_Init>
    BSP_LCD_Init();
 800055a:	f001 fc0d 	bl	8001d78 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(1, 0xD0000000);
 800055e:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 8000562:	2001      	movs	r0, #1
 8000564:	f001 fc8a 	bl	8001e7c <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(1);
 8000568:	2001      	movs	r0, #1
 800056a:	f001 fceb 	bl	8001f44 <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();
 800056e:	f001 fdad 	bl	80020cc <BSP_LCD_DisplayOn>

    int max_x = BSP_LCD_GetXSize();
 8000572:	f001 fc6b 	bl	8001e4c <BSP_LCD_GetXSize>
 8000576:	4603      	mov	r3, r0
 8000578:	663b      	str	r3, [r7, #96]	@ 0x60
    int max_y = BSP_LCD_GetYSize();
 800057a:	f001 fc73 	bl	8001e64 <BSP_LCD_GetYSize>
 800057e:	4603      	mov	r3, r0
 8000580:	65fb      	str	r3, [r7, #92]	@ 0x5c

    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000582:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000586:	f001 fd1f 	bl	8001fc8 <BSP_LCD_Clear>

    int plat_w = 60;
 800058a:	233c      	movs	r3, #60	@ 0x3c
 800058c:	65bb      	str	r3, [r7, #88]	@ 0x58
    int plat_h = 10;
 800058e:	230a      	movs	r3, #10
 8000590:	657b      	str	r3, [r7, #84]	@ 0x54
    int plat_y = max_y - 15;
 8000592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000594:	3b0f      	subs	r3, #15
 8000596:	653b      	str	r3, [r7, #80]	@ 0x50
    int positions[3] = { 10, 90, 170 };
 8000598:	4a85      	ldr	r2, [pc, #532]	@ (80007b0 <main+0x27c>)
 800059a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800059e:	ca07      	ldmia	r2, {r0, r1, r2}
 80005a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int current_pos = 1;
 80005a4:	2301      	movs	r3, #1
 80005a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    int plat_x = positions[current_pos];
 80005aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80005ae:	009b      	lsls	r3, r3, #2
 80005b0:	33a0      	adds	r3, #160	@ 0xa0
 80005b2:	443b      	add	r3, r7
 80005b4:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80005b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    #define BRICK_COUNT 3
    int brick_w = 40;
 80005bc:	2328      	movs	r3, #40	@ 0x28
 80005be:	64fb      	str	r3, [r7, #76]	@ 0x4c
    int brick_h = 15;
 80005c0:	230f      	movs	r3, #15
 80005c2:	64bb      	str	r3, [r7, #72]	@ 0x48
    int bx[BRICK_COUNT];
    int by[BRICK_COUNT];
    int balive[BRICK_COUNT];

    bx[0] = 30;  by[0] = 40;  balive[0] = 1;
 80005c4:	231e      	movs	r3, #30
 80005c6:	61fb      	str	r3, [r7, #28]
 80005c8:	2328      	movs	r3, #40	@ 0x28
 80005ca:	613b      	str	r3, [r7, #16]
 80005cc:	2301      	movs	r3, #1
 80005ce:	607b      	str	r3, [r7, #4]
    bx[1] = 170; by[1] = 70;  balive[1] = 1;
 80005d0:	23aa      	movs	r3, #170	@ 0xaa
 80005d2:	623b      	str	r3, [r7, #32]
 80005d4:	2346      	movs	r3, #70	@ 0x46
 80005d6:	617b      	str	r3, [r7, #20]
 80005d8:	2301      	movs	r3, #1
 80005da:	60bb      	str	r3, [r7, #8]
    bx[2] = 100; by[2] = 120; balive[2] = 1;
 80005dc:	2364      	movs	r3, #100	@ 0x64
 80005de:	627b      	str	r3, [r7, #36]	@ 0x24
 80005e0:	2378      	movs	r3, #120	@ 0x78
 80005e2:	61bb      	str	r3, [r7, #24]
 80005e4:	2301      	movs	r3, #1
 80005e6:	60fb      	str	r3, [r7, #12]

    int size = 15;
 80005e8:	230f      	movs	r3, #15
 80005ea:	647b      	str	r3, [r7, #68]	@ 0x44
    int x = plat_x + (plat_w / 2) + 10;
 80005ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80005ee:	0fda      	lsrs	r2, r3, #31
 80005f0:	4413      	add	r3, r2
 80005f2:	105b      	asrs	r3, r3, #1
 80005f4:	461a      	mov	r2, r3
 80005f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80005fa:	4413      	add	r3, r2
 80005fc:	330a      	adds	r3, #10
 80005fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    int y = plat_y - size - 2;
 8000602:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000604:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000606:	1ad3      	subs	r3, r2, r3
 8000608:	3b02      	subs	r3, #2
 800060a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    int x_speed = 2;
 800060e:	2302      	movs	r3, #2
 8000610:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    int y_speed = -1;
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    uint8_t btn_prev = GPIO_PIN_RESET;
 800061c:	2300      	movs	r3, #0
 800061e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint32_t last_btn_time = 0;
 8000622:	2300      	movs	r3, #0
 8000624:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    int paddle_moved = 1;
 8000628:	2301      	movs	r3, #1
 800062a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    int brick_hit_index = -1;
 800062c:	f04f 33ff 	mov.w	r3, #4294967295
 8000630:	67bb      	str	r3, [r7, #120]	@ 0x78

    BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8000632:	4860      	ldr	r0, [pc, #384]	@ (80007b4 <main+0x280>)
 8000634:	f001 fc96 	bl	8001f64 <BSP_LCD_SetTextColor>
    for(int i=0; i<BRICK_COUNT; i++) {
 8000638:	2300      	movs	r3, #0
 800063a:	677b      	str	r3, [r7, #116]	@ 0x74
 800063c:	e016      	b.n	800066c <main+0x138>
        BSP_LCD_FillRect(bx[i], by[i], brick_w, brick_h);
 800063e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	33a0      	adds	r3, #160	@ 0xa0
 8000644:	443b      	add	r3, r7
 8000646:	f853 3c84 	ldr.w	r3, [r3, #-132]
 800064a:	b298      	uxth	r0, r3
 800064c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	33a0      	adds	r3, #160	@ 0xa0
 8000652:	443b      	add	r3, r7
 8000654:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8000658:	b299      	uxth	r1, r3
 800065a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800065c:	b29a      	uxth	r2, r3
 800065e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000660:	b29b      	uxth	r3, r3
 8000662:	f001 fcd9 	bl	8002018 <BSP_LCD_FillRect>
    for(int i=0; i<BRICK_COUNT; i++) {
 8000666:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000668:	3301      	adds	r3, #1
 800066a:	677b      	str	r3, [r7, #116]	@ 0x74
 800066c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800066e:	2b02      	cmp	r3, #2
 8000670:	dde5      	ble.n	800063e <main+0x10a>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      int old_x = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	643b      	str	r3, [r7, #64]	@ 0x40
      int old_y = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	63fb      	str	r3, [r7, #60]	@ 0x3c
      int old_plat_x = plat_x;
 800067a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800067e:	673b      	str	r3, [r7, #112]	@ 0x70

      while (1)
      {
      /* USER CODE BEGIN 3 */

        old_x = x;
 8000680:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000684:	643b      	str	r3, [r7, #64]	@ 0x40
        old_y = y;
 8000686:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800068a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        brick_hit_index = -1;
 800068c:	f04f 33ff 	mov.w	r3, #4294967295
 8000690:	67bb      	str	r3, [r7, #120]	@ 0x78

        uint8_t btn_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000692:	2101      	movs	r1, #1
 8000694:	4848      	ldr	r0, [pc, #288]	@ (80007b8 <main+0x284>)
 8000696:	f003 f977 	bl	8003988 <HAL_GPIO_ReadPin>
 800069a:	4603      	mov	r3, r0
 800069c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        uint32_t now = HAL_GetTick();
 80006a0:	f002 f832 	bl	8002708 <HAL_GetTick>
 80006a4:	6378      	str	r0, [r7, #52]	@ 0x34
        if (btn_now == GPIO_PIN_SET && btn_prev == GPIO_PIN_RESET && (now - last_btn_time > 200))
 80006a6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d126      	bne.n	80006fc <main+0x1c8>
 80006ae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d122      	bne.n	80006fc <main+0x1c8>
 80006b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80006b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80006bc:	1ad3      	subs	r3, r2, r3
 80006be:	2bc8      	cmp	r3, #200	@ 0xc8
 80006c0:	d91c      	bls.n	80006fc <main+0x1c8>
        {
            old_plat_x = plat_x;
 80006c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80006c6:	673b      	str	r3, [r7, #112]	@ 0x70
            current_pos++;
 80006c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80006cc:	3301      	adds	r3, #1
 80006ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            if (current_pos > 2) current_pos = 0;
 80006d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80006d6:	2b02      	cmp	r3, #2
 80006d8:	dd02      	ble.n	80006e0 <main+0x1ac>
 80006da:	2300      	movs	r3, #0
 80006dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            plat_x = positions[current_pos];
 80006e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	33a0      	adds	r3, #160	@ 0xa0
 80006e8:	443b      	add	r3, r7
 80006ea:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80006ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            last_btn_time = now;
 80006f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            paddle_moved = 1;
 80006f8:	2301      	movs	r3, #1
 80006fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }
        btn_prev = btn_now;
 80006fc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000700:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

        x += x_speed;
 8000704:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000708:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800070c:	4413      	add	r3, r2
 800070e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

        if (x <= 0) { x = 0; x_speed = abs(x_speed); }
 8000712:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000716:	2b00      	cmp	r3, #0
 8000718:	dc09      	bgt.n	800072e <main+0x1fa>
 800071a:	2300      	movs	r3, #0
 800071c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000720:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000724:	2b00      	cmp	r3, #0
 8000726:	bfb8      	it	lt
 8000728:	425b      	neglt	r3, r3
 800072a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        if (x + size >= max_x) { x = max_x - size; x_speed = -abs(x_speed); }
 800072e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000732:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000734:	4413      	add	r3, r2
 8000736:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000738:	429a      	cmp	r2, r3
 800073a:	dc0c      	bgt.n	8000756 <main+0x222>
 800073c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800073e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000746:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800074a:	2b00      	cmp	r3, #0
 800074c:	bfb8      	it	lt
 800074e:	425b      	neglt	r3, r3
 8000750:	425b      	negs	r3, r3
 8000752:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

        if (x + size > plat_x && x < plat_x + plat_w &&
 8000756:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800075a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800075c:	4413      	add	r3, r2
 800075e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000762:	429a      	cmp	r2, r3
 8000764:	da21      	bge.n	80007aa <main+0x276>
 8000766:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800076a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800076c:	4413      	add	r3, r2
 800076e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000772:	429a      	cmp	r2, r3
 8000774:	da19      	bge.n	80007aa <main+0x276>
            y + size > plat_y && y < plat_y + plat_h)
 8000776:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800077a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800077c:	4413      	add	r3, r2
        if (x + size > plat_x && x < plat_x + plat_w &&
 800077e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000780:	429a      	cmp	r2, r3
 8000782:	da12      	bge.n	80007aa <main+0x276>
            y + size > plat_y && y < plat_y + plat_h)
 8000784:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000786:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000788:	4413      	add	r3, r2
 800078a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800078e:	429a      	cmp	r2, r3
 8000790:	da0b      	bge.n	80007aa <main+0x276>
        {
            x_speed = -x_speed;
 8000792:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000796:	425b      	negs	r3, r3
 8000798:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            x += x_speed;
 800079c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80007a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80007a4:	4413      	add	r3, r2
 80007a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        }

        for(int i=0; i<BRICK_COUNT; i++) {
 80007aa:	2300      	movs	r3, #0
 80007ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80007ae:	e055      	b.n	800085c <main+0x328>
 80007b0:	0800a40c 	.word	0x0800a40c
 80007b4:	ffa52a2a 	.word	0xffa52a2a
 80007b8:	40020000 	.word	0x40020000
            if (balive[i] == 1) {
 80007bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	33a0      	adds	r3, #160	@ 0xa0
 80007c2:	443b      	add	r3, r7
 80007c4:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d144      	bne.n	8000856 <main+0x322>
                if (x + size > bx[i] && x < bx[i] + brick_w &&
 80007cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80007d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007d2:	441a      	add	r2, r3
 80007d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	33a0      	adds	r3, #160	@ 0xa0
 80007da:	443b      	add	r3, r7
 80007dc:	f853 3c84 	ldr.w	r3, [r3, #-132]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	dd38      	ble.n	8000856 <main+0x322>
 80007e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	33a0      	adds	r3, #160	@ 0xa0
 80007ea:	443b      	add	r3, r7
 80007ec:	f853 2c84 	ldr.w	r2, [r3, #-132]
 80007f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007f2:	4413      	add	r3, r2
 80007f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80007f8:	429a      	cmp	r2, r3
 80007fa:	da2c      	bge.n	8000856 <main+0x322>
                    y + size > by[i] && y < by[i] + brick_h)
 80007fc:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000800:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000802:	441a      	add	r2, r3
 8000804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	33a0      	adds	r3, #160	@ 0xa0
 800080a:	443b      	add	r3, r7
 800080c:	f853 3c90 	ldr.w	r3, [r3, #-144]
                if (x + size > bx[i] && x < bx[i] + brick_w &&
 8000810:	429a      	cmp	r2, r3
 8000812:	dd20      	ble.n	8000856 <main+0x322>
                    y + size > by[i] && y < by[i] + brick_h)
 8000814:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	33a0      	adds	r3, #160	@ 0xa0
 800081a:	443b      	add	r3, r7
 800081c:	f853 2c90 	ldr.w	r2, [r3, #-144]
 8000820:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000822:	4413      	add	r3, r2
 8000824:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000828:	429a      	cmp	r2, r3
 800082a:	da14      	bge.n	8000856 <main+0x322>
                {
                    x_speed = -x_speed;
 800082c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000830:	425b      	negs	r3, r3
 8000832:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                    x += x_speed;
 8000836:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800083a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800083e:	4413      	add	r3, r2
 8000840:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    balive[i] = 0;
 8000844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	33a0      	adds	r3, #160	@ 0xa0
 800084a:	443b      	add	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	f843 2c9c 	str.w	r2, [r3, #-156]
                    brick_hit_index = i;
 8000852:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000854:	67bb      	str	r3, [r7, #120]	@ 0x78
        for(int i=0; i<BRICK_COUNT; i++) {
 8000856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000858:	3301      	adds	r3, #1
 800085a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800085c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800085e:	2b02      	cmp	r3, #2
 8000860:	ddac      	ble.n	80007bc <main+0x288>
                }
            }
        }

        y += y_speed;
 8000862:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000866:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800086a:	4413      	add	r3, r2
 800086c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

        if (y <= 0) { y = 0; y_speed = abs(y_speed); }
 8000870:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000874:	2b00      	cmp	r3, #0
 8000876:	dc09      	bgt.n	800088c <main+0x358>
 8000878:	2300      	movs	r3, #0
 800087a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800087e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000882:	2b00      	cmp	r3, #0
 8000884:	bfb8      	it	lt
 8000886:	425b      	neglt	r3, r3
 8000888:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        if (y + size >= max_y) { y = max_y - size; y_speed = -abs(y_speed); }
 800088c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000892:	4413      	add	r3, r2
 8000894:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000896:	429a      	cmp	r2, r3
 8000898:	dc0c      	bgt.n	80008b4 <main+0x380>
 800089a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800089c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80008a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	bfb8      	it	lt
 80008ac:	425b      	neglt	r3, r3
 80008ae:	425b      	negs	r3, r3
 80008b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

        if (x + size > plat_x && x < plat_x + plat_w &&
 80008b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80008b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80008ba:	4413      	add	r3, r2
 80008bc:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80008c0:	429a      	cmp	r2, r3
 80008c2:	da21      	bge.n	8000908 <main+0x3d4>
 80008c4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80008c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80008ca:	4413      	add	r3, r2
 80008cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80008d0:	429a      	cmp	r2, r3
 80008d2:	da19      	bge.n	8000908 <main+0x3d4>
            y + size > plat_y && y < plat_y + plat_h)
 80008d4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80008d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80008da:	4413      	add	r3, r2
        if (x + size > plat_x && x < plat_x + plat_w &&
 80008dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80008de:	429a      	cmp	r2, r3
 80008e0:	da12      	bge.n	8000908 <main+0x3d4>
            y + size > plat_y && y < plat_y + plat_h)
 80008e2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80008e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80008e6:	4413      	add	r3, r2
 80008e8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80008ec:	429a      	cmp	r2, r3
 80008ee:	da0b      	bge.n	8000908 <main+0x3d4>
        {
            y_speed = -y_speed;
 80008f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80008f4:	425b      	negs	r3, r3
 80008f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            y += y_speed;
 80008fa:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80008fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000902:	4413      	add	r3, r2
 8000904:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        }

        for(int i=0; i<BRICK_COUNT; i++) {
 8000908:	2300      	movs	r3, #0
 800090a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800090c:	e04f      	b.n	80009ae <main+0x47a>
            if (balive[i] == 1) {
 800090e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	33a0      	adds	r3, #160	@ 0xa0
 8000914:	443b      	add	r3, r7
 8000916:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d144      	bne.n	80009a8 <main+0x474>
                if (x + size > bx[i] && x < bx[i] + brick_w &&
 800091e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000922:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000924:	441a      	add	r2, r3
 8000926:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	33a0      	adds	r3, #160	@ 0xa0
 800092c:	443b      	add	r3, r7
 800092e:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8000932:	429a      	cmp	r2, r3
 8000934:	dd38      	ble.n	80009a8 <main+0x474>
 8000936:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	33a0      	adds	r3, #160	@ 0xa0
 800093c:	443b      	add	r3, r7
 800093e:	f853 2c84 	ldr.w	r2, [r3, #-132]
 8000942:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000944:	4413      	add	r3, r2
 8000946:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800094a:	429a      	cmp	r2, r3
 800094c:	da2c      	bge.n	80009a8 <main+0x474>
                    y + size > by[i] && y < by[i] + brick_h)
 800094e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000954:	441a      	add	r2, r3
 8000956:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	33a0      	adds	r3, #160	@ 0xa0
 800095c:	443b      	add	r3, r7
 800095e:	f853 3c90 	ldr.w	r3, [r3, #-144]
                if (x + size > bx[i] && x < bx[i] + brick_w &&
 8000962:	429a      	cmp	r2, r3
 8000964:	dd20      	ble.n	80009a8 <main+0x474>
                    y + size > by[i] && y < by[i] + brick_h)
 8000966:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	33a0      	adds	r3, #160	@ 0xa0
 800096c:	443b      	add	r3, r7
 800096e:	f853 2c90 	ldr.w	r2, [r3, #-144]
 8000972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000974:	4413      	add	r3, r2
 8000976:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800097a:	429a      	cmp	r2, r3
 800097c:	da14      	bge.n	80009a8 <main+0x474>
                {
                    y_speed = -y_speed;
 800097e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000982:	425b      	negs	r3, r3
 8000984:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                    y += y_speed;
 8000988:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800098c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000990:	4413      	add	r3, r2
 8000992:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                    balive[i] = 0;
 8000996:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	33a0      	adds	r3, #160	@ 0xa0
 800099c:	443b      	add	r3, r7
 800099e:	2200      	movs	r2, #0
 80009a0:	f843 2c9c 	str.w	r2, [r3, #-156]
                    brick_hit_index = i;
 80009a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009a6:	67bb      	str	r3, [r7, #120]	@ 0x78
        for(int i=0; i<BRICK_COUNT; i++) {
 80009a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009aa:	3301      	adds	r3, #1
 80009ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80009ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009b0:	2b02      	cmp	r3, #2
 80009b2:	ddac      	ble.n	800090e <main+0x3da>
                }
            }
        }

        while (!(LTDC->CDSR & LTDC_CDSR_VSYNCS));
 80009b4:	bf00      	nop
 80009b6:	4b71      	ldr	r3, [pc, #452]	@ (8000b7c <main+0x648>)
 80009b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d0f9      	beq.n	80009b6 <main+0x482>

        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80009c2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80009c6:	f001 facd 	bl	8001f64 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(old_x, old_y, size, size);
 80009ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009cc:	b298      	uxth	r0, r3
 80009ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009d0:	b299      	uxth	r1, r3
 80009d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009d4:	b29a      	uxth	r2, r3
 80009d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009d8:	b29b      	uxth	r3, r3
 80009da:	f001 fb1d 	bl	8002018 <BSP_LCD_FillRect>

        if (paddle_moved == 1) {
 80009de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d11c      	bne.n	8000a1e <main+0x4ea>
            BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80009e4:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80009e8:	f001 fabc 	bl	8001f64 <BSP_LCD_SetTextColor>
            BSP_LCD_FillRect(old_plat_x, plat_y, plat_w, plat_h);
 80009ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80009ee:	b298      	uxth	r0, r3
 80009f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80009f2:	b299      	uxth	r1, r3
 80009f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80009f6:	b29a      	uxth	r2, r3
 80009f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	f001 fb0c 	bl	8002018 <BSP_LCD_FillRect>
            BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000a00:	485f      	ldr	r0, [pc, #380]	@ (8000b80 <main+0x64c>)
 8000a02:	f001 faaf 	bl	8001f64 <BSP_LCD_SetTextColor>
            BSP_LCD_FillRect(plat_x, plat_y, plat_w, plat_h);
 8000a06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000a0a:	b298      	uxth	r0, r3
 8000a0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a0e:	b299      	uxth	r1, r3
 8000a10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000a12:	b29a      	uxth	r2, r3
 8000a14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	f001 fafe 	bl	8002018 <BSP_LCD_FillRect>
 8000a1c:	e027      	b.n	8000a6e <main+0x53a>
        }
        else
        {
            if (old_x + size > plat_x && old_x < plat_x + plat_w &&
 8000a1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a22:	4413      	add	r3, r2
 8000a24:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	da20      	bge.n	8000a6e <main+0x53a>
 8000a2c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000a30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000a32:	4413      	add	r3, r2
 8000a34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a36:	429a      	cmp	r2, r3
 8000a38:	da19      	bge.n	8000a6e <main+0x53a>
                old_y + size > plat_y && old_y < plat_y + plat_h)
 8000a3a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a3e:	4413      	add	r3, r2
            if (old_x + size > plat_x && old_x < plat_x + plat_w &&
 8000a40:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000a42:	429a      	cmp	r2, r3
 8000a44:	da13      	bge.n	8000a6e <main+0x53a>
                old_y + size > plat_y && old_y < plat_y + plat_h)
 8000a46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a4a:	4413      	add	r3, r2
 8000a4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	da0d      	bge.n	8000a6e <main+0x53a>
            {
                 BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000a52:	484b      	ldr	r0, [pc, #300]	@ (8000b80 <main+0x64c>)
 8000a54:	f001 fa86 	bl	8001f64 <BSP_LCD_SetTextColor>
                 BSP_LCD_FillRect(plat_x, plat_y, plat_w, plat_h);
 8000a58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000a5c:	b298      	uxth	r0, r3
 8000a5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a60:	b299      	uxth	r1, r3
 8000a62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	f001 fad5 	bl	8002018 <BSP_LCD_FillRect>
            }
        }

        for(int i=0; i<BRICK_COUNT; i++)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	667b      	str	r3, [r7, #100]	@ 0x64
 8000a72:	e051      	b.n	8000b18 <main+0x5e4>
        {
            if (balive[i] == 1 && i != brick_hit_index)
 8000a74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	33a0      	adds	r3, #160	@ 0xa0
 8000a7a:	443b      	add	r3, r7
 8000a7c:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d146      	bne.n	8000b12 <main+0x5de>
 8000a84:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000a86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d042      	beq.n	8000b12 <main+0x5de>
            {
                if (old_x + size > bx[i] && old_x < bx[i] + brick_w &&
 8000a8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a90:	441a      	add	r2, r3
 8000a92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	33a0      	adds	r3, #160	@ 0xa0
 8000a98:	443b      	add	r3, r7
 8000a9a:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8000a9e:	429a      	cmp	r2, r3
 8000aa0:	dd37      	ble.n	8000b12 <main+0x5de>
 8000aa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	33a0      	adds	r3, #160	@ 0xa0
 8000aa8:	443b      	add	r3, r7
 8000aaa:	f853 2c84 	ldr.w	r2, [r3, #-132]
 8000aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ab0:	4413      	add	r3, r2
 8000ab2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	da2c      	bge.n	8000b12 <main+0x5de>
                    old_y + size > by[i] && old_y < by[i] + brick_h)
 8000ab8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000aba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000abc:	441a      	add	r2, r3
 8000abe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	33a0      	adds	r3, #160	@ 0xa0
 8000ac4:	443b      	add	r3, r7
 8000ac6:	f853 3c90 	ldr.w	r3, [r3, #-144]
                if (old_x + size > bx[i] && old_x < bx[i] + brick_w &&
 8000aca:	429a      	cmp	r2, r3
 8000acc:	dd21      	ble.n	8000b12 <main+0x5de>
                    old_y + size > by[i] && old_y < by[i] + brick_h)
 8000ace:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	33a0      	adds	r3, #160	@ 0xa0
 8000ad4:	443b      	add	r3, r7
 8000ad6:	f853 2c90 	ldr.w	r2, [r3, #-144]
 8000ada:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000adc:	4413      	add	r3, r2
 8000ade:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	da16      	bge.n	8000b12 <main+0x5de>
                {
                    BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8000ae4:	4827      	ldr	r0, [pc, #156]	@ (8000b84 <main+0x650>)
 8000ae6:	f001 fa3d 	bl	8001f64 <BSP_LCD_SetTextColor>
                    BSP_LCD_FillRect(bx[i], by[i], brick_w, brick_h);
 8000aea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	33a0      	adds	r3, #160	@ 0xa0
 8000af0:	443b      	add	r3, r7
 8000af2:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8000af6:	b298      	uxth	r0, r3
 8000af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	33a0      	adds	r3, #160	@ 0xa0
 8000afe:	443b      	add	r3, r7
 8000b00:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8000b04:	b299      	uxth	r1, r3
 8000b06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	f001 fa83 	bl	8002018 <BSP_LCD_FillRect>
        for(int i=0; i<BRICK_COUNT; i++)
 8000b12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000b14:	3301      	adds	r3, #1
 8000b16:	667b      	str	r3, [r7, #100]	@ 0x64
 8000b18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	ddaa      	ble.n	8000a74 <main+0x540>
                }
            }
        }

        if (brick_hit_index != -1)
 8000b1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b24:	d017      	beq.n	8000b56 <main+0x622>
        {
            BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000b26:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000b2a:	f001 fa1b 	bl	8001f64 <BSP_LCD_SetTextColor>
            BSP_LCD_FillRect(bx[brick_hit_index], by[brick_hit_index], brick_w, brick_h);
 8000b2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	33a0      	adds	r3, #160	@ 0xa0
 8000b34:	443b      	add	r3, r7
 8000b36:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8000b3a:	b298      	uxth	r0, r3
 8000b3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	33a0      	adds	r3, #160	@ 0xa0
 8000b42:	443b      	add	r3, r7
 8000b44:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8000b48:	b299      	uxth	r1, r3
 8000b4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b4c:	b29a      	uxth	r2, r3
 8000b4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	f001 fa61 	bl	8002018 <BSP_LCD_FillRect>
        }

        BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000b56:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000b5a:	f001 fa03 	bl	8001f64 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(x, y, size, size);
 8000b5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000b62:	b298      	uxth	r0, r3
 8000b64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000b68:	b299      	uxth	r1, r3
 8000b6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b6c:	b29a      	uxth	r2, r3
 8000b6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	f001 fa51 	bl	8002018 <BSP_LCD_FillRect>

        paddle_moved = 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	67fb      	str	r3, [r7, #124]	@ 0x7c
      {
 8000b7a:	e581      	b.n	8000680 <main+0x14c>
 8000b7c:	40016800 	.word	0x40016800
 8000b80:	ffd3d3d3 	.word	0xffd3d3d3
 8000b84:	ffa52a2a 	.word	0xffa52a2a

08000b88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b094      	sub	sp, #80	@ 0x50
 8000b8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8e:	f107 0320 	add.w	r3, r7, #32
 8000b92:	2230      	movs	r2, #48	@ 0x30
 8000b94:	2100      	movs	r1, #0
 8000b96:	4618      	mov	r0, r3
 8000b98:	f009 fbf2 	bl	800a380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b9c:	f107 030c 	add.w	r3, r7, #12
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bac:	2300      	movs	r3, #0
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	4b28      	ldr	r3, [pc, #160]	@ (8000c54 <SystemClock_Config+0xcc>)
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb4:	4a27      	ldr	r2, [pc, #156]	@ (8000c54 <SystemClock_Config+0xcc>)
 8000bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bbc:	4b25      	ldr	r3, [pc, #148]	@ (8000c54 <SystemClock_Config+0xcc>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000bc8:	2300      	movs	r3, #0
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	4b22      	ldr	r3, [pc, #136]	@ (8000c58 <SystemClock_Config+0xd0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000bd4:	4a20      	ldr	r2, [pc, #128]	@ (8000c58 <SystemClock_Config+0xd0>)
 8000bd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bda:	6013      	str	r3, [r2, #0]
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c58 <SystemClock_Config+0xd0>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000be8:	2301      	movs	r3, #1
 8000bea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bf6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bfc:	2304      	movs	r3, #4
 8000bfe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000c00:	2348      	movs	r3, #72	@ 0x48
 8000c02:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c04:	2302      	movs	r3, #2
 8000c06:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c0c:	f107 0320 	add.w	r3, r7, #32
 8000c10:	4618      	mov	r0, r3
 8000c12:	f005 f8d3 	bl	8005dbc <HAL_RCC_OscConfig>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c1c:	f000 fa0e 	bl	800103c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c20:	230f      	movs	r3, #15
 8000c22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c24:	2302      	movs	r3, #2
 8000c26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c30:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c36:	f107 030c 	add.w	r3, r7, #12
 8000c3a:	2102      	movs	r1, #2
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f005 fb35 	bl	80062ac <HAL_RCC_ClockConfig>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000c48:	f000 f9f8 	bl	800103c <Error_Handler>
  }
}
 8000c4c:	bf00      	nop
 8000c4e:	3750      	adds	r7, #80	@ 0x50
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40007000 	.word	0x40007000

08000c5c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000c60:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <MX_CRC_Init+0x20>)
 8000c62:	4a07      	ldr	r2, [pc, #28]	@ (8000c80 <MX_CRC_Init+0x24>)
 8000c64:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000c66:	4805      	ldr	r0, [pc, #20]	@ (8000c7c <MX_CRC_Init+0x20>)
 8000c68:	f001 fe60 	bl	800292c <HAL_CRC_Init>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000c72:	f000 f9e3 	bl	800103c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000074 	.word	0x20000074
 8000c80:	40023000 	.word	0x40023000

08000c84 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000c88:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000cfc <MX_I2C3_Init+0x78>)
 8000c8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000c90:	4a1b      	ldr	r2, [pc, #108]	@ (8000d00 <MX_I2C3_Init+0x7c>)
 8000c92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c94:	4b18      	ldr	r3, [pc, #96]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000c9a:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca0:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000ca2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ca6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ca8:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000cae:	4b12      	ldr	r3, [pc, #72]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cb4:	4b10      	ldr	r3, [pc, #64]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cba:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000cc0:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000cc2:	f004 fc39 	bl	8005538 <HAL_I2C_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000ccc:	f000 f9b6 	bl	800103c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4809      	ldr	r0, [pc, #36]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000cd4:	f004 fd74 	bl	80057c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000cde:	f000 f9ad 	bl	800103c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4804      	ldr	r0, [pc, #16]	@ (8000cf8 <MX_I2C3_Init+0x74>)
 8000ce6:	f004 fda7 	bl	8005838 <HAL_I2CEx_ConfigDigitalFilter>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000cf0:	f000 f9a4 	bl	800103c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000cf4:	bf00      	nop
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	200000bc 	.word	0x200000bc
 8000cfc:	40005c00 	.word	0x40005c00
 8000d00:	000186a0 	.word	0x000186a0

08000d04 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d18:	463b      	mov	r3, r7
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d20:	4b1e      	ldr	r3, [pc, #120]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d22:	4a1f      	ldr	r2, [pc, #124]	@ (8000da0 <MX_TIM1_Init+0x9c>)
 8000d24:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000d26:	4b1d      	ldr	r3, [pc, #116]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000d32:	4b1a      	ldr	r3, [pc, #104]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d3a:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d40:	4b16      	ldr	r3, [pc, #88]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d46:	4b15      	ldr	r3, [pc, #84]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d4c:	4813      	ldr	r0, [pc, #76]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d4e:	f006 fd57 	bl	8007800 <HAL_TIM_Base_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000d58:	f000 f970 	bl	800103c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d62:	f107 0308 	add.w	r3, r7, #8
 8000d66:	4619      	mov	r1, r3
 8000d68:	480c      	ldr	r0, [pc, #48]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d6a:	f006 fef9 	bl	8007b60 <HAL_TIM_ConfigClockSource>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000d74:	f000 f962 	bl	800103c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d80:	463b      	mov	r3, r7
 8000d82:	4619      	mov	r1, r3
 8000d84:	4805      	ldr	r0, [pc, #20]	@ (8000d9c <MX_TIM1_Init+0x98>)
 8000d86:	f007 f91b 	bl	8007fc0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000d90:	f000 f954 	bl	800103c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d94:	bf00      	nop
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000110 	.word	0x20000110
 8000da0:	40010000 	.word	0x40010000

08000da4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000daa:	4a12      	ldr	r2, [pc, #72]	@ (8000df4 <MX_USART1_UART_Init+0x50>)
 8000dac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dae:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000db0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000db4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000db6:	4b0e      	ldr	r3, [pc, #56]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dc8:	4b09      	ldr	r3, [pc, #36]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dca:	220c      	movs	r2, #12
 8000dcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dce:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd4:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dda:	4805      	ldr	r0, [pc, #20]	@ (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000ddc:	f007 f980 	bl	80080e0 <HAL_UART_Init>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000de6:	f000 f929 	bl	800103c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20000158 	.word	0x20000158
 8000df4:	40011000 	.word	0x40011000

08000df8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08e      	sub	sp, #56	@ 0x38
 8000dfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	623b      	str	r3, [r7, #32]
 8000e12:	4b7b      	ldr	r3, [pc, #492]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a7a      	ldr	r2, [pc, #488]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e18:	f043 0304 	orr.w	r3, r3, #4
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b78      	ldr	r3, [pc, #480]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f003 0304 	and.w	r3, r3, #4
 8000e26:	623b      	str	r3, [r7, #32]
 8000e28:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61fb      	str	r3, [r7, #28]
 8000e2e:	4b74      	ldr	r3, [pc, #464]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a73      	ldr	r2, [pc, #460]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e34:	f043 0320 	orr.w	r3, r3, #32
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b71      	ldr	r3, [pc, #452]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0320 	and.w	r3, r3, #32
 8000e42:	61fb      	str	r3, [r7, #28]
 8000e44:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	61bb      	str	r3, [r7, #24]
 8000e4a:	4b6d      	ldr	r3, [pc, #436]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a6c      	ldr	r2, [pc, #432]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b6a      	ldr	r3, [pc, #424]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e5e:	61bb      	str	r3, [r7, #24]
 8000e60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	4b66      	ldr	r3, [pc, #408]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	4a65      	ldr	r2, [pc, #404]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e72:	4b63      	ldr	r3, [pc, #396]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
 8000e82:	4b5f      	ldr	r3, [pc, #380]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a5e      	ldr	r2, [pc, #376]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e88:	f043 0302 	orr.w	r3, r3, #2
 8000e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8e:	4b5c      	ldr	r3, [pc, #368]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	4b58      	ldr	r3, [pc, #352]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a57      	ldr	r2, [pc, #348]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000ea4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b55      	ldr	r3, [pc, #340]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	4b51      	ldr	r3, [pc, #324]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a50      	ldr	r2, [pc, #320]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000ec0:	f043 0310 	orr.w	r3, r3, #16
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b4e      	ldr	r3, [pc, #312]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0310 	and.w	r3, r3, #16
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	4b4a      	ldr	r3, [pc, #296]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a49      	ldr	r2, [pc, #292]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000edc:	f043 0308 	orr.w	r3, r3, #8
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	4b47      	ldr	r3, [pc, #284]	@ (8001000 <MX_GPIO_Init+0x208>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	f003 0308 	and.w	r3, r3, #8
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2116      	movs	r1, #22
 8000ef2:	4844      	ldr	r0, [pc, #272]	@ (8001004 <MX_GPIO_Init+0x20c>)
 8000ef4:	f002 fd60 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2180      	movs	r1, #128	@ 0x80
 8000efc:	4842      	ldr	r0, [pc, #264]	@ (8001008 <MX_GPIO_Init+0x210>)
 8000efe:	f002 fd5b 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000f08:	4840      	ldr	r0, [pc, #256]	@ (800100c <MX_GPIO_Init+0x214>)
 8000f0a:	f002 fd55 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000f14:	483e      	ldr	r0, [pc, #248]	@ (8001010 <MX_GPIO_Init+0x218>)
 8000f16:	f002 fd4f 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000f1a:	2316      	movs	r3, #22
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4834      	ldr	r0, [pc, #208]	@ (8001004 <MX_GPIO_Init+0x20c>)
 8000f32:	f002 fa71 	bl	8003418 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000f36:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f3c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000f40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	482e      	ldr	r0, [pc, #184]	@ (8001008 <MX_GPIO_Init+0x210>)
 8000f4e:	f002 fa63 	bl	8003418 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000f52:	2380      	movs	r3, #128	@ 0x80
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f56:	2301      	movs	r3, #1
 8000f58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f66:	4619      	mov	r1, r3
 8000f68:	4827      	ldr	r0, [pc, #156]	@ (8001008 <MX_GPIO_Init+0x210>)
 8000f6a:	f002 fa55 	bl	8003418 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000f6e:	2320      	movs	r3, #32
 8000f70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f72:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000f76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000f7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f80:	4619      	mov	r1, r3
 8000f82:	4820      	ldr	r0, [pc, #128]	@ (8001004 <MX_GPIO_Init+0x20c>)
 8000f84:	f002 fa48 	bl	8003418 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000f88:	2304      	movs	r3, #4
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000f94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f98:	4619      	mov	r1, r3
 8000f9a:	481e      	ldr	r0, [pc, #120]	@ (8001014 <MX_GPIO_Init+0x21c>)
 8000f9c:	f002 fa3c 	bl	8003418 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000fa0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000fae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4815      	ldr	r0, [pc, #84]	@ (800100c <MX_GPIO_Init+0x214>)
 8000fb6:	f002 fa2f 	bl	8003418 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000fba:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	480e      	ldr	r0, [pc, #56]	@ (800100c <MX_GPIO_Init+0x214>)
 8000fd4:	f002 fa20 	bl	8003418 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000fd8:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4807      	ldr	r0, [pc, #28]	@ (8001010 <MX_GPIO_Init+0x218>)
 8000ff2:	f002 fa11 	bl	8003418 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ff6:	bf00      	nop
 8000ff8:	3738      	adds	r7, #56	@ 0x38
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800
 8001004:	40020800 	.word	0x40020800
 8001008:	40020000 	.word	0x40020000
 800100c:	40020c00 	.word	0x40020c00
 8001010:	40021800 	.word	0x40021800
 8001014:	40020400 	.word	0x40020400

08001018 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a04      	ldr	r2, [pc, #16]	@ (8001038 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d101      	bne.n	800102e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800102a:	f001 fb59 	bl	80026e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40001000 	.word	0x40001000

0800103c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001040:	b672      	cpsid	i
}
 8001042:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <Error_Handler+0x8>

08001048 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	4b12      	ldr	r3, [pc, #72]	@ (800109c <HAL_MspInit+0x54>)
 8001054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001056:	4a11      	ldr	r2, [pc, #68]	@ (800109c <HAL_MspInit+0x54>)
 8001058:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800105c:	6453      	str	r3, [r2, #68]	@ 0x44
 800105e:	4b0f      	ldr	r3, [pc, #60]	@ (800109c <HAL_MspInit+0x54>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001062:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	603b      	str	r3, [r7, #0]
 800106e:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <HAL_MspInit+0x54>)
 8001070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001072:	4a0a      	ldr	r2, [pc, #40]	@ (800109c <HAL_MspInit+0x54>)
 8001074:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001078:	6413      	str	r3, [r2, #64]	@ 0x40
 800107a:	4b08      	ldr	r3, [pc, #32]	@ (800109c <HAL_MspInit+0x54>)
 800107c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	210f      	movs	r1, #15
 800108a:	f06f 0001 	mvn.w	r0, #1
 800108e:	f001 fc23 	bl	80028d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40023800 	.word	0x40023800

080010a0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a0b      	ldr	r2, [pc, #44]	@ (80010dc <HAL_CRC_MspInit+0x3c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d10d      	bne.n	80010ce <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <HAL_CRC_MspInit+0x40>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a09      	ldr	r2, [pc, #36]	@ (80010e0 <HAL_CRC_MspInit+0x40>)
 80010bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <HAL_CRC_MspInit+0x40>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80010ce:	bf00      	nop
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40023000 	.word	0x40023000
 80010e0:	40023800 	.word	0x40023800

080010e4 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a0e      	ldr	r2, [pc, #56]	@ (800112c <HAL_DMA2D_MspInit+0x48>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d115      	bne.n	8001122 <HAL_DMA2D_MspInit+0x3e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <HAL_DMA2D_MspInit+0x4c>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001130 <HAL_DMA2D_MspInit+0x4c>)
 8001100:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <HAL_DMA2D_MspInit+0x4c>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2105      	movs	r1, #5
 8001116:	205a      	movs	r0, #90	@ 0x5a
 8001118:	f001 fbde 	bl	80028d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800111c:	205a      	movs	r0, #90	@ 0x5a
 800111e:	f001 fbf7 	bl	8002910 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	4002b000 	.word	0x4002b000
 8001130:	40023800 	.word	0x40023800

08001134 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	@ 0x28
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a29      	ldr	r2, [pc, #164]	@ (80011f8 <HAL_I2C_MspInit+0xc4>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d14b      	bne.n	80011ee <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	4a27      	ldr	r2, [pc, #156]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 8001160:	f043 0304 	orr.w	r3, r3, #4
 8001164:	6313      	str	r3, [r2, #48]	@ 0x30
 8001166:	4b25      	ldr	r3, [pc, #148]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	f003 0304 	and.w	r3, r3, #4
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a20      	ldr	r2, [pc, #128]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b1e      	ldr	r3, [pc, #120]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800118e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001192:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001194:	2312      	movs	r3, #18
 8001196:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001198:	2301      	movs	r3, #1
 800119a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119c:	2300      	movs	r3, #0
 800119e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011a0:	2304      	movs	r3, #4
 80011a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	4619      	mov	r1, r3
 80011aa:	4815      	ldr	r0, [pc, #84]	@ (8001200 <HAL_I2C_MspInit+0xcc>)
 80011ac:	f002 f934 	bl	8003418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80011b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011b6:	2312      	movs	r3, #18
 80011b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ba:	2301      	movs	r3, #1
 80011bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011c2:	2304      	movs	r3, #4
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	4619      	mov	r1, r3
 80011cc:	480d      	ldr	r0, [pc, #52]	@ (8001204 <HAL_I2C_MspInit+0xd0>)
 80011ce:	f002 f923 	bl	8003418 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	60bb      	str	r3, [r7, #8]
 80011d6:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 80011dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80011e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e2:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <HAL_I2C_MspInit+0xc8>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80011ee:	bf00      	nop
 80011f0:	3728      	adds	r7, #40	@ 0x28
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40005c00 	.word	0x40005c00
 80011fc:	40023800 	.word	0x40023800
 8001200:	40020800 	.word	0x40020800
 8001204:	40020000 	.word	0x40020000

08001208 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b08a      	sub	sp, #40	@ 0x28
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
 800121e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a19      	ldr	r2, [pc, #100]	@ (800128c <HAL_SPI_MspInit+0x84>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d12c      	bne.n	8001284 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <HAL_SPI_MspInit+0x88>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001232:	4a17      	ldr	r2, [pc, #92]	@ (8001290 <HAL_SPI_MspInit+0x88>)
 8001234:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001238:	6453      	str	r3, [r2, #68]	@ 0x44
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <HAL_SPI_MspInit+0x88>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <HAL_SPI_MspInit+0x88>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a10      	ldr	r2, [pc, #64]	@ (8001290 <HAL_SPI_MspInit+0x88>)
 8001250:	f043 0320 	orr.w	r3, r3, #32
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <HAL_SPI_MspInit+0x88>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f003 0320 	and.w	r3, r3, #32
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001262:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001266:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001274:	2305      	movs	r3, #5
 8001276:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4619      	mov	r1, r3
 800127e:	4805      	ldr	r0, [pc, #20]	@ (8001294 <HAL_SPI_MspInit+0x8c>)
 8001280:	f002 f8ca 	bl	8003418 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001284:	bf00      	nop
 8001286:	3728      	adds	r7, #40	@ 0x28
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40015000 	.word	0x40015000
 8001290:	40023800 	.word	0x40023800
 8001294:	40021400 	.word	0x40021400

08001298 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a08      	ldr	r2, [pc, #32]	@ (80012c8 <HAL_SPI_MspDeInit+0x30>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d10a      	bne.n	80012c0 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80012aa:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <HAL_SPI_MspDeInit+0x34>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ae:	4a07      	ldr	r2, [pc, #28]	@ (80012cc <HAL_SPI_MspDeInit+0x34>)
 80012b0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80012b4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80012b6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80012ba:	4805      	ldr	r0, [pc, #20]	@ (80012d0 <HAL_SPI_MspDeInit+0x38>)
 80012bc:	f002 fa58 	bl	8003770 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40015000 	.word	0x40015000
 80012cc:	40023800 	.word	0x40023800
 80012d0:	40021400 	.word	0x40021400

080012d4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001310 <HAL_TIM_Base_MspInit+0x3c>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d10d      	bne.n	8001302 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001314 <HAL_TIM_Base_MspInit+0x40>)
 80012ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ee:	4a09      	ldr	r2, [pc, #36]	@ (8001314 <HAL_TIM_Base_MspInit+0x40>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012f6:	4b07      	ldr	r3, [pc, #28]	@ (8001314 <HAL_TIM_Base_MspInit+0x40>)
 80012f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001302:	bf00      	nop
 8001304:	3714      	adds	r7, #20
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40010000 	.word	0x40010000
 8001314:	40023800 	.word	0x40023800

08001318 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	@ 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a19      	ldr	r2, [pc, #100]	@ (800139c <HAL_UART_MspInit+0x84>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d12c      	bne.n	8001394 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	4b18      	ldr	r3, [pc, #96]	@ (80013a0 <HAL_UART_MspInit+0x88>)
 8001340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001342:	4a17      	ldr	r2, [pc, #92]	@ (80013a0 <HAL_UART_MspInit+0x88>)
 8001344:	f043 0310 	orr.w	r3, r3, #16
 8001348:	6453      	str	r3, [r2, #68]	@ 0x44
 800134a:	4b15      	ldr	r3, [pc, #84]	@ (80013a0 <HAL_UART_MspInit+0x88>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134e:	f003 0310 	and.w	r3, r3, #16
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <HAL_UART_MspInit+0x88>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a10      	ldr	r2, [pc, #64]	@ (80013a0 <HAL_UART_MspInit+0x88>)
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b0e      	ldr	r3, [pc, #56]	@ (80013a0 <HAL_UART_MspInit+0x88>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001372:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001380:	2303      	movs	r3, #3
 8001382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001384:	2307      	movs	r3, #7
 8001386:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	4619      	mov	r1, r3
 800138e:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <HAL_UART_MspInit+0x8c>)
 8001390:	f002 f842 	bl	8003418 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001394:	bf00      	nop
 8001396:	3728      	adds	r7, #40	@ 0x28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40011000 	.word	0x40011000
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40020000 	.word	0x40020000

080013a8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80013bc:	4b3b      	ldr	r3, [pc, #236]	@ (80014ac <HAL_FMC_MspInit+0x104>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d16f      	bne.n	80014a4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80013c4:	4b39      	ldr	r3, [pc, #228]	@ (80014ac <HAL_FMC_MspInit+0x104>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	603b      	str	r3, [r7, #0]
 80013ce:	4b38      	ldr	r3, [pc, #224]	@ (80014b0 <HAL_FMC_MspInit+0x108>)
 80013d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013d2:	4a37      	ldr	r2, [pc, #220]	@ (80014b0 <HAL_FMC_MspInit+0x108>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6393      	str	r3, [r2, #56]	@ 0x38
 80013da:	4b35      	ldr	r3, [pc, #212]	@ (80014b0 <HAL_FMC_MspInit+0x108>)
 80013dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	603b      	str	r3, [r7, #0]
 80013e4:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80013e6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80013ea:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f4:	2303      	movs	r3, #3
 80013f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013f8:	230c      	movs	r3, #12
 80013fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	4619      	mov	r1, r3
 8001400:	482c      	ldr	r0, [pc, #176]	@ (80014b4 <HAL_FMC_MspInit+0x10c>)
 8001402:	f002 f809 	bl	8003418 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001406:	2301      	movs	r3, #1
 8001408:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001416:	230c      	movs	r3, #12
 8001418:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	4619      	mov	r1, r3
 800141e:	4826      	ldr	r0, [pc, #152]	@ (80014b8 <HAL_FMC_MspInit+0x110>)
 8001420:	f001 fffa 	bl	8003418 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001424:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001428:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142a:	2302      	movs	r3, #2
 800142c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001436:	230c      	movs	r3, #12
 8001438:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800143a:	1d3b      	adds	r3, r7, #4
 800143c:	4619      	mov	r1, r3
 800143e:	481f      	ldr	r0, [pc, #124]	@ (80014bc <HAL_FMC_MspInit+0x114>)
 8001440:	f001 ffea 	bl	8003418 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001444:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001448:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144a:	2302      	movs	r3, #2
 800144c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001452:	2303      	movs	r3, #3
 8001454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001456:	230c      	movs	r3, #12
 8001458:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	4619      	mov	r1, r3
 800145e:	4818      	ldr	r0, [pc, #96]	@ (80014c0 <HAL_FMC_MspInit+0x118>)
 8001460:	f001 ffda 	bl	8003418 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001464:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001468:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146a:	2302      	movs	r3, #2
 800146c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001472:	2303      	movs	r3, #3
 8001474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001476:	230c      	movs	r3, #12
 8001478:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	4619      	mov	r1, r3
 800147e:	4811      	ldr	r0, [pc, #68]	@ (80014c4 <HAL_FMC_MspInit+0x11c>)
 8001480:	f001 ffca 	bl	8003418 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001484:	2360      	movs	r3, #96	@ 0x60
 8001486:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001488:	2302      	movs	r3, #2
 800148a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001490:	2303      	movs	r3, #3
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001494:	230c      	movs	r3, #12
 8001496:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	4619      	mov	r1, r3
 800149c:	480a      	ldr	r0, [pc, #40]	@ (80014c8 <HAL_FMC_MspInit+0x120>)
 800149e:	f001 ffbb 	bl	8003418 <HAL_GPIO_Init>
 80014a2:	e000      	b.n	80014a6 <HAL_FMC_MspInit+0xfe>
    return;
 80014a4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80014a6:	3718      	adds	r7, #24
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	200001a0 	.word	0x200001a0
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40021400 	.word	0x40021400
 80014b8:	40020800 	.word	0x40020800
 80014bc:	40021800 	.word	0x40021800
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40020c00 	.word	0x40020c00
 80014c8:	40020400 	.word	0x40020400

080014cc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80014d4:	f7ff ff68 	bl	80013a8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08e      	sub	sp, #56	@ 0x38
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80014ec:	2300      	movs	r3, #0
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	4b33      	ldr	r3, [pc, #204]	@ (80015c4 <HAL_InitTick+0xe4>)
 80014f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f8:	4a32      	ldr	r2, [pc, #200]	@ (80015c4 <HAL_InitTick+0xe4>)
 80014fa:	f043 0310 	orr.w	r3, r3, #16
 80014fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001500:	4b30      	ldr	r3, [pc, #192]	@ (80015c4 <HAL_InitTick+0xe4>)
 8001502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001504:	f003 0310 	and.w	r3, r3, #16
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800150c:	f107 0210 	add.w	r2, r7, #16
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4611      	mov	r1, r2
 8001516:	4618      	mov	r0, r3
 8001518:	f005 f8e8 	bl	80066ec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800151c:	6a3b      	ldr	r3, [r7, #32]
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001522:	2b00      	cmp	r3, #0
 8001524:	d103      	bne.n	800152e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001526:	f005 f8b9 	bl	800669c <HAL_RCC_GetPCLK1Freq>
 800152a:	6378      	str	r0, [r7, #52]	@ 0x34
 800152c:	e004      	b.n	8001538 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800152e:	f005 f8b5 	bl	800669c <HAL_RCC_GetPCLK1Freq>
 8001532:	4603      	mov	r3, r0
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800153a:	4a23      	ldr	r2, [pc, #140]	@ (80015c8 <HAL_InitTick+0xe8>)
 800153c:	fba2 2303 	umull	r2, r3, r2, r3
 8001540:	0c9b      	lsrs	r3, r3, #18
 8001542:	3b01      	subs	r3, #1
 8001544:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001546:	4b21      	ldr	r3, [pc, #132]	@ (80015cc <HAL_InitTick+0xec>)
 8001548:	4a21      	ldr	r2, [pc, #132]	@ (80015d0 <HAL_InitTick+0xf0>)
 800154a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800154c:	4b1f      	ldr	r3, [pc, #124]	@ (80015cc <HAL_InitTick+0xec>)
 800154e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001552:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001554:	4a1d      	ldr	r2, [pc, #116]	@ (80015cc <HAL_InitTick+0xec>)
 8001556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001558:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800155a:	4b1c      	ldr	r3, [pc, #112]	@ (80015cc <HAL_InitTick+0xec>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001560:	4b1a      	ldr	r3, [pc, #104]	@ (80015cc <HAL_InitTick+0xec>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001566:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <HAL_InitTick+0xec>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800156c:	4817      	ldr	r0, [pc, #92]	@ (80015cc <HAL_InitTick+0xec>)
 800156e:	f006 f947 	bl	8007800 <HAL_TIM_Base_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001578:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800157c:	2b00      	cmp	r3, #0
 800157e:	d11b      	bne.n	80015b8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001580:	4812      	ldr	r0, [pc, #72]	@ (80015cc <HAL_InitTick+0xec>)
 8001582:	f006 f98d 	bl	80078a0 <HAL_TIM_Base_Start_IT>
 8001586:	4603      	mov	r3, r0
 8001588:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800158c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001590:	2b00      	cmp	r3, #0
 8001592:	d111      	bne.n	80015b8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001594:	2036      	movs	r0, #54	@ 0x36
 8001596:	f001 f9bb 	bl	8002910 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b0f      	cmp	r3, #15
 800159e:	d808      	bhi.n	80015b2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80015a0:	2200      	movs	r2, #0
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	2036      	movs	r0, #54	@ 0x36
 80015a6:	f001 f997 	bl	80028d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015aa:	4a0a      	ldr	r2, [pc, #40]	@ (80015d4 <HAL_InitTick+0xf4>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	e002      	b.n	80015b8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3738      	adds	r7, #56	@ 0x38
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40023800 	.word	0x40023800
 80015c8:	431bde83 	.word	0x431bde83
 80015cc:	200001a4 	.word	0x200001a4
 80015d0:	40001000 	.word	0x40001000
 80015d4:	2000004c 	.word	0x2000004c

080015d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <NMI_Handler+0x4>

080015e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <HardFault_Handler+0x4>

080015e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <MemManage_Handler+0x4>

080015f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <UsageFault_Handler+0x4>

08001600 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001614:	4802      	ldr	r0, [pc, #8]	@ (8001620 <TIM6_DAC_IRQHandler+0x10>)
 8001616:	f006 f9b3 	bl	8007980 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200001a4 	.word	0x200001a4

08001624 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001628:	4802      	ldr	r0, [pc, #8]	@ (8001634 <OTG_HS_IRQHandler+0x10>)
 800162a:	f002 f9de 	bl	80039ea <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000530 	.word	0x20000530

08001638 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800163c:	4802      	ldr	r0, [pc, #8]	@ (8001648 <DMA2D_IRQHandler+0x10>)
 800163e:	f001 fcac 	bl	8002f9a <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	2000007c 	.word	0x2000007c

0800164c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <SystemInit+0x20>)
 8001652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <SystemInit+0x20>)
 8001658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800165c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001670:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001674:	f7ff ffea 	bl	800164c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001678:	480c      	ldr	r0, [pc, #48]	@ (80016ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800167a:	490d      	ldr	r1, [pc, #52]	@ (80016b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800167c:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001680:	e002      	b.n	8001688 <LoopCopyDataInit>

08001682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001686:	3304      	adds	r3, #4

08001688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800168c:	d3f9      	bcc.n	8001682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168e:	4a0a      	ldr	r2, [pc, #40]	@ (80016b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001690:	4c0a      	ldr	r4, [pc, #40]	@ (80016bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001694:	e001      	b.n	800169a <LoopFillZerobss>

08001696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001698:	3204      	adds	r2, #4

0800169a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800169c:	d3fb      	bcc.n	8001696 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800169e:	f008 fe77 	bl	800a390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016a2:	f7fe ff47 	bl	8000534 <main>
  bx  lr    
 80016a6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80016a8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80016ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b0:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 80016b4:	0800bf00 	.word	0x0800bf00
  ldr r2, =_sbss
 80016b8:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 80016bc:	20000910 	.word	0x20000910

080016c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016c0:	e7fe      	b.n	80016c0 <ADC_IRQHandler>

080016c2 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80016c6:	f000 fa5d 	bl	8001b84 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80016ca:	20ca      	movs	r0, #202	@ 0xca
 80016cc:	f000 f95d 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80016d0:	20c3      	movs	r0, #195	@ 0xc3
 80016d2:	f000 f967 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80016d6:	2008      	movs	r0, #8
 80016d8:	f000 f964 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 80016dc:	2050      	movs	r0, #80	@ 0x50
 80016de:	f000 f961 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 80016e2:	20cf      	movs	r0, #207	@ 0xcf
 80016e4:	f000 f951 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80016e8:	2000      	movs	r0, #0
 80016ea:	f000 f95b 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 80016ee:	20c1      	movs	r0, #193	@ 0xc1
 80016f0:	f000 f958 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80016f4:	2030      	movs	r0, #48	@ 0x30
 80016f6:	f000 f955 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80016fa:	20ed      	movs	r0, #237	@ 0xed
 80016fc:	f000 f945 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001700:	2064      	movs	r0, #100	@ 0x64
 8001702:	f000 f94f 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001706:	2003      	movs	r0, #3
 8001708:	f000 f94c 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 800170c:	2012      	movs	r0, #18
 800170e:	f000 f949 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001712:	2081      	movs	r0, #129	@ 0x81
 8001714:	f000 f946 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001718:	20e8      	movs	r0, #232	@ 0xe8
 800171a:	f000 f936 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800171e:	2085      	movs	r0, #133	@ 0x85
 8001720:	f000 f940 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001724:	2000      	movs	r0, #0
 8001726:	f000 f93d 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800172a:	2078      	movs	r0, #120	@ 0x78
 800172c:	f000 f93a 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001730:	20cb      	movs	r0, #203	@ 0xcb
 8001732:	f000 f92a 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001736:	2039      	movs	r0, #57	@ 0x39
 8001738:	f000 f934 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 800173c:	202c      	movs	r0, #44	@ 0x2c
 800173e:	f000 f931 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001742:	2000      	movs	r0, #0
 8001744:	f000 f92e 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001748:	2034      	movs	r0, #52	@ 0x34
 800174a:	f000 f92b 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 800174e:	2002      	movs	r0, #2
 8001750:	f000 f928 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001754:	20f7      	movs	r0, #247	@ 0xf7
 8001756:	f000 f918 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800175a:	2020      	movs	r0, #32
 800175c:	f000 f922 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001760:	20ea      	movs	r0, #234	@ 0xea
 8001762:	f000 f912 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001766:	2000      	movs	r0, #0
 8001768:	f000 f91c 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800176c:	2000      	movs	r0, #0
 800176e:	f000 f919 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001772:	20b1      	movs	r0, #177	@ 0xb1
 8001774:	f000 f909 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001778:	2000      	movs	r0, #0
 800177a:	f000 f913 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800177e:	201b      	movs	r0, #27
 8001780:	f000 f910 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001784:	20b6      	movs	r0, #182	@ 0xb6
 8001786:	f000 f900 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800178a:	200a      	movs	r0, #10
 800178c:	f000 f90a 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001790:	20a2      	movs	r0, #162	@ 0xa2
 8001792:	f000 f907 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001796:	20c0      	movs	r0, #192	@ 0xc0
 8001798:	f000 f8f7 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800179c:	2010      	movs	r0, #16
 800179e:	f000 f901 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80017a2:	20c1      	movs	r0, #193	@ 0xc1
 80017a4:	f000 f8f1 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80017a8:	2010      	movs	r0, #16
 80017aa:	f000 f8fb 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80017ae:	20c5      	movs	r0, #197	@ 0xc5
 80017b0:	f000 f8eb 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80017b4:	2045      	movs	r0, #69	@ 0x45
 80017b6:	f000 f8f5 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80017ba:	2015      	movs	r0, #21
 80017bc:	f000 f8f2 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80017c0:	20c7      	movs	r0, #199	@ 0xc7
 80017c2:	f000 f8e2 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80017c6:	2090      	movs	r0, #144	@ 0x90
 80017c8:	f000 f8ec 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80017cc:	2036      	movs	r0, #54	@ 0x36
 80017ce:	f000 f8dc 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80017d2:	20c8      	movs	r0, #200	@ 0xc8
 80017d4:	f000 f8e6 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80017d8:	20f2      	movs	r0, #242	@ 0xf2
 80017da:	f000 f8d6 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80017de:	2000      	movs	r0, #0
 80017e0:	f000 f8e0 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 80017e4:	20b0      	movs	r0, #176	@ 0xb0
 80017e6:	f000 f8d0 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 80017ea:	20c2      	movs	r0, #194	@ 0xc2
 80017ec:	f000 f8da 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80017f0:	20b6      	movs	r0, #182	@ 0xb6
 80017f2:	f000 f8ca 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80017f6:	200a      	movs	r0, #10
 80017f8:	f000 f8d4 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80017fc:	20a7      	movs	r0, #167	@ 0xa7
 80017fe:	f000 f8d1 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001802:	2027      	movs	r0, #39	@ 0x27
 8001804:	f000 f8ce 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001808:	2004      	movs	r0, #4
 800180a:	f000 f8cb 	bl	80019a4 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800180e:	202a      	movs	r0, #42	@ 0x2a
 8001810:	f000 f8bb 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001814:	2000      	movs	r0, #0
 8001816:	f000 f8c5 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800181a:	2000      	movs	r0, #0
 800181c:	f000 f8c2 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001820:	2000      	movs	r0, #0
 8001822:	f000 f8bf 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001826:	20ef      	movs	r0, #239	@ 0xef
 8001828:	f000 f8bc 	bl	80019a4 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 800182c:	202b      	movs	r0, #43	@ 0x2b
 800182e:	f000 f8ac 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001832:	2000      	movs	r0, #0
 8001834:	f000 f8b6 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001838:	2000      	movs	r0, #0
 800183a:	f000 f8b3 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 800183e:	2001      	movs	r0, #1
 8001840:	f000 f8b0 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001844:	203f      	movs	r0, #63	@ 0x3f
 8001846:	f000 f8ad 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 800184a:	20f6      	movs	r0, #246	@ 0xf6
 800184c:	f000 f89d 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001850:	2001      	movs	r0, #1
 8001852:	f000 f8a7 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001856:	2000      	movs	r0, #0
 8001858:	f000 f8a4 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 800185c:	2006      	movs	r0, #6
 800185e:	f000 f8a1 	bl	80019a4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001862:	202c      	movs	r0, #44	@ 0x2c
 8001864:	f000 f891 	bl	800198a <ili9341_WriteReg>
  LCD_Delay(200);
 8001868:	20c8      	movs	r0, #200	@ 0xc8
 800186a:	f000 fa79 	bl	8001d60 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 800186e:	2026      	movs	r0, #38	@ 0x26
 8001870:	f000 f88b 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001874:	2001      	movs	r0, #1
 8001876:	f000 f895 	bl	80019a4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 800187a:	20e0      	movs	r0, #224	@ 0xe0
 800187c:	f000 f885 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001880:	200f      	movs	r0, #15
 8001882:	f000 f88f 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001886:	2029      	movs	r0, #41	@ 0x29
 8001888:	f000 f88c 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 800188c:	2024      	movs	r0, #36	@ 0x24
 800188e:	f000 f889 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001892:	200c      	movs	r0, #12
 8001894:	f000 f886 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001898:	200e      	movs	r0, #14
 800189a:	f000 f883 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800189e:	2009      	movs	r0, #9
 80018a0:	f000 f880 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80018a4:	204e      	movs	r0, #78	@ 0x4e
 80018a6:	f000 f87d 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80018aa:	2078      	movs	r0, #120	@ 0x78
 80018ac:	f000 f87a 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80018b0:	203c      	movs	r0, #60	@ 0x3c
 80018b2:	f000 f877 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80018b6:	2009      	movs	r0, #9
 80018b8:	f000 f874 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80018bc:	2013      	movs	r0, #19
 80018be:	f000 f871 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80018c2:	2005      	movs	r0, #5
 80018c4:	f000 f86e 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80018c8:	2017      	movs	r0, #23
 80018ca:	f000 f86b 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80018ce:	2011      	movs	r0, #17
 80018d0:	f000 f868 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018d4:	2000      	movs	r0, #0
 80018d6:	f000 f865 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80018da:	20e1      	movs	r0, #225	@ 0xe1
 80018dc:	f000 f855 	bl	800198a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80018e0:	2000      	movs	r0, #0
 80018e2:	f000 f85f 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 80018e6:	2016      	movs	r0, #22
 80018e8:	f000 f85c 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80018ec:	201b      	movs	r0, #27
 80018ee:	f000 f859 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80018f2:	2004      	movs	r0, #4
 80018f4:	f000 f856 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80018f8:	2011      	movs	r0, #17
 80018fa:	f000 f853 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80018fe:	2007      	movs	r0, #7
 8001900:	f000 f850 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001904:	2031      	movs	r0, #49	@ 0x31
 8001906:	f000 f84d 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800190a:	2033      	movs	r0, #51	@ 0x33
 800190c:	f000 f84a 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001910:	2042      	movs	r0, #66	@ 0x42
 8001912:	f000 f847 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001916:	2005      	movs	r0, #5
 8001918:	f000 f844 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800191c:	200c      	movs	r0, #12
 800191e:	f000 f841 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001922:	200a      	movs	r0, #10
 8001924:	f000 f83e 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001928:	2028      	movs	r0, #40	@ 0x28
 800192a:	f000 f83b 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800192e:	202f      	movs	r0, #47	@ 0x2f
 8001930:	f000 f838 	bl	80019a4 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001934:	200f      	movs	r0, #15
 8001936:	f000 f835 	bl	80019a4 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 800193a:	2011      	movs	r0, #17
 800193c:	f000 f825 	bl	800198a <ili9341_WriteReg>
  LCD_Delay(200);
 8001940:	20c8      	movs	r0, #200	@ 0xc8
 8001942:	f000 fa0d 	bl	8001d60 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001946:	2029      	movs	r0, #41	@ 0x29
 8001948:	f000 f81f 	bl	800198a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 800194c:	202c      	movs	r0, #44	@ 0x2c
 800194e:	f000 f81c 	bl	800198a <ili9341_WriteReg>
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}

08001956 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800195a:	f000 f913 	bl	8001b84 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 800195e:	2103      	movs	r1, #3
 8001960:	20d3      	movs	r0, #211	@ 0xd3
 8001962:	f000 f82c 	bl	80019be <ili9341_ReadData>
 8001966:	4603      	mov	r3, r0
 8001968:	b29b      	uxth	r3, r3
}
 800196a:	4618      	mov	r0, r3
 800196c:	bd80      	pop	{r7, pc}

0800196e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001972:	2029      	movs	r0, #41	@ 0x29
 8001974:	f000 f809 	bl	800198a <ili9341_WriteReg>
}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}

0800197c <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001980:	2028      	movs	r0, #40	@ 0x28
 8001982:	f000 f802 	bl	800198a <ili9341_WriteReg>
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}

0800198a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	4603      	mov	r3, r0
 8001992:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	4618      	mov	r0, r3
 8001998:	f000 f98e 	bl	8001cb8 <LCD_IO_WriteReg>
}
 800199c:	bf00      	nop
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80019ae:	88fb      	ldrh	r3, [r7, #6]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f000 f95f 	bl	8001c74 <LCD_IO_WriteData>
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	4603      	mov	r3, r0
 80019c6:	460a      	mov	r2, r1
 80019c8:	80fb      	strh	r3, [r7, #6]
 80019ca:	4613      	mov	r3, r2
 80019cc:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80019ce:	797a      	ldrb	r2, [r7, #5]
 80019d0:	88fb      	ldrh	r3, [r7, #6]
 80019d2:	4611      	mov	r1, r2
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 f991 	bl	8001cfc <LCD_IO_ReadData>
 80019da:	4603      	mov	r3, r0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80019e8:	23f0      	movs	r3, #240	@ 0xf0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80019f8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001a0c:	4819      	ldr	r0, [pc, #100]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a0e:	f005 fda7 	bl	8007560 <HAL_SPI_GetState>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d12b      	bne.n	8001a70 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001a18:	4b16      	ldr	r3, [pc, #88]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a1a:	4a17      	ldr	r2, [pc, #92]	@ (8001a78 <SPIx_Init+0x70>)
 8001a1c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a1e:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a20:	2218      	movs	r2, #24
 8001a22:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001a24:	4b13      	ldr	r3, [pc, #76]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001a2a:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001a30:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001a36:	4b0f      	ldr	r3, [pc, #60]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a3e:	2207      	movs	r2, #7
 8001a40:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001a42:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001a48:	4b0a      	ldr	r3, [pc, #40]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a54:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001a56:	4b07      	ldr	r3, [pc, #28]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a5e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a62:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8001a64:	4803      	ldr	r0, [pc, #12]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a66:	f000 f853 	bl	8001b10 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001a6a:	4802      	ldr	r0, [pc, #8]	@ (8001a74 <SPIx_Init+0x6c>)
 8001a6c:	f005 f8c1 	bl	8006bf2 <HAL_SPI_Init>
  }
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200001ec 	.word	0x200001ec
 8001a78:	40015000 	.word	0x40015000

08001a7c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	4b09      	ldr	r3, [pc, #36]	@ (8001ab4 <SPIx_Read+0x38>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f107 0108 	add.w	r1, r7, #8
 8001a96:	4808      	ldr	r0, [pc, #32]	@ (8001ab8 <SPIx_Read+0x3c>)
 8001a98:	f005 faa0 	bl	8006fdc <HAL_SPI_Receive>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001aa6:	f000 f827 	bl	8001af8 <SPIx_Error>
  }

  return readvalue;
 8001aaa:	68bb      	ldr	r3, [r7, #8]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	2000003c 	.word	0x2000003c
 8001ab8:	200001ec 	.word	0x200001ec

08001abc <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 8001aca:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <SPIx_Write+0x34>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	1db9      	adds	r1, r7, #6
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	4808      	ldr	r0, [pc, #32]	@ (8001af4 <SPIx_Write+0x38>)
 8001ad4:	f005 f93e 	bl	8006d54 <HAL_SPI_Transmit>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8001ae2:	f000 f809 	bl	8001af8 <SPIx_Error>
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	2000003c 	.word	0x2000003c
 8001af4:	200001ec 	.word	0x200001ec

08001af8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001afc:	4803      	ldr	r0, [pc, #12]	@ (8001b0c <SPIx_Error+0x14>)
 8001afe:	f005 f901 	bl	8006d04 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8001b02:	f7ff ff81 	bl	8001a08 <SPIx_Init>
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200001ec 	.word	0x200001ec

08001b10 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08a      	sub	sp, #40	@ 0x28
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <SPIx_MspInit+0x6c>)
 8001b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b20:	4a16      	ldr	r2, [pc, #88]	@ (8001b7c <SPIx_MspInit+0x6c>)
 8001b22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b26:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b28:	4b14      	ldr	r3, [pc, #80]	@ (8001b7c <SPIx_MspInit+0x6c>)
 8001b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	4b10      	ldr	r3, [pc, #64]	@ (8001b7c <SPIx_MspInit+0x6c>)
 8001b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3c:	4a0f      	ldr	r2, [pc, #60]	@ (8001b7c <SPIx_MspInit+0x6c>)
 8001b3e:	f043 0320 	orr.w	r3, r3, #32
 8001b42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b44:	4b0d      	ldr	r3, [pc, #52]	@ (8001b7c <SPIx_MspInit+0x6c>)
 8001b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b48:	f003 0320 	and.w	r3, r3, #32
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8001b50:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001b62:	2305      	movs	r3, #5
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001b66:	f107 0314 	add.w	r3, r7, #20
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4804      	ldr	r0, [pc, #16]	@ (8001b80 <SPIx_MspInit+0x70>)
 8001b6e:	f001 fc53 	bl	8003418 <HAL_GPIO_Init>
}
 8001b72:	bf00      	nop
 8001b74:	3728      	adds	r7, #40	@ 0x28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	40021400 	.word	0x40021400

08001b84 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 8001b8a:	4b36      	ldr	r3, [pc, #216]	@ (8001c64 <LCD_IO_Init+0xe0>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d164      	bne.n	8001c5c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001b92:	4b34      	ldr	r3, [pc, #208]	@ (8001c64 <LCD_IO_Init+0xe0>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	4b32      	ldr	r3, [pc, #200]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba0:	4a31      	ldr	r2, [pc, #196]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001ba2:	f043 0308 	orr.w	r3, r3, #8
 8001ba6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bac:	f003 0308 	and.w	r3, r3, #8
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001bb4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bb8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001bc6:	f107 030c 	add.w	r3, r7, #12
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4827      	ldr	r0, [pc, #156]	@ (8001c6c <LCD_IO_Init+0xe8>)
 8001bce:	f001 fc23 	bl	8003418 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	4b24      	ldr	r3, [pc, #144]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	4a23      	ldr	r2, [pc, #140]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001bdc:	f043 0308 	orr.w	r3, r3, #8
 8001be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be2:	4b21      	ldr	r3, [pc, #132]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	f003 0308 	and.w	r3, r3, #8
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001bee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bf2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	4619      	mov	r1, r3
 8001c06:	4819      	ldr	r0, [pc, #100]	@ (8001c6c <LCD_IO_Init+0xe8>)
 8001c08:	f001 fc06 	bl	8003418 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	4b15      	ldr	r3, [pc, #84]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c14:	4a14      	ldr	r2, [pc, #80]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001c16:	f043 0304 	orr.w	r3, r3, #4
 8001c1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1c:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <LCD_IO_Init+0xe4>)
 8001c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001c28:	2304      	movs	r3, #4
 8001c2a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001c34:	2302      	movs	r3, #2
 8001c36:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	480c      	ldr	r0, [pc, #48]	@ (8001c70 <LCD_IO_Init+0xec>)
 8001c40:	f001 fbea 	bl	8003418 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001c44:	2200      	movs	r2, #0
 8001c46:	2104      	movs	r1, #4
 8001c48:	4809      	ldr	r0, [pc, #36]	@ (8001c70 <LCD_IO_Init+0xec>)
 8001c4a:	f001 feb5 	bl	80039b8 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001c4e:	2201      	movs	r2, #1
 8001c50:	2104      	movs	r1, #4
 8001c52:	4807      	ldr	r0, [pc, #28]	@ (8001c70 <LCD_IO_Init+0xec>)
 8001c54:	f001 feb0 	bl	80039b8 <HAL_GPIO_WritePin>

    SPIx_Init();
 8001c58:	f7ff fed6 	bl	8001a08 <SPIx_Init>
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3720      	adds	r7, #32
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000244 	.word	0x20000244
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40020c00 	.word	0x40020c00
 8001c70:	40020800 	.word	0x40020800

08001c74 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c84:	480a      	ldr	r0, [pc, #40]	@ (8001cb0 <LCD_IO_WriteData+0x3c>)
 8001c86:	f001 fe97 	bl	80039b8 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2104      	movs	r1, #4
 8001c8e:	4809      	ldr	r0, [pc, #36]	@ (8001cb4 <LCD_IO_WriteData+0x40>)
 8001c90:	f001 fe92 	bl	80039b8 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff ff10 	bl	8001abc <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	2104      	movs	r1, #4
 8001ca0:	4804      	ldr	r0, [pc, #16]	@ (8001cb4 <LCD_IO_WriteData+0x40>)
 8001ca2:	f001 fe89 	bl	80039b8 <HAL_GPIO_WritePin>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40020c00 	.word	0x40020c00
 8001cb4:	40020800 	.word	0x40020800

08001cb8 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cc8:	480a      	ldr	r0, [pc, #40]	@ (8001cf4 <LCD_IO_WriteReg+0x3c>)
 8001cca:	f001 fe75 	bl	80039b8 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2104      	movs	r1, #4
 8001cd2:	4809      	ldr	r0, [pc, #36]	@ (8001cf8 <LCD_IO_WriteReg+0x40>)
 8001cd4:	f001 fe70 	bl	80039b8 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff feed 	bl	8001abc <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	2104      	movs	r1, #4
 8001ce6:	4804      	ldr	r0, [pc, #16]	@ (8001cf8 <LCD_IO_WriteReg+0x40>)
 8001ce8:	f001 fe66 	bl	80039b8 <HAL_GPIO_WritePin>
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40020c00 	.word	0x40020c00
 8001cf8:	40020800 	.word	0x40020800

08001cfc <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	460a      	mov	r2, r1
 8001d06:	80fb      	strh	r3, [r7, #6]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8001d10:	2200      	movs	r2, #0
 8001d12:	2104      	movs	r1, #4
 8001d14:	4810      	ldr	r0, [pc, #64]	@ (8001d58 <LCD_IO_ReadData+0x5c>)
 8001d16:	f001 fe4f 	bl	80039b8 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d20:	480e      	ldr	r0, [pc, #56]	@ (8001d5c <LCD_IO_ReadData+0x60>)
 8001d22:	f001 fe49 	bl	80039b8 <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff fec7 	bl	8001abc <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 8001d2e:	797b      	ldrb	r3, [r7, #5]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff fea3 	bl	8001a7c <SPIx_Read>
 8001d36:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d3e:	4807      	ldr	r0, [pc, #28]	@ (8001d5c <LCD_IO_ReadData+0x60>)
 8001d40:	f001 fe3a 	bl	80039b8 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001d44:	2201      	movs	r2, #1
 8001d46:	2104      	movs	r1, #4
 8001d48:	4803      	ldr	r0, [pc, #12]	@ (8001d58 <LCD_IO_ReadData+0x5c>)
 8001d4a:	f001 fe35 	bl	80039b8 <HAL_GPIO_WritePin>

  return readvalue;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40020800 	.word	0x40020800
 8001d5c:	40020c00 	.word	0x40020c00

08001d60 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f000 fcd9 	bl	8002720 <HAL_Delay>
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 8001d7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001d7e:	4a2e      	ldr	r2, [pc, #184]	@ (8001e38 <BSP_LCD_Init+0xc0>)
 8001d80:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8001d82:	4b2c      	ldr	r3, [pc, #176]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001d84:	2209      	movs	r2, #9
 8001d86:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001d88:	4b2a      	ldr	r3, [pc, #168]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8001d8e:	4b29      	ldr	r3, [pc, #164]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001d90:	221d      	movs	r2, #29
 8001d92:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001d94:	4b27      	ldr	r3, [pc, #156]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001d96:	2203      	movs	r2, #3
 8001d98:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 8001d9a:	4b26      	ldr	r3, [pc, #152]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001d9c:	f240 120d 	movw	r2, #269	@ 0x10d
 8001da0:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 8001da2:	4b24      	ldr	r3, [pc, #144]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001da4:	f240 1243 	movw	r2, #323	@ 0x143
 8001da8:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8001daa:	4b22      	ldr	r3, [pc, #136]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001dac:	f240 1217 	movw	r2, #279	@ 0x117
 8001db0:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 8001db2:	4b20      	ldr	r3, [pc, #128]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001db4:	f240 1247 	movw	r2, #327	@ 0x147
 8001db8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8001dba:	4b1e      	ldr	r3, [pc, #120]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 8001dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8001dca:	4b1a      	ldr	r3, [pc, #104]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <BSP_LCD_Init+0xc4>)
 8001dd4:	2208      	movs	r2, #8
 8001dd6:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001dd8:	4b18      	ldr	r3, [pc, #96]	@ (8001e3c <BSP_LCD_Init+0xc4>)
 8001dda:	22c0      	movs	r2, #192	@ 0xc0
 8001ddc:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001dde:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <BSP_LCD_Init+0xc4>)
 8001de0:	2204      	movs	r2, #4
 8001de2:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001de4:	4b15      	ldr	r3, [pc, #84]	@ (8001e3c <BSP_LCD_Init+0xc4>)
 8001de6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dea:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001dec:	4813      	ldr	r0, [pc, #76]	@ (8001e3c <BSP_LCD_Init+0xc4>)
 8001dee:	f004 fcaf 	bl	8006750 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001df2:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001df8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001e04:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 8001e0a:	f000 f96f 	bl	80020ec <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 8001e0e:	4809      	ldr	r0, [pc, #36]	@ (8001e34 <BSP_LCD_Init+0xbc>)
 8001e10:	f003 fd51 	bl	80058b6 <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8001e14:	4b0a      	ldr	r3, [pc, #40]	@ (8001e40 <BSP_LCD_Init+0xc8>)
 8001e16:	4a0b      	ldr	r2, [pc, #44]	@ (8001e44 <BSP_LCD_Init+0xcc>)
 8001e18:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8001e1a:	4b09      	ldr	r3, [pc, #36]	@ (8001e40 <BSP_LCD_Init+0xc8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001e22:	f000 fa71 	bl	8002308 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001e26:	4808      	ldr	r0, [pc, #32]	@ (8001e48 <BSP_LCD_Init+0xd0>)
 8001e28:	f000 f8b4 	bl	8001f94 <BSP_LCD_SetFont>

  return LCD_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000248 	.word	0x20000248
 8001e38:	40016800 	.word	0x40016800
 8001e3c:	20000330 	.word	0x20000330
 8001e40:	2000037c 	.word	0x2000037c
 8001e44:	20000004 	.word	0x20000004
 8001e48:	20000040 	.word	0x20000040

08001e4c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8001e50:	4b03      	ldr	r3, [pc, #12]	@ (8001e60 <BSP_LCD_GetXSize+0x14>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e56:	4798      	blx	r3
 8001e58:	4603      	mov	r3, r0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	2000037c 	.word	0x2000037c

08001e64 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8001e68:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <BSP_LCD_GetYSize+0x14>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6e:	4798      	blx	r3
 8001e70:	4603      	mov	r3, r0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	2000037c 	.word	0x2000037c

08001e7c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b090      	sub	sp, #64	@ 0x40
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	6039      	str	r1, [r7, #0]
 8001e86:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001e8c:	f7ff ffde 	bl	8001e4c <BSP_LCD_GetXSize>
 8001e90:	4603      	mov	r3, r0
 8001e92:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 8001e98:	f7ff ffe4 	bl	8001e64 <BSP_LCD_GetYSize>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8001ea8:	23ff      	movs	r3, #255	@ 0xff
 8001eaa:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001ec2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001ec8:	2307      	movs	r3, #7
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001ecc:	f7ff ffbe 	bl	8001e4c <BSP_LCD_GetXSize>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001ed4:	f7ff ffc6 	bl	8001e64 <BSP_LCD_GetYSize>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8001edc:	88fa      	ldrh	r2, [r7, #6]
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4814      	ldr	r0, [pc, #80]	@ (8001f38 <BSP_LCD_LayerDefaultInit+0xbc>)
 8001ee6:	f003 fd8d 	bl	8005a04 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001eea:	88fa      	ldrh	r2, [r7, #6]
 8001eec:	4913      	ldr	r1, [pc, #76]	@ (8001f3c <BSP_LCD_LayerDefaultInit+0xc0>)
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	3304      	adds	r3, #4
 8001efa:	f04f 32ff 	mov.w	r2, #4294967295
 8001efe:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001f00:	88fa      	ldrh	r2, [r7, #6]
 8001f02:	490e      	ldr	r1, [pc, #56]	@ (8001f3c <BSP_LCD_LayerDefaultInit+0xc0>)
 8001f04:	4613      	mov	r3, r2
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	440b      	add	r3, r1
 8001f0e:	3308      	adds	r3, #8
 8001f10:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <BSP_LCD_LayerDefaultInit+0xc4>)
 8001f12:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8001f14:	88fa      	ldrh	r2, [r7, #6]
 8001f16:	4909      	ldr	r1, [pc, #36]	@ (8001f3c <BSP_LCD_LayerDefaultInit+0xc0>)
 8001f18:	4613      	mov	r3, r2
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	4413      	add	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8001f26:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8001f28:	4803      	ldr	r0, [pc, #12]	@ (8001f38 <BSP_LCD_LayerDefaultInit+0xbc>)
 8001f2a:	f003 fda9 	bl	8005a80 <HAL_LTDC_EnableDither>
}
 8001f2e:	bf00      	nop
 8001f30:	3740      	adds	r7, #64	@ 0x40
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000248 	.word	0x20000248
 8001f3c:	20000364 	.word	0x20000364
 8001f40:	20000040 	.word	0x20000040

08001f44 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001f4c:	4a04      	ldr	r2, [pc, #16]	@ (8001f60 <BSP_LCD_SelectLayer+0x1c>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6013      	str	r3, [r2, #0]
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	20000360 	.word	0x20000360

08001f64 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001f6c:	4b07      	ldr	r3, [pc, #28]	@ (8001f8c <BSP_LCD_SetTextColor+0x28>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4907      	ldr	r1, [pc, #28]	@ (8001f90 <BSP_LCD_SetTextColor+0x2c>)
 8001f72:	4613      	mov	r3, r2
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	4413      	add	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	440b      	add	r3, r1
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	601a      	str	r2, [r3, #0]
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	20000360 	.word	0x20000360
 8001f90:	20000364 	.word	0x20000364

08001f94 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8001f9c:	4b08      	ldr	r3, [pc, #32]	@ (8001fc0 <BSP_LCD_SetFont+0x2c>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4908      	ldr	r1, [pc, #32]	@ (8001fc4 <BSP_LCD_SetFont+0x30>)
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	3308      	adds	r3, #8
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	601a      	str	r2, [r3, #0]
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20000360 	.word	0x20000360
 8001fc4:	20000364 	.word	0x20000364

08001fc8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af02      	add	r7, sp, #8
 8001fce:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8001fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <BSP_LCD_Clear+0x48>)
 8001fd2:	681c      	ldr	r4, [r3, #0]
 8001fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <BSP_LCD_Clear+0x48>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8002014 <BSP_LCD_Clear+0x4c>)
 8001fda:	2134      	movs	r1, #52	@ 0x34
 8001fdc:	fb01 f303 	mul.w	r3, r1, r3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	335c      	adds	r3, #92	@ 0x5c
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	461e      	mov	r6, r3
 8001fe8:	f7ff ff30 	bl	8001e4c <BSP_LCD_GetXSize>
 8001fec:	4605      	mov	r5, r0
 8001fee:	f7ff ff39 	bl	8001e64 <BSP_LCD_GetYSize>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	9301      	str	r3, [sp, #4]
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	462a      	mov	r2, r5
 8002000:	4631      	mov	r1, r6
 8002002:	4620      	mov	r0, r4
 8002004:	f000 f948 	bl	8002298 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002010:	20000360 	.word	0x20000360
 8002014:	20000248 	.word	0x20000248

08002018 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800201c:	b086      	sub	sp, #24
 800201e:	af02      	add	r7, sp, #8
 8002020:	4604      	mov	r4, r0
 8002022:	4608      	mov	r0, r1
 8002024:	4611      	mov	r1, r2
 8002026:	461a      	mov	r2, r3
 8002028:	4623      	mov	r3, r4
 800202a:	80fb      	strh	r3, [r7, #6]
 800202c:	4603      	mov	r3, r0
 800202e:	80bb      	strh	r3, [r7, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	807b      	strh	r3, [r7, #2]
 8002034:	4613      	mov	r3, r2
 8002036:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800203c:	4b20      	ldr	r3, [pc, #128]	@ (80020c0 <BSP_LCD_FillRect+0xa8>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	4920      	ldr	r1, [pc, #128]	@ (80020c4 <BSP_LCD_FillRect+0xac>)
 8002042:	4613      	mov	r3, r2
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	4413      	add	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	440b      	add	r3, r1
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff ff88 	bl	8001f64 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002054:	4b1a      	ldr	r3, [pc, #104]	@ (80020c0 <BSP_LCD_FillRect+0xa8>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a1b      	ldr	r2, [pc, #108]	@ (80020c8 <BSP_LCD_FillRect+0xb0>)
 800205a:	2134      	movs	r1, #52	@ 0x34
 800205c:	fb01 f303 	mul.w	r3, r1, r3
 8002060:	4413      	add	r3, r2
 8002062:	335c      	adds	r3, #92	@ 0x5c
 8002064:	681c      	ldr	r4, [r3, #0]
 8002066:	f7ff fef1 	bl	8001e4c <BSP_LCD_GetXSize>
 800206a:	4602      	mov	r2, r0
 800206c:	88bb      	ldrh	r3, [r7, #4]
 800206e:	fb03 f202 	mul.w	r2, r3, r2
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	4413      	add	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4423      	add	r3, r4
 800207a:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 800207c:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <BSP_LCD_FillRect+0xa8>)
 800207e:	681c      	ldr	r4, [r3, #0]
 8002080:	68fd      	ldr	r5, [r7, #12]
 8002082:	887e      	ldrh	r6, [r7, #2]
 8002084:	f8b7 8000 	ldrh.w	r8, [r7]
 8002088:	f7ff fee0 	bl	8001e4c <BSP_LCD_GetXSize>
 800208c:	4602      	mov	r2, r0
 800208e:	887b      	ldrh	r3, [r7, #2]
 8002090:	1ad1      	subs	r1, r2, r3
 8002092:	4b0b      	ldr	r3, [pc, #44]	@ (80020c0 <BSP_LCD_FillRect+0xa8>)
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	480b      	ldr	r0, [pc, #44]	@ (80020c4 <BSP_LCD_FillRect+0xac>)
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4403      	add	r3, r0
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	9301      	str	r3, [sp, #4]
 80020a6:	9100      	str	r1, [sp, #0]
 80020a8:	4643      	mov	r3, r8
 80020aa:	4632      	mov	r2, r6
 80020ac:	4629      	mov	r1, r5
 80020ae:	4620      	mov	r0, r4
 80020b0:	f000 f8f2 	bl	8002298 <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 80020b4:	bf00      	nop
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020be:	bf00      	nop
 80020c0:	20000360 	.word	0x20000360
 80020c4:	20000364 	.word	0x20000364
 80020c8:	20000248 	.word	0x20000248

080020cc <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <BSP_LCD_DisplayOn+0x1c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80020da:	4b03      	ldr	r3, [pc, #12]	@ (80020e8 <BSP_LCD_DisplayOn+0x1c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	4798      	blx	r3
  }
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	2000037c 	.word	0x2000037c

080020ec <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08e      	sub	sp, #56	@ 0x38
 80020f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
 80020f6:	4b61      	ldr	r3, [pc, #388]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fa:	4a60      	ldr	r2, [pc, #384]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80020fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002100:	6453      	str	r3, [r2, #68]	@ 0x44
 8002102:	4b5e      	ldr	r3, [pc, #376]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002106:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800210a:	623b      	str	r3, [r7, #32]
 800210c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	61fb      	str	r3, [r7, #28]
 8002112:	4b5a      	ldr	r3, [pc, #360]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	4a59      	ldr	r2, [pc, #356]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002118:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800211c:	6313      	str	r3, [r2, #48]	@ 0x30
 800211e:	4b57      	ldr	r3, [pc, #348]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002126:	61fb      	str	r3, [r7, #28]
 8002128:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	4b53      	ldr	r3, [pc, #332]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	4a52      	ldr	r2, [pc, #328]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6313      	str	r3, [r2, #48]	@ 0x30
 800213a:	4b50      	ldr	r3, [pc, #320]	@ (800227c <BSP_LCD_MspInit+0x190>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	61bb      	str	r3, [r7, #24]
 8002144:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	4b4c      	ldr	r3, [pc, #304]	@ (800227c <BSP_LCD_MspInit+0x190>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	4a4b      	ldr	r2, [pc, #300]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	6313      	str	r3, [r2, #48]	@ 0x30
 8002156:	4b49      	ldr	r3, [pc, #292]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	617b      	str	r3, [r7, #20]
 8002160:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	4b45      	ldr	r3, [pc, #276]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	4a44      	ldr	r2, [pc, #272]	@ (800227c <BSP_LCD_MspInit+0x190>)
 800216c:	f043 0304 	orr.w	r3, r3, #4
 8002170:	6313      	str	r3, [r2, #48]	@ 0x30
 8002172:	4b42      	ldr	r3, [pc, #264]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	4b3e      	ldr	r3, [pc, #248]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	4a3d      	ldr	r2, [pc, #244]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002188:	f043 0308 	orr.w	r3, r3, #8
 800218c:	6313      	str	r3, [r2, #48]	@ 0x30
 800218e:	4b3b      	ldr	r3, [pc, #236]	@ (800227c <BSP_LCD_MspInit+0x190>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	4b37      	ldr	r3, [pc, #220]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	4a36      	ldr	r2, [pc, #216]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80021a4:	f043 0320 	orr.w	r3, r3, #32
 80021a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021aa:	4b34      	ldr	r3, [pc, #208]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	4b30      	ldr	r3, [pc, #192]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	4a2f      	ldr	r2, [pc, #188]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80021c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c6:	4b2d      	ldr	r3, [pc, #180]	@ (800227c <BSP_LCD_MspInit+0x190>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021ce:	607b      	str	r3, [r7, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80021d2:	f641 0358 	movw	r3, #6232	@ 0x1858
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80021e0:	2302      	movs	r3, #2
 80021e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 80021e4:	230e      	movs	r3, #14
 80021e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80021e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ec:	4619      	mov	r1, r3
 80021ee:	4824      	ldr	r0, [pc, #144]	@ (8002280 <BSP_LCD_MspInit+0x194>)
 80021f0:	f001 f912 	bl	8003418 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80021f4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80021fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021fe:	4619      	mov	r1, r3
 8002200:	4820      	ldr	r0, [pc, #128]	@ (8002284 <BSP_LCD_MspInit+0x198>)
 8002202:	f001 f909 	bl	8003418 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002206:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800220c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002210:	4619      	mov	r1, r3
 8002212:	481d      	ldr	r0, [pc, #116]	@ (8002288 <BSP_LCD_MspInit+0x19c>)
 8002214:	f001 f900 	bl	8003418 <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002218:	2348      	movs	r3, #72	@ 0x48
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800221c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002220:	4619      	mov	r1, r3
 8002222:	481a      	ldr	r0, [pc, #104]	@ (800228c <BSP_LCD_MspInit+0x1a0>)
 8002224:	f001 f8f8 	bl	8003418 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002228:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800222c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800222e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002232:	4619      	mov	r1, r3
 8002234:	4816      	ldr	r0, [pc, #88]	@ (8002290 <BSP_LCD_MspInit+0x1a4>)
 8002236:	f001 f8ef 	bl	8003418 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800223a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800223e:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002240:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002244:	4619      	mov	r1, r3
 8002246:	4813      	ldr	r0, [pc, #76]	@ (8002294 <BSP_LCD_MspInit+0x1a8>)
 8002248:	f001 f8e6 	bl	8003418 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800224c:	2303      	movs	r3, #3
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8002250:	2309      	movs	r3, #9
 8002252:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002254:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002258:	4619      	mov	r1, r3
 800225a:	480a      	ldr	r0, [pc, #40]	@ (8002284 <BSP_LCD_MspInit+0x198>)
 800225c:	f001 f8dc 	bl	8003418 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002260:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800226a:	4619      	mov	r1, r3
 800226c:	4809      	ldr	r0, [pc, #36]	@ (8002294 <BSP_LCD_MspInit+0x1a8>)
 800226e:	f001 f8d3 	bl	8003418 <HAL_GPIO_Init>
}
 8002272:	bf00      	nop
 8002274:	3738      	adds	r7, #56	@ 0x38
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800
 8002280:	40020000 	.word	0x40020000
 8002284:	40020400 	.word	0x40020400
 8002288:	40020800 	.word	0x40020800
 800228c:	40020c00 	.word	0x40020c00
 8002290:	40021400 	.word	0x40021400
 8002294:	40021800 	.word	0x40021800

08002298 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af02      	add	r7, sp, #8
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80022a6:	4b16      	ldr	r3, [pc, #88]	@ (8002300 <FillBuffer+0x68>)
 80022a8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80022ac:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80022ae:	4b14      	ldr	r3, [pc, #80]	@ (8002300 <FillBuffer+0x68>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 80022b4:	4a12      	ldr	r2, [pc, #72]	@ (8002300 <FillBuffer+0x68>)
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 80022ba:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <FillBuffer+0x68>)
 80022bc:	4a11      	ldr	r2, [pc, #68]	@ (8002304 <FillBuffer+0x6c>)
 80022be:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 80022c0:	480f      	ldr	r0, [pc, #60]	@ (8002300 <FillBuffer+0x68>)
 80022c2:	f000 fd0d 	bl	8002ce0 <HAL_DMA2D_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d115      	bne.n	80022f8 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 80022cc:	68f9      	ldr	r1, [r7, #12]
 80022ce:	480c      	ldr	r0, [pc, #48]	@ (8002300 <FillBuffer+0x68>)
 80022d0:	f000 ff74 	bl	80031bc <HAL_DMA2D_ConfigLayer>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10e      	bne.n	80022f8 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	69f9      	ldr	r1, [r7, #28]
 80022e4:	4806      	ldr	r0, [pc, #24]	@ (8002300 <FillBuffer+0x68>)
 80022e6:	f000 fd44 	bl	8002d72 <HAL_DMA2D_Start>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d103      	bne.n	80022f8 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80022f0:	210a      	movs	r1, #10
 80022f2:	4803      	ldr	r0, [pc, #12]	@ (8002300 <FillBuffer+0x68>)
 80022f4:	f000 fd68 	bl	8002dc8 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	200002f0 	.word	0x200002f0
 8002304:	4002b000 	.word	0x4002b000

08002308 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800230c:	4b29      	ldr	r3, [pc, #164]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 800230e:	4a2a      	ldr	r2, [pc, #168]	@ (80023b8 <BSP_SDRAM_Init+0xb0>)
 8002310:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002312:	4b2a      	ldr	r3, [pc, #168]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 8002314:	2202      	movs	r2, #2
 8002316:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002318:	4b28      	ldr	r3, [pc, #160]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 800231a:	2207      	movs	r2, #7
 800231c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800231e:	4b27      	ldr	r3, [pc, #156]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 8002320:	2204      	movs	r2, #4
 8002322:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002324:	4b25      	ldr	r3, [pc, #148]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 8002326:	2207      	movs	r2, #7
 8002328:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800232a:	4b24      	ldr	r3, [pc, #144]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 800232c:	2202      	movs	r2, #2
 800232e:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002330:	4b22      	ldr	r3, [pc, #136]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 8002332:	2202      	movs	r2, #2
 8002334:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002336:	4b21      	ldr	r3, [pc, #132]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 8002338:	2202      	movs	r2, #2
 800233a:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 800233c:	4b1d      	ldr	r3, [pc, #116]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 800233e:	2201      	movs	r2, #1
 8002340:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002342:	4b1c      	ldr	r3, [pc, #112]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 8002344:	2200      	movs	r2, #0
 8002346:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002348:	4b1a      	ldr	r3, [pc, #104]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 800234a:	2204      	movs	r2, #4
 800234c:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800234e:	4b19      	ldr	r3, [pc, #100]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 8002350:	2210      	movs	r2, #16
 8002352:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002354:	4b17      	ldr	r3, [pc, #92]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 8002356:	2240      	movs	r2, #64	@ 0x40
 8002358:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800235a:	4b16      	ldr	r3, [pc, #88]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 800235c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002360:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002362:	4b14      	ldr	r3, [pc, #80]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 8002364:	2200      	movs	r2, #0
 8002366:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002368:	4b12      	ldr	r3, [pc, #72]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 800236a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800236e:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002370:	4b10      	ldr	r3, [pc, #64]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 8002372:	2200      	movs	r2, #0
 8002374:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002376:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 8002378:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800237c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 800237e:	2100      	movs	r1, #0
 8002380:	480c      	ldr	r0, [pc, #48]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 8002382:	f000 f87f 	bl	8002484 <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002386:	490d      	ldr	r1, [pc, #52]	@ (80023bc <BSP_SDRAM_Init+0xb4>)
 8002388:	480a      	ldr	r0, [pc, #40]	@ (80023b4 <BSP_SDRAM_Init+0xac>)
 800238a:	f004 fba1 	bl	8006ad0 <HAL_SDRAM_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002394:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <BSP_SDRAM_Init+0xb8>)
 8002396:	2201      	movs	r2, #1
 8002398:	701a      	strb	r2, [r3, #0]
 800239a:	e002      	b.n	80023a2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800239c:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <BSP_SDRAM_Init+0xb8>)
 800239e:	2200      	movs	r2, #0
 80023a0:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80023a2:	f240 506a 	movw	r0, #1386	@ 0x56a
 80023a6:	f000 f80d 	bl	80023c4 <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 80023aa:	4b05      	ldr	r3, [pc, #20]	@ (80023c0 <BSP_SDRAM_Init+0xb8>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000380 	.word	0x20000380
 80023b8:	a0000140 	.word	0xa0000140
 80023bc:	200003b4 	.word	0x200003b4
 80023c0:	20000048 	.word	0x20000048

080023c4 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80023d0:	4b2a      	ldr	r3, [pc, #168]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023d2:	2201      	movs	r2, #1
 80023d4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80023d6:	4b29      	ldr	r3, [pc, #164]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023d8:	2208      	movs	r2, #8
 80023da:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80023dc:	4b27      	ldr	r3, [pc, #156]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023de:	2201      	movs	r2, #1
 80023e0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80023e2:	4b26      	ldr	r3, [pc, #152]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80023e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023ec:	4923      	ldr	r1, [pc, #140]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023ee:	4824      	ldr	r0, [pc, #144]	@ (8002480 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80023f0:	f004 fba2 	bl	8006b38 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80023f4:	2001      	movs	r0, #1
 80023f6:	f000 f993 	bl	8002720 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80023fa:	4b20      	ldr	r3, [pc, #128]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023fc:	2202      	movs	r2, #2
 80023fe:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002400:	4b1e      	ldr	r3, [pc, #120]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002402:	2208      	movs	r2, #8
 8002404:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002406:	4b1d      	ldr	r3, [pc, #116]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002408:	2201      	movs	r2, #1
 800240a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800240c:	4b1b      	ldr	r3, [pc, #108]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800240e:	2200      	movs	r2, #0
 8002410:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002412:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002416:	4919      	ldr	r1, [pc, #100]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002418:	4819      	ldr	r0, [pc, #100]	@ (8002480 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800241a:	f004 fb8d 	bl	8006b38 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800241e:	4b17      	ldr	r3, [pc, #92]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002420:	2203      	movs	r2, #3
 8002422:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002424:	4b15      	ldr	r3, [pc, #84]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002426:	2208      	movs	r2, #8
 8002428:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800242a:	4b14      	ldr	r3, [pc, #80]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800242c:	2204      	movs	r2, #4
 800242e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002430:	4b12      	ldr	r3, [pc, #72]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002432:	2200      	movs	r2, #0
 8002434:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800243a:	4910      	ldr	r1, [pc, #64]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800243c:	4810      	ldr	r0, [pc, #64]	@ (8002480 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800243e:	f004 fb7b 	bl	8006b38 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002442:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8002446:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002448:	4b0c      	ldr	r3, [pc, #48]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800244a:	2204      	movs	r2, #4
 800244c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800244e:	4b0b      	ldr	r3, [pc, #44]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002450:	2208      	movs	r2, #8
 8002452:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002454:	4b09      	ldr	r3, [pc, #36]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002456:	2201      	movs	r2, #1
 8002458:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4a07      	ldr	r2, [pc, #28]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800245e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002460:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002464:	4905      	ldr	r1, [pc, #20]	@ (800247c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002466:	4806      	ldr	r0, [pc, #24]	@ (8002480 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002468:	f004 fb66 	bl	8006b38 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	4804      	ldr	r0, [pc, #16]	@ (8002480 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002470:	f004 fb97 	bl	8006ba2 <HAL_SDRAM_ProgramRefreshRate>
}
 8002474:	bf00      	nop
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	200003d0 	.word	0x200003d0
 8002480:	20000380 	.word	0x20000380

08002484 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b090      	sub	sp, #64	@ 0x40
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80ec 	beq.w	800266e <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	62bb      	str	r3, [r7, #40]	@ 0x28
 800249a:	4b77      	ldr	r3, [pc, #476]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 800249c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800249e:	4a76      	ldr	r2, [pc, #472]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6393      	str	r3, [r2, #56]	@ 0x38
 80024a6:	4b74      	ldr	r3, [pc, #464]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024b6:	4b70      	ldr	r3, [pc, #448]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	4a6f      	ldr	r2, [pc, #444]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80024cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	623b      	str	r3, [r7, #32]
 80024d2:	4b69      	ldr	r3, [pc, #420]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	4a68      	ldr	r2, [pc, #416]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024d8:	f043 0302 	orr.w	r3, r3, #2
 80024dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024de:	4b66      	ldr	r3, [pc, #408]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	623b      	str	r3, [r7, #32]
 80024e8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
 80024ee:	4b62      	ldr	r3, [pc, #392]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f2:	4a61      	ldr	r2, [pc, #388]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024f4:	f043 0304 	orr.w	r3, r3, #4
 80024f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fa:	4b5f      	ldr	r3, [pc, #380]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	61fb      	str	r3, [r7, #28]
 8002504:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
 800250a:	4b5b      	ldr	r3, [pc, #364]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	4a5a      	ldr	r2, [pc, #360]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002510:	f043 0308 	orr.w	r3, r3, #8
 8002514:	6313      	str	r3, [r2, #48]	@ 0x30
 8002516:	4b58      	ldr	r3, [pc, #352]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	61bb      	str	r3, [r7, #24]
 8002520:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	4b54      	ldr	r3, [pc, #336]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	4a53      	ldr	r2, [pc, #332]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 800252c:	f043 0310 	orr.w	r3, r3, #16
 8002530:	6313      	str	r3, [r2, #48]	@ 0x30
 8002532:	4b51      	ldr	r3, [pc, #324]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	613b      	str	r3, [r7, #16]
 8002542:	4b4d      	ldr	r3, [pc, #308]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	4a4c      	ldr	r2, [pc, #304]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002548:	f043 0320 	orr.w	r3, r3, #32
 800254c:	6313      	str	r3, [r2, #48]	@ 0x30
 800254e:	4b4a      	ldr	r3, [pc, #296]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	f003 0320 	and.w	r3, r3, #32
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	4b46      	ldr	r3, [pc, #280]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002562:	4a45      	ldr	r2, [pc, #276]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 8002564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002568:	6313      	str	r3, [r2, #48]	@ 0x30
 800256a:	4b43      	ldr	r3, [pc, #268]	@ (8002678 <BSP_SDRAM_MspInit+0x1f4>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800257a:	2302      	movs	r3, #2
 800257c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002582:	230c      	movs	r3, #12
 8002584:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002586:	2360      	movs	r3, #96	@ 0x60
 8002588:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800258a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800258e:	4619      	mov	r1, r3
 8002590:	483a      	ldr	r0, [pc, #232]	@ (800267c <BSP_SDRAM_MspInit+0x1f8>)
 8002592:	f000 ff41 	bl	8003418 <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 8002596:	2301      	movs	r3, #1
 8002598:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800259a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800259e:	4619      	mov	r1, r3
 80025a0:	4837      	ldr	r0, [pc, #220]	@ (8002680 <BSP_SDRAM_MspInit+0x1fc>)
 80025a2:	f000 ff39 	bl	8003418 <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80025a6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80025aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80025ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025b0:	4619      	mov	r1, r3
 80025b2:	4834      	ldr	r0, [pc, #208]	@ (8002684 <BSP_SDRAM_MspInit+0x200>)
 80025b4:	f000 ff30 	bl	8003418 <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80025b8:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80025bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80025be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025c2:	4619      	mov	r1, r3
 80025c4:	4830      	ldr	r0, [pc, #192]	@ (8002688 <BSP_SDRAM_MspInit+0x204>)
 80025c6:	f000 ff27 	bl	8003418 <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 80025ca:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80025ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80025d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025d4:	4619      	mov	r1, r3
 80025d6:	482d      	ldr	r0, [pc, #180]	@ (800268c <BSP_SDRAM_MspInit+0x208>)
 80025d8:	f000 ff1e 	bl	8003418 <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80025dc:	f248 1333 	movw	r3, #33075	@ 0x8133
 80025e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80025e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025e6:	4619      	mov	r1, r3
 80025e8:	4829      	ldr	r0, [pc, #164]	@ (8002690 <BSP_SDRAM_MspInit+0x20c>)
 80025ea:	f000 ff15 	bl	8003418 <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80025ee:	4b29      	ldr	r3, [pc, #164]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80025f4:	4b27      	ldr	r3, [pc, #156]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 80025f6:	2280      	movs	r2, #128	@ 0x80
 80025f8:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80025fa:	4b26      	ldr	r3, [pc, #152]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 80025fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002600:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002602:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 8002604:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002608:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800260a:	4b22      	ldr	r3, [pc, #136]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 800260c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002610:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002612:	4b20      	ldr	r3, [pc, #128]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 8002614:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002618:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 800261a:	4b1e      	ldr	r3, [pc, #120]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 800261c:	2200      	movs	r2, #0
 800261e:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002620:	4b1c      	ldr	r3, [pc, #112]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 8002622:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002626:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002628:	4b1a      	ldr	r3, [pc, #104]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 800262a:	2200      	movs	r2, #0
 800262c:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800262e:	4b19      	ldr	r3, [pc, #100]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 8002630:	2203      	movs	r2, #3
 8002632:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002634:	4b17      	ldr	r3, [pc, #92]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 8002636:	2200      	movs	r2, #0
 8002638:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 800263a:	4b16      	ldr	r3, [pc, #88]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 800263c:	2200      	movs	r2, #0
 800263e:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002640:	4b14      	ldr	r3, [pc, #80]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 8002642:	4a15      	ldr	r2, [pc, #84]	@ (8002698 <BSP_SDRAM_MspInit+0x214>)
 8002644:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a12      	ldr	r2, [pc, #72]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 800264a:	631a      	str	r2, [r3, #48]	@ 0x30
 800264c:	4a11      	ldr	r2, [pc, #68]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 8002652:	4810      	ldr	r0, [pc, #64]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 8002654:	f000 fa34 	bl	8002ac0 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 8002658:	480e      	ldr	r0, [pc, #56]	@ (8002694 <BSP_SDRAM_MspInit+0x210>)
 800265a:	f000 f983 	bl	8002964 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800265e:	2200      	movs	r2, #0
 8002660:	210f      	movs	r1, #15
 8002662:	2038      	movs	r0, #56	@ 0x38
 8002664:	f000 f938 	bl	80028d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002668:	2038      	movs	r0, #56	@ 0x38
 800266a:	f000 f951 	bl	8002910 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800266e:	bf00      	nop
 8002670:	3740      	adds	r7, #64	@ 0x40
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40023800 	.word	0x40023800
 800267c:	40020400 	.word	0x40020400
 8002680:	40020800 	.word	0x40020800
 8002684:	40020c00 	.word	0x40020c00
 8002688:	40021000 	.word	0x40021000
 800268c:	40021400 	.word	0x40021400
 8002690:	40021800 	.word	0x40021800
 8002694:	200003e0 	.word	0x200003e0
 8002698:	40026410 	.word	0x40026410

0800269c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026a0:	4b0e      	ldr	r3, [pc, #56]	@ (80026dc <HAL_Init+0x40>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a0d      	ldr	r2, [pc, #52]	@ (80026dc <HAL_Init+0x40>)
 80026a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026ac:	4b0b      	ldr	r3, [pc, #44]	@ (80026dc <HAL_Init+0x40>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <HAL_Init+0x40>)
 80026b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026b8:	4b08      	ldr	r3, [pc, #32]	@ (80026dc <HAL_Init+0x40>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a07      	ldr	r2, [pc, #28]	@ (80026dc <HAL_Init+0x40>)
 80026be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c4:	2003      	movs	r0, #3
 80026c6:	f000 f8fc 	bl	80028c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ca:	2000      	movs	r0, #0
 80026cc:	f7fe ff08 	bl	80014e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026d0:	f7fe fcba 	bl	8001048 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40023c00 	.word	0x40023c00

080026e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e4:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <HAL_IncTick+0x20>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <HAL_IncTick+0x24>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4413      	add	r3, r2
 80026f0:	4a04      	ldr	r2, [pc, #16]	@ (8002704 <HAL_IncTick+0x24>)
 80026f2:	6013      	str	r3, [r2, #0]
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	20000050 	.word	0x20000050
 8002704:	20000440 	.word	0x20000440

08002708 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  return uwTick;
 800270c:	4b03      	ldr	r3, [pc, #12]	@ (800271c <HAL_GetTick+0x14>)
 800270e:	681b      	ldr	r3, [r3, #0]
}
 8002710:	4618      	mov	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	20000440 	.word	0x20000440

08002720 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002728:	f7ff ffee 	bl	8002708 <HAL_GetTick>
 800272c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002738:	d005      	beq.n	8002746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800273a:	4b0a      	ldr	r3, [pc, #40]	@ (8002764 <HAL_Delay+0x44>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	461a      	mov	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4413      	add	r3, r2
 8002744:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002746:	bf00      	nop
 8002748:	f7ff ffde 	bl	8002708 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	429a      	cmp	r2, r3
 8002756:	d8f7      	bhi.n	8002748 <HAL_Delay+0x28>
  {
  }
}
 8002758:	bf00      	nop
 800275a:	bf00      	nop
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20000050 	.word	0x20000050

08002768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002778:	4b0c      	ldr	r3, [pc, #48]	@ (80027ac <__NVIC_SetPriorityGrouping+0x44>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002784:	4013      	ands	r3, r2
 8002786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002790:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279a:	4a04      	ldr	r2, [pc, #16]	@ (80027ac <__NVIC_SetPriorityGrouping+0x44>)
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	60d3      	str	r3, [r2, #12]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b4:	4b04      	ldr	r3, [pc, #16]	@ (80027c8 <__NVIC_GetPriorityGrouping+0x18>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	0a1b      	lsrs	r3, r3, #8
 80027ba:	f003 0307 	and.w	r3, r3, #7
}
 80027be:	4618      	mov	r0, r3
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	db0b      	blt.n	80027f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	f003 021f 	and.w	r2, r3, #31
 80027e4:	4907      	ldr	r1, [pc, #28]	@ (8002804 <__NVIC_EnableIRQ+0x38>)
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	2001      	movs	r0, #1
 80027ee:	fa00 f202 	lsl.w	r2, r0, r2
 80027f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	e000e100 	.word	0xe000e100

08002808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	6039      	str	r1, [r7, #0]
 8002812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002818:	2b00      	cmp	r3, #0
 800281a:	db0a      	blt.n	8002832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	b2da      	uxtb	r2, r3
 8002820:	490c      	ldr	r1, [pc, #48]	@ (8002854 <__NVIC_SetPriority+0x4c>)
 8002822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002826:	0112      	lsls	r2, r2, #4
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	440b      	add	r3, r1
 800282c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002830:	e00a      	b.n	8002848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	b2da      	uxtb	r2, r3
 8002836:	4908      	ldr	r1, [pc, #32]	@ (8002858 <__NVIC_SetPriority+0x50>)
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	f003 030f 	and.w	r3, r3, #15
 800283e:	3b04      	subs	r3, #4
 8002840:	0112      	lsls	r2, r2, #4
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	440b      	add	r3, r1
 8002846:	761a      	strb	r2, [r3, #24]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	e000e100 	.word	0xe000e100
 8002858:	e000ed00 	.word	0xe000ed00

0800285c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800285c:	b480      	push	{r7}
 800285e:	b089      	sub	sp, #36	@ 0x24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	f1c3 0307 	rsb	r3, r3, #7
 8002876:	2b04      	cmp	r3, #4
 8002878:	bf28      	it	cs
 800287a:	2304      	movcs	r3, #4
 800287c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	3304      	adds	r3, #4
 8002882:	2b06      	cmp	r3, #6
 8002884:	d902      	bls.n	800288c <NVIC_EncodePriority+0x30>
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3b03      	subs	r3, #3
 800288a:	e000      	b.n	800288e <NVIC_EncodePriority+0x32>
 800288c:	2300      	movs	r3, #0
 800288e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002890:	f04f 32ff 	mov.w	r2, #4294967295
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43da      	mvns	r2, r3
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	401a      	ands	r2, r3
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a4:	f04f 31ff 	mov.w	r1, #4294967295
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	fa01 f303 	lsl.w	r3, r1, r3
 80028ae:	43d9      	mvns	r1, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b4:	4313      	orrs	r3, r2
         );
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3724      	adds	r7, #36	@ 0x24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7ff ff4c 	bl	8002768 <__NVIC_SetPriorityGrouping>
}
 80028d0:	bf00      	nop
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
 80028e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028ea:	f7ff ff61 	bl	80027b0 <__NVIC_GetPriorityGrouping>
 80028ee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	68b9      	ldr	r1, [r7, #8]
 80028f4:	6978      	ldr	r0, [r7, #20]
 80028f6:	f7ff ffb1 	bl	800285c <NVIC_EncodePriority>
 80028fa:	4602      	mov	r2, r0
 80028fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002900:	4611      	mov	r1, r2
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff ff80 	bl	8002808 <__NVIC_SetPriority>
}
 8002908:	bf00      	nop
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff ff54 	bl	80027cc <__NVIC_EnableIRQ>
}
 8002924:	bf00      	nop
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e00e      	b.n	800295c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	795b      	ldrb	r3, [r3, #5]
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b00      	cmp	r3, #0
 8002946:	d105      	bne.n	8002954 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe fba6 	bl	80010a0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002970:	f7ff feca 	bl	8002708 <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e099      	b.n	8002ab4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0201 	bic.w	r2, r2, #1
 800299e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029a0:	e00f      	b.n	80029c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029a2:	f7ff feb1 	bl	8002708 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b05      	cmp	r3, #5
 80029ae:	d908      	bls.n	80029c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2220      	movs	r2, #32
 80029b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2203      	movs	r2, #3
 80029ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e078      	b.n	8002ab4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1e8      	bne.n	80029a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	4b38      	ldr	r3, [pc, #224]	@ (8002abc <HAL_DMA_Init+0x158>)
 80029dc:	4013      	ands	r3, r2
 80029de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d107      	bne.n	8002a2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a24:	4313      	orrs	r3, r2
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	f023 0307 	bic.w	r3, r3, #7
 8002a42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d117      	bne.n	8002a86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00e      	beq.n	8002a86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f000 f8bd 	bl	8002be8 <DMA_CheckFifoParam>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2240      	movs	r2, #64	@ 0x40
 8002a78:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a82:	2301      	movs	r3, #1
 8002a84:	e016      	b.n	8002ab4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	697a      	ldr	r2, [r7, #20]
 8002a8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f874 	bl	8002b7c <DMA_CalcBaseAndBitshift>
 8002a94:	4603      	mov	r3, r0
 8002a96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9c:	223f      	movs	r2, #63	@ 0x3f
 8002a9e:	409a      	lsls	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	f010803f 	.word	0xf010803f

08002ac0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e050      	b.n	8002b74 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d101      	bne.n	8002ae2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e048      	b.n	8002b74 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0201 	bic.w	r2, r2, #1
 8002af0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2200      	movs	r2, #0
 8002b00:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2200      	movs	r2, #0
 8002b08:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2200      	movs	r2, #0
 8002b18:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2221      	movs	r2, #33	@ 0x21
 8002b20:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 f82a 	bl	8002b7c <DMA_CalcBaseAndBitshift>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b54:	223f      	movs	r2, #63	@ 0x3f
 8002b56:	409a      	lsls	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	3b10      	subs	r3, #16
 8002b8c:	4a14      	ldr	r2, [pc, #80]	@ (8002be0 <DMA_CalcBaseAndBitshift+0x64>)
 8002b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b92:	091b      	lsrs	r3, r3, #4
 8002b94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b96:	4a13      	ldr	r2, [pc, #76]	@ (8002be4 <DMA_CalcBaseAndBitshift+0x68>)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d909      	bls.n	8002bbe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bb2:	f023 0303 	bic.w	r3, r3, #3
 8002bb6:	1d1a      	adds	r2, r3, #4
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bbc:	e007      	b.n	8002bce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bc6:	f023 0303 	bic.w	r3, r3, #3
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	aaaaaaab 	.word	0xaaaaaaab
 8002be4:	0800bee8 	.word	0x0800bee8

08002be8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d11f      	bne.n	8002c42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	2b03      	cmp	r3, #3
 8002c06:	d856      	bhi.n	8002cb6 <DMA_CheckFifoParam+0xce>
 8002c08:	a201      	add	r2, pc, #4	@ (adr r2, 8002c10 <DMA_CheckFifoParam+0x28>)
 8002c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0e:	bf00      	nop
 8002c10:	08002c21 	.word	0x08002c21
 8002c14:	08002c33 	.word	0x08002c33
 8002c18:	08002c21 	.word	0x08002c21
 8002c1c:	08002cb7 	.word	0x08002cb7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d046      	beq.n	8002cba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c30:	e043      	b.n	8002cba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c3a:	d140      	bne.n	8002cbe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c40:	e03d      	b.n	8002cbe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c4a:	d121      	bne.n	8002c90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d837      	bhi.n	8002cc2 <DMA_CheckFifoParam+0xda>
 8002c52:	a201      	add	r2, pc, #4	@ (adr r2, 8002c58 <DMA_CheckFifoParam+0x70>)
 8002c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c58:	08002c69 	.word	0x08002c69
 8002c5c:	08002c6f 	.word	0x08002c6f
 8002c60:	08002c69 	.word	0x08002c69
 8002c64:	08002c81 	.word	0x08002c81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c6c:	e030      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d025      	beq.n	8002cc6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c7e:	e022      	b.n	8002cc6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c84:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c88:	d11f      	bne.n	8002cca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c8e:	e01c      	b.n	8002cca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d903      	bls.n	8002c9e <DMA_CheckFifoParam+0xb6>
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	d003      	beq.n	8002ca4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c9c:	e018      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ca2:	e015      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00e      	beq.n	8002cce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8002cb4:	e00b      	b.n	8002cce <DMA_CheckFifoParam+0xe6>
      break;
 8002cb6:	bf00      	nop
 8002cb8:	e00a      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cba:	bf00      	nop
 8002cbc:	e008      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cbe:	bf00      	nop
 8002cc0:	e006      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cc2:	bf00      	nop
 8002cc4:	e004      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cc6:	bf00      	nop
 8002cc8:	e002      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002cca:	bf00      	nop
 8002ccc:	e000      	b.n	8002cd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cce:	bf00      	nop
    }
  } 
  
  return status; 
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop

08002ce0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e03b      	b.n	8002d6a <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d106      	bne.n	8002d0c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f7fe f9ec 	bl	80010e4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d30:	f023 0107 	bic.w	r1, r3, #7
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002d4a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	68d1      	ldr	r1, [r2, #12]
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6812      	ldr	r2, [r2, #0]
 8002d56:	430b      	orrs	r3, r1
 8002d58:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b086      	sub	sp, #24
 8002d76:	af02      	add	r7, sp, #8
 8002d78:	60f8      	str	r0, [r7, #12]
 8002d7a:	60b9      	str	r1, [r7, #8]
 8002d7c:	607a      	str	r2, [r7, #4]
 8002d7e:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d101      	bne.n	8002d8e <HAL_DMA2D_Start+0x1c>
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	e018      	b.n	8002dc0 <HAL_DMA2D_Start+0x4e>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2202      	movs	r2, #2
 8002d9a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	68b9      	ldr	r1, [r7, #8]
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 fa99 	bl	80032e0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f042 0201 	orr.w	r2, r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d056      	beq.n	8002e92 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002de4:	f7ff fc90 	bl	8002708 <HAL_GetTick>
 8002de8:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002dea:	e04b      	b.n	8002e84 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d023      	beq.n	8002e46 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f003 0320 	and.w	r3, r3, #32
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d005      	beq.n	8002e14 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0c:	f043 0202 	orr.w	r2, r3, #2
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d005      	beq.n	8002e2a <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e22:	f043 0201 	orr.w	r2, r3, #1
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2221      	movs	r2, #33	@ 0x21
 8002e30:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2204      	movs	r2, #4
 8002e36:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e0a5      	b.n	8002f92 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4c:	d01a      	beq.n	8002e84 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e4e:	f7ff fc5b 	bl	8002708 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d302      	bcc.n	8002e64 <HAL_DMA2D_PollForTransfer+0x9c>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10f      	bne.n	8002e84 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e68:	f043 0220 	orr.w	r2, r3, #32
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2203      	movs	r2, #3
 8002e74:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e086      	b.n	8002f92 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0ac      	beq.n	8002dec <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	f003 0320 	and.w	r3, r3, #32
 8002e9c:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea4:	f003 0320 	and.w	r3, r3, #32
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d061      	beq.n	8002f78 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002eb4:	f7ff fc28 	bl	8002708 <HAL_GetTick>
 8002eb8:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002eba:	e056      	b.n	8002f6a <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d02e      	beq.n	8002f2c <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002edc:	f043 0204 	orr.w	r2, r3, #4
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f003 0320 	and.w	r3, r3, #32
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d005      	beq.n	8002efa <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef2:	f043 0202 	orr.w	r2, r3, #2
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f08:	f043 0201 	orr.w	r2, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2229      	movs	r2, #41	@ 0x29
 8002f16:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2204      	movs	r2, #4
 8002f1c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e032      	b.n	8002f92 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f32:	d01a      	beq.n	8002f6a <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f34:	f7ff fbe8 	bl	8002708 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d302      	bcc.n	8002f4a <HAL_DMA2D_PollForTransfer+0x182>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10f      	bne.n	8002f6a <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f4e:	f043 0220 	orr.w	r2, r3, #32
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2203      	movs	r2, #3
 8002f5a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e013      	b.n	8002f92 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f003 0310 	and.w	r3, r3, #16
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d0a1      	beq.n	8002ebc <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2212      	movs	r2, #18
 8002f7e:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3718      	adds	r7, #24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b084      	sub	sp, #16
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d026      	beq.n	800300a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d021      	beq.n	800300a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fd4:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fda:	f043 0201 	orr.w	r2, r3, #1
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2204      	movs	r2, #4
 8002fee:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f003 0320 	and.w	r3, r3, #32
 8003010:	2b00      	cmp	r3, #0
 8003012:	d026      	beq.n	8003062 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d021      	beq.n	8003062 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800302c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2220      	movs	r2, #32
 8003034:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800303a:	f043 0202 	orr.w	r2, r3, #2
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2204      	movs	r2, #4
 8003046:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b00      	cmp	r3, #0
 800306a:	d026      	beq.n	80030ba <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003072:	2b00      	cmp	r3, #0
 8003074:	d021      	beq.n	80030ba <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003084:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2208      	movs	r2, #8
 800308c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003092:	f043 0204 	orr.w	r2, r3, #4
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2204      	movs	r2, #4
 800309e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d013      	beq.n	80030ec <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00e      	beq.n	80030ec <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030dc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2204      	movs	r2, #4
 80030e4:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f853 	bl	8003192 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d024      	beq.n	8003140 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d01f      	beq.n	8003140 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800310e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2202      	movs	r2, #2
 8003116:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f003 0310 	and.w	r3, r3, #16
 8003146:	2b00      	cmp	r3, #0
 8003148:	d01f      	beq.n	800318a <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d01a      	beq.n	800318a <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003162:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2210      	movs	r2, #16
 800316a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f000 f80e 	bl	80031a6 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800319a:	bf00      	nop
 800319c:	370c      	adds	r7, #12
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr

080031a6 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b083      	sub	sp, #12
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
	...

080031bc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80031bc:	b480      	push	{r7}
 80031be:	b087      	sub	sp, #28
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d101      	bne.n	80031dc <HAL_DMA2D_ConfigLayer+0x20>
 80031d8:	2302      	movs	r3, #2
 80031da:	e079      	b.n	80032d0 <HAL_DMA2D_ConfigLayer+0x114>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	011b      	lsls	r3, r3, #4
 80031f0:	3318      	adds	r3, #24
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	4413      	add	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	041b      	lsls	r3, r3, #16
 8003202:	4313      	orrs	r3, r2
 8003204:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003206:	4b35      	ldr	r3, [pc, #212]	@ (80032dc <HAL_DMA2D_ConfigLayer+0x120>)
 8003208:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2b0a      	cmp	r3, #10
 8003210:	d003      	beq.n	800321a <HAL_DMA2D_ConfigLayer+0x5e>
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b09      	cmp	r3, #9
 8003218:	d107      	bne.n	800322a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	4313      	orrs	r3, r2
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	e005      	b.n	8003236 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	061b      	lsls	r3, r3, #24
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	4313      	orrs	r3, r2
 8003234:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d120      	bne.n	800327e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	43db      	mvns	r3, r3
 8003246:	ea02 0103 	and.w	r1, r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	430a      	orrs	r2, r1
 8003252:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	6812      	ldr	r2, [r2, #0]
 800325c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	2b0a      	cmp	r3, #10
 8003264:	d003      	beq.n	800326e <HAL_DMA2D_ConfigLayer+0xb2>
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2b09      	cmp	r3, #9
 800326c:	d127      	bne.n	80032be <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	68da      	ldr	r2, [r3, #12]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800327a:	629a      	str	r2, [r3, #40]	@ 0x28
 800327c:	e01f      	b.n	80032be <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	69da      	ldr	r2, [r3, #28]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	43db      	mvns	r3, r3
 8003288:	ea02 0103 	and.w	r1, r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	430a      	orrs	r2, r1
 8003294:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	6812      	ldr	r2, [r2, #0]
 800329e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	2b0a      	cmp	r3, #10
 80032a6:	d003      	beq.n	80032b0 <HAL_DMA2D_ConfigLayer+0xf4>
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	2b09      	cmp	r3, #9
 80032ae:	d106      	bne.n	80032be <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	68da      	ldr	r2, [r3, #12]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80032bc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	371c      	adds	r7, #28
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr
 80032dc:	ff03000f 	.word	0xff03000f

080032e0 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b08b      	sub	sp, #44	@ 0x2c
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
 80032ec:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f4:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	041a      	lsls	r2, r3, #16
 80032fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032fe:	431a      	orrs	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	430a      	orrs	r2, r1
 8003306:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003318:	d174      	bne.n	8003404 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003320:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8003328:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003330:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d108      	bne.n	8003352 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	431a      	orrs	r2, r3
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	4313      	orrs	r3, r2
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003350:	e053      	b.n	80033fa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d106      	bne.n	8003368 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	4313      	orrs	r3, r2
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	4313      	orrs	r3, r2
 8003364:	627b      	str	r3, [r7, #36]	@ 0x24
 8003366:	e048      	b.n	80033fa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	2b02      	cmp	r3, #2
 800336e:	d111      	bne.n	8003394 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	0cdb      	lsrs	r3, r3, #19
 8003374:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	0a9b      	lsrs	r3, r3, #10
 800337a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	08db      	lsrs	r3, r3, #3
 8003380:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	015a      	lsls	r2, r3, #5
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	02db      	lsls	r3, r3, #11
 800338a:	4313      	orrs	r3, r2
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	4313      	orrs	r3, r2
 8003390:	627b      	str	r3, [r7, #36]	@ 0x24
 8003392:	e032      	b.n	80033fa <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b03      	cmp	r3, #3
 800339a:	d117      	bne.n	80033cc <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	0fdb      	lsrs	r3, r3, #31
 80033a0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	0cdb      	lsrs	r3, r3, #19
 80033a6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	0adb      	lsrs	r3, r3, #11
 80033ac:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	08db      	lsrs	r3, r3, #3
 80033b2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	029b      	lsls	r3, r3, #10
 80033bc:	431a      	orrs	r2, r3
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	03db      	lsls	r3, r3, #15
 80033c2:	4313      	orrs	r3, r2
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033ca:	e016      	b.n	80033fa <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80033cc:	6a3b      	ldr	r3, [r7, #32]
 80033ce:	0f1b      	lsrs	r3, r3, #28
 80033d0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	0d1b      	lsrs	r3, r3, #20
 80033d6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	0b1b      	lsrs	r3, r3, #12
 80033dc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	091b      	lsrs	r3, r3, #4
 80033e2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	011a      	lsls	r2, r3, #4
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	021b      	lsls	r3, r3, #8
 80033ec:	431a      	orrs	r2, r3
 80033ee:	6a3b      	ldr	r3, [r7, #32]
 80033f0:	031b      	lsls	r3, r3, #12
 80033f2:	4313      	orrs	r3, r2
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003400:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003402:	e003      	b.n	800340c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68ba      	ldr	r2, [r7, #8]
 800340a:	60da      	str	r2, [r3, #12]
}
 800340c:	bf00      	nop
 800340e:	372c      	adds	r7, #44	@ 0x2c
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003418:	b480      	push	{r7}
 800341a:	b089      	sub	sp, #36	@ 0x24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800342a:	2300      	movs	r3, #0
 800342c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
 8003432:	e177      	b.n	8003724 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003434:	2201      	movs	r2, #1
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4013      	ands	r3, r2
 8003446:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003448:	693a      	ldr	r2, [r7, #16]
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	429a      	cmp	r2, r3
 800344e:	f040 8166 	bne.w	800371e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	2b01      	cmp	r3, #1
 800345c:	d005      	beq.n	800346a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003466:	2b02      	cmp	r3, #2
 8003468:	d130      	bne.n	80034cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	2203      	movs	r2, #3
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	43db      	mvns	r3, r3
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	4013      	ands	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034a0:	2201      	movs	r2, #1
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	43db      	mvns	r3, r3
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	4013      	ands	r3, r2
 80034ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	091b      	lsrs	r3, r3, #4
 80034b6:	f003 0201 	and.w	r2, r3, #1
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f003 0303 	and.w	r3, r3, #3
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d017      	beq.n	8003508 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	2203      	movs	r2, #3
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4313      	orrs	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 0303 	and.w	r3, r3, #3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d123      	bne.n	800355c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	08da      	lsrs	r2, r3, #3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3208      	adds	r2, #8
 800351c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003520:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	220f      	movs	r2, #15
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4013      	ands	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	691a      	ldr	r2, [r3, #16]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	08da      	lsrs	r2, r3, #3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	3208      	adds	r2, #8
 8003556:	69b9      	ldr	r1, [r7, #24]
 8003558:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	2203      	movs	r2, #3
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 0203 	and.w	r2, r3, #3
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4313      	orrs	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80c0 	beq.w	800371e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	4b66      	ldr	r3, [pc, #408]	@ (800373c <HAL_GPIO_Init+0x324>)
 80035a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a6:	4a65      	ldr	r2, [pc, #404]	@ (800373c <HAL_GPIO_Init+0x324>)
 80035a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80035ae:	4b63      	ldr	r3, [pc, #396]	@ (800373c <HAL_GPIO_Init+0x324>)
 80035b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035ba:	4a61      	ldr	r2, [pc, #388]	@ (8003740 <HAL_GPIO_Init+0x328>)
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	089b      	lsrs	r3, r3, #2
 80035c0:	3302      	adds	r3, #2
 80035c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	220f      	movs	r2, #15
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43db      	mvns	r3, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4013      	ands	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a58      	ldr	r2, [pc, #352]	@ (8003744 <HAL_GPIO_Init+0x32c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d037      	beq.n	8003656 <HAL_GPIO_Init+0x23e>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a57      	ldr	r2, [pc, #348]	@ (8003748 <HAL_GPIO_Init+0x330>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d031      	beq.n	8003652 <HAL_GPIO_Init+0x23a>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a56      	ldr	r2, [pc, #344]	@ (800374c <HAL_GPIO_Init+0x334>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d02b      	beq.n	800364e <HAL_GPIO_Init+0x236>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a55      	ldr	r2, [pc, #340]	@ (8003750 <HAL_GPIO_Init+0x338>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d025      	beq.n	800364a <HAL_GPIO_Init+0x232>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a54      	ldr	r2, [pc, #336]	@ (8003754 <HAL_GPIO_Init+0x33c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d01f      	beq.n	8003646 <HAL_GPIO_Init+0x22e>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a53      	ldr	r2, [pc, #332]	@ (8003758 <HAL_GPIO_Init+0x340>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d019      	beq.n	8003642 <HAL_GPIO_Init+0x22a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a52      	ldr	r2, [pc, #328]	@ (800375c <HAL_GPIO_Init+0x344>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d013      	beq.n	800363e <HAL_GPIO_Init+0x226>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a51      	ldr	r2, [pc, #324]	@ (8003760 <HAL_GPIO_Init+0x348>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d00d      	beq.n	800363a <HAL_GPIO_Init+0x222>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a50      	ldr	r2, [pc, #320]	@ (8003764 <HAL_GPIO_Init+0x34c>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d007      	beq.n	8003636 <HAL_GPIO_Init+0x21e>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a4f      	ldr	r2, [pc, #316]	@ (8003768 <HAL_GPIO_Init+0x350>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d101      	bne.n	8003632 <HAL_GPIO_Init+0x21a>
 800362e:	2309      	movs	r3, #9
 8003630:	e012      	b.n	8003658 <HAL_GPIO_Init+0x240>
 8003632:	230a      	movs	r3, #10
 8003634:	e010      	b.n	8003658 <HAL_GPIO_Init+0x240>
 8003636:	2308      	movs	r3, #8
 8003638:	e00e      	b.n	8003658 <HAL_GPIO_Init+0x240>
 800363a:	2307      	movs	r3, #7
 800363c:	e00c      	b.n	8003658 <HAL_GPIO_Init+0x240>
 800363e:	2306      	movs	r3, #6
 8003640:	e00a      	b.n	8003658 <HAL_GPIO_Init+0x240>
 8003642:	2305      	movs	r3, #5
 8003644:	e008      	b.n	8003658 <HAL_GPIO_Init+0x240>
 8003646:	2304      	movs	r3, #4
 8003648:	e006      	b.n	8003658 <HAL_GPIO_Init+0x240>
 800364a:	2303      	movs	r3, #3
 800364c:	e004      	b.n	8003658 <HAL_GPIO_Init+0x240>
 800364e:	2302      	movs	r3, #2
 8003650:	e002      	b.n	8003658 <HAL_GPIO_Init+0x240>
 8003652:	2301      	movs	r3, #1
 8003654:	e000      	b.n	8003658 <HAL_GPIO_Init+0x240>
 8003656:	2300      	movs	r3, #0
 8003658:	69fa      	ldr	r2, [r7, #28]
 800365a:	f002 0203 	and.w	r2, r2, #3
 800365e:	0092      	lsls	r2, r2, #2
 8003660:	4093      	lsls	r3, r2
 8003662:	69ba      	ldr	r2, [r7, #24]
 8003664:	4313      	orrs	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003668:	4935      	ldr	r1, [pc, #212]	@ (8003740 <HAL_GPIO_Init+0x328>)
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	089b      	lsrs	r3, r3, #2
 800366e:	3302      	adds	r3, #2
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003676:	4b3d      	ldr	r3, [pc, #244]	@ (800376c <HAL_GPIO_Init+0x354>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	43db      	mvns	r3, r3
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	4013      	ands	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d003      	beq.n	800369a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003692:	69ba      	ldr	r2, [r7, #24]
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	4313      	orrs	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800369a:	4a34      	ldr	r2, [pc, #208]	@ (800376c <HAL_GPIO_Init+0x354>)
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036a0:	4b32      	ldr	r3, [pc, #200]	@ (800376c <HAL_GPIO_Init+0x354>)
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	43db      	mvns	r3, r3
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4013      	ands	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d003      	beq.n	80036c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036c4:	4a29      	ldr	r2, [pc, #164]	@ (800376c <HAL_GPIO_Init+0x354>)
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036ca:	4b28      	ldr	r3, [pc, #160]	@ (800376c <HAL_GPIO_Init+0x354>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	43db      	mvns	r3, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4013      	ands	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036ee:	4a1f      	ldr	r2, [pc, #124]	@ (800376c <HAL_GPIO_Init+0x354>)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036f4:	4b1d      	ldr	r3, [pc, #116]	@ (800376c <HAL_GPIO_Init+0x354>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	43db      	mvns	r3, r3
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4013      	ands	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d003      	beq.n	8003718 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003718:	4a14      	ldr	r2, [pc, #80]	@ (800376c <HAL_GPIO_Init+0x354>)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	3301      	adds	r3, #1
 8003722:	61fb      	str	r3, [r7, #28]
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	2b0f      	cmp	r3, #15
 8003728:	f67f ae84 	bls.w	8003434 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800372c:	bf00      	nop
 800372e:	bf00      	nop
 8003730:	3724      	adds	r7, #36	@ 0x24
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	40023800 	.word	0x40023800
 8003740:	40013800 	.word	0x40013800
 8003744:	40020000 	.word	0x40020000
 8003748:	40020400 	.word	0x40020400
 800374c:	40020800 	.word	0x40020800
 8003750:	40020c00 	.word	0x40020c00
 8003754:	40021000 	.word	0x40021000
 8003758:	40021400 	.word	0x40021400
 800375c:	40021800 	.word	0x40021800
 8003760:	40021c00 	.word	0x40021c00
 8003764:	40022000 	.word	0x40022000
 8003768:	40022400 	.word	0x40022400
 800376c:	40013c00 	.word	0x40013c00

08003770 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800377a:	2300      	movs	r3, #0
 800377c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800377e:	2300      	movs	r3, #0
 8003780:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	e0d9      	b.n	8003940 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800378c:	2201      	movs	r2, #1
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	4013      	ands	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	f040 80c9 	bne.w	800393a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80037a8:	4a6b      	ldr	r2, [pc, #428]	@ (8003958 <HAL_GPIO_DeInit+0x1e8>)
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	089b      	lsrs	r3, r3, #2
 80037ae:	3302      	adds	r3, #2
 80037b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	f003 0303 	and.w	r3, r3, #3
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	220f      	movs	r2, #15
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	4013      	ands	r3, r2
 80037c8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a63      	ldr	r2, [pc, #396]	@ (800395c <HAL_GPIO_DeInit+0x1ec>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d037      	beq.n	8003842 <HAL_GPIO_DeInit+0xd2>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a62      	ldr	r2, [pc, #392]	@ (8003960 <HAL_GPIO_DeInit+0x1f0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d031      	beq.n	800383e <HAL_GPIO_DeInit+0xce>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a61      	ldr	r2, [pc, #388]	@ (8003964 <HAL_GPIO_DeInit+0x1f4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d02b      	beq.n	800383a <HAL_GPIO_DeInit+0xca>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a60      	ldr	r2, [pc, #384]	@ (8003968 <HAL_GPIO_DeInit+0x1f8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d025      	beq.n	8003836 <HAL_GPIO_DeInit+0xc6>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a5f      	ldr	r2, [pc, #380]	@ (800396c <HAL_GPIO_DeInit+0x1fc>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d01f      	beq.n	8003832 <HAL_GPIO_DeInit+0xc2>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a5e      	ldr	r2, [pc, #376]	@ (8003970 <HAL_GPIO_DeInit+0x200>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d019      	beq.n	800382e <HAL_GPIO_DeInit+0xbe>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a5d      	ldr	r2, [pc, #372]	@ (8003974 <HAL_GPIO_DeInit+0x204>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d013      	beq.n	800382a <HAL_GPIO_DeInit+0xba>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a5c      	ldr	r2, [pc, #368]	@ (8003978 <HAL_GPIO_DeInit+0x208>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d00d      	beq.n	8003826 <HAL_GPIO_DeInit+0xb6>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a5b      	ldr	r2, [pc, #364]	@ (800397c <HAL_GPIO_DeInit+0x20c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d007      	beq.n	8003822 <HAL_GPIO_DeInit+0xb2>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a5a      	ldr	r2, [pc, #360]	@ (8003980 <HAL_GPIO_DeInit+0x210>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d101      	bne.n	800381e <HAL_GPIO_DeInit+0xae>
 800381a:	2309      	movs	r3, #9
 800381c:	e012      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 800381e:	230a      	movs	r3, #10
 8003820:	e010      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 8003822:	2308      	movs	r3, #8
 8003824:	e00e      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 8003826:	2307      	movs	r3, #7
 8003828:	e00c      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 800382a:	2306      	movs	r3, #6
 800382c:	e00a      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 800382e:	2305      	movs	r3, #5
 8003830:	e008      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 8003832:	2304      	movs	r3, #4
 8003834:	e006      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 8003836:	2303      	movs	r3, #3
 8003838:	e004      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 800383a:	2302      	movs	r3, #2
 800383c:	e002      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <HAL_GPIO_DeInit+0xd4>
 8003842:	2300      	movs	r3, #0
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	f002 0203 	and.w	r2, r2, #3
 800384a:	0092      	lsls	r2, r2, #2
 800384c:	4093      	lsls	r3, r2
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	429a      	cmp	r2, r3
 8003852:	d132      	bne.n	80038ba <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003854:	4b4b      	ldr	r3, [pc, #300]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	43db      	mvns	r3, r3
 800385c:	4949      	ldr	r1, [pc, #292]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 800385e:	4013      	ands	r3, r2
 8003860:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003862:	4b48      	ldr	r3, [pc, #288]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	43db      	mvns	r3, r3
 800386a:	4946      	ldr	r1, [pc, #280]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 800386c:	4013      	ands	r3, r2
 800386e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003870:	4b44      	ldr	r3, [pc, #272]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 8003872:	68da      	ldr	r2, [r3, #12]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	43db      	mvns	r3, r3
 8003878:	4942      	ldr	r1, [pc, #264]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 800387a:	4013      	ands	r3, r2
 800387c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800387e:	4b41      	ldr	r3, [pc, #260]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	43db      	mvns	r3, r3
 8003886:	493f      	ldr	r1, [pc, #252]	@ (8003984 <HAL_GPIO_DeInit+0x214>)
 8003888:	4013      	ands	r3, r2
 800388a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	220f      	movs	r2, #15
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800389c:	4a2e      	ldr	r2, [pc, #184]	@ (8003958 <HAL_GPIO_DeInit+0x1e8>)
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	089b      	lsrs	r3, r3, #2
 80038a2:	3302      	adds	r3, #2
 80038a4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	43da      	mvns	r2, r3
 80038ac:	482a      	ldr	r0, [pc, #168]	@ (8003958 <HAL_GPIO_DeInit+0x1e8>)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	089b      	lsrs	r3, r3, #2
 80038b2:	400a      	ands	r2, r1
 80038b4:	3302      	adds	r3, #2
 80038b6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	2103      	movs	r1, #3
 80038c4:	fa01 f303 	lsl.w	r3, r1, r3
 80038c8:	43db      	mvns	r3, r3
 80038ca:	401a      	ands	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	08da      	lsrs	r2, r3, #3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3208      	adds	r2, #8
 80038d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	220f      	movs	r2, #15
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	08d2      	lsrs	r2, r2, #3
 80038f0:	4019      	ands	r1, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	3208      	adds	r2, #8
 80038f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68da      	ldr	r2, [r3, #12]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	2103      	movs	r1, #3
 8003904:	fa01 f303 	lsl.w	r3, r1, r3
 8003908:	43db      	mvns	r3, r3
 800390a:	401a      	ands	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	2101      	movs	r1, #1
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	fa01 f303 	lsl.w	r3, r1, r3
 800391c:	43db      	mvns	r3, r3
 800391e:	401a      	ands	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	2103      	movs	r1, #3
 800392e:	fa01 f303 	lsl.w	r3, r1, r3
 8003932:	43db      	mvns	r3, r3
 8003934:	401a      	ands	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	3301      	adds	r3, #1
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	2b0f      	cmp	r3, #15
 8003944:	f67f af22 	bls.w	800378c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	371c      	adds	r7, #28
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40013800 	.word	0x40013800
 800395c:	40020000 	.word	0x40020000
 8003960:	40020400 	.word	0x40020400
 8003964:	40020800 	.word	0x40020800
 8003968:	40020c00 	.word	0x40020c00
 800396c:	40021000 	.word	0x40021000
 8003970:	40021400 	.word	0x40021400
 8003974:	40021800 	.word	0x40021800
 8003978:	40021c00 	.word	0x40021c00
 800397c:	40022000 	.word	0x40022000
 8003980:	40022400 	.word	0x40022400
 8003984:	40013c00 	.word	0x40013c00

08003988 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691a      	ldr	r2, [r3, #16]
 8003998:	887b      	ldrh	r3, [r7, #2]
 800399a:	4013      	ands	r3, r2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
 80039a4:	e001      	b.n	80039aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039a6:	2300      	movs	r3, #0
 80039a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	460b      	mov	r3, r1
 80039c2:	807b      	strh	r3, [r7, #2]
 80039c4:	4613      	mov	r3, r2
 80039c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039c8:	787b      	ldrb	r3, [r7, #1]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ce:	887a      	ldrh	r2, [r7, #2]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039d4:	e003      	b.n	80039de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039d6:	887b      	ldrh	r3, [r7, #2]
 80039d8:	041a      	lsls	r2, r3, #16
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	619a      	str	r2, [r3, #24]
}
 80039de:	bf00      	nop
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr

080039ea <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b086      	sub	sp, #24
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f005 f859 	bl	8008ab8 <USB_GetMode>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	f040 80fb 	bne.w	8003c04 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f005 f81c 	bl	8008a50 <USB_ReadInterrupts>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 80f1 	beq.w	8003c02 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f005 f813 	bl	8008a50 <USB_ReadInterrupts>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a34:	d104      	bne.n	8003a40 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003a3e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f005 f803 	bl	8008a50 <USB_ReadInterrupts>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a54:	d104      	bne.n	8003a60 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003a5e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f004 fff3 	bl	8008a50 <USB_ReadInterrupts>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a74:	d104      	bne.n	8003a80 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003a7e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4618      	mov	r0, r3
 8003a86:	f004 ffe3 	bl	8008a50 <USB_ReadInterrupts>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d103      	bne.n	8003a9c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2202      	movs	r2, #2
 8003a9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f004 ffd5 	bl	8008a50 <USB_ReadInterrupts>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ab0:	d120      	bne.n	8003af4 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003aba:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d113      	bne.n	8003af4 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003acc:	2110      	movs	r1, #16
 8003ace:	6938      	ldr	r0, [r7, #16]
 8003ad0:	f004 ff06 	bl	80088e0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003ad4:	6938      	ldr	r0, [r7, #16]
 8003ad6:	f004 ff35 	bl	8008944 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	7a5b      	ldrb	r3, [r3, #9]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d105      	bne.n	8003aee <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f004 fff3 	bl	8008ad4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f006 fbc2 	bl	800a278 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f004 ffa9 	bl	8008a50 <USB_ReadInterrupts>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b08:	d102      	bne.n	8003b10 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f001 fca1 	bl	8005452 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f004 ff9b 	bl	8008a50 <USB_ReadInterrupts>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	f003 0308 	and.w	r3, r3, #8
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d106      	bne.n	8003b32 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f006 fb8b 	bl	800a240 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2208      	movs	r2, #8
 8003b30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f004 ff8a 	bl	8008a50 <USB_ReadInterrupts>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b46:	d139      	bne.n	8003bbc <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f004 fffe 	bl	8008b4e <USB_HC_ReadInterrupt>
 8003b52:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003b54:	2300      	movs	r3, #0
 8003b56:	617b      	str	r3, [r7, #20]
 8003b58:	e025      	b.n	8003ba6 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f003 030f 	and.w	r3, r3, #15
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	fa22 f303 	lsr.w	r3, r2, r3
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d018      	beq.n	8003ba0 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	015a      	lsls	r2, r3, #5
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	4413      	add	r3, r2
 8003b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b84:	d106      	bne.n	8003b94 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f859 	bl	8003c44 <HCD_HC_IN_IRQHandler>
 8003b92:	e005      	b.n	8003ba0 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	4619      	mov	r1, r3
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 febb 	bl	8004916 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	617b      	str	r3, [r7, #20]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	795b      	ldrb	r3, [r3, #5]
 8003baa:	461a      	mov	r2, r3
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d3d3      	bcc.n	8003b5a <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f004 ff45 	bl	8008a50 <USB_ReadInterrupts>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b10      	cmp	r3, #16
 8003bce:	d101      	bne.n	8003bd4 <HAL_HCD_IRQHandler+0x1ea>
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e000      	b.n	8003bd6 <HAL_HCD_IRQHandler+0x1ec>
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d014      	beq.n	8003c04 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699a      	ldr	r2, [r3, #24]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0210 	bic.w	r2, r2, #16
 8003be8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f001 fb52 	bl	8005294 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	699a      	ldr	r2, [r3, #24]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0210 	orr.w	r2, r2, #16
 8003bfe:	619a      	str	r2, [r3, #24]
 8003c00:	e000      	b.n	8003c04 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003c02:	bf00      	nop
    }
  }
}
 8003c04:	3718      	adds	r7, #24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b082      	sub	sp, #8
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_HCD_Stop+0x16>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e00d      	b.n	8003c3c <HAL_HCD_Stop+0x32>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f005 f8bf 	bl	8008db0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	78fa      	ldrb	r2, [r7, #3]
 8003c60:	4611      	mov	r1, r2
 8003c62:	4618      	mov	r0, r3
 8003c64:	f004 ff07 	bl	8008a76 <USB_ReadChInterrupts>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d11a      	bne.n	8003ca8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003c72:	78fb      	ldrb	r3, [r7, #3]
 8003c74:	015a      	lsls	r2, r3, #5
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	4413      	add	r3, r2
 8003c7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c7e:	461a      	mov	r2, r3
 8003c80:	2304      	movs	r3, #4
 8003c82:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003c84:	78fa      	ldrb	r2, [r7, #3]
 8003c86:	6879      	ldr	r1, [r7, #4]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	011b      	lsls	r3, r3, #4
 8003c8c:	1a9b      	subs	r3, r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	440b      	add	r3, r1
 8003c92:	334d      	adds	r3, #77	@ 0x4d
 8003c94:	2207      	movs	r2, #7
 8003c96:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	78fa      	ldrb	r2, [r7, #3]
 8003c9e:	4611      	mov	r1, r2
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f004 ff65 	bl	8008b70 <USB_HC_Halt>
 8003ca6:	e09e      	b.n	8003de6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	78fa      	ldrb	r2, [r7, #3]
 8003cae:	4611      	mov	r1, r2
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f004 fee0 	bl	8008a76 <USB_ReadChInterrupts>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc0:	d11b      	bne.n	8003cfa <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003cc2:	78fb      	ldrb	r3, [r7, #3]
 8003cc4:	015a      	lsls	r2, r3, #5
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	4413      	add	r3, r2
 8003cca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cd4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	334d      	adds	r3, #77	@ 0x4d
 8003ce6:	2208      	movs	r2, #8
 8003ce8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	4611      	mov	r1, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f004 ff3c 	bl	8008b70 <USB_HC_Halt>
 8003cf8:	e075      	b.n	8003de6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	78fa      	ldrb	r2, [r7, #3]
 8003d00:	4611      	mov	r1, r2
 8003d02:	4618      	mov	r0, r3
 8003d04:	f004 feb7 	bl	8008a76 <USB_ReadChInterrupts>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b08      	cmp	r3, #8
 8003d10:	d11a      	bne.n	8003d48 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003d12:	78fb      	ldrb	r3, [r7, #3]
 8003d14:	015a      	lsls	r2, r3, #5
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	4413      	add	r3, r2
 8003d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d1e:	461a      	mov	r2, r3
 8003d20:	2308      	movs	r3, #8
 8003d22:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003d24:	78fa      	ldrb	r2, [r7, #3]
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	1a9b      	subs	r3, r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	334d      	adds	r3, #77	@ 0x4d
 8003d34:	2206      	movs	r2, #6
 8003d36:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	78fa      	ldrb	r2, [r7, #3]
 8003d3e:	4611      	mov	r1, r2
 8003d40:	4618      	mov	r0, r3
 8003d42:	f004 ff15 	bl	8008b70 <USB_HC_Halt>
 8003d46:	e04e      	b.n	8003de6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	4611      	mov	r1, r2
 8003d50:	4618      	mov	r0, r3
 8003d52:	f004 fe90 	bl	8008a76 <USB_ReadChInterrupts>
 8003d56:	4603      	mov	r3, r0
 8003d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d60:	d11b      	bne.n	8003d9a <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003d62:	78fb      	ldrb	r3, [r7, #3]
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d6e:	461a      	mov	r2, r3
 8003d70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d74:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003d76:	78fa      	ldrb	r2, [r7, #3]
 8003d78:	6879      	ldr	r1, [r7, #4]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	334d      	adds	r3, #77	@ 0x4d
 8003d86:	2209      	movs	r2, #9
 8003d88:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	78fa      	ldrb	r2, [r7, #3]
 8003d90:	4611      	mov	r1, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f004 feec 	bl	8008b70 <USB_HC_Halt>
 8003d98:	e025      	b.n	8003de6 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	78fa      	ldrb	r2, [r7, #3]
 8003da0:	4611      	mov	r1, r2
 8003da2:	4618      	mov	r0, r3
 8003da4:	f004 fe67 	bl	8008a76 <USB_ReadChInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dae:	2b80      	cmp	r3, #128	@ 0x80
 8003db0:	d119      	bne.n	8003de6 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003db2:	78fb      	ldrb	r3, [r7, #3]
 8003db4:	015a      	lsls	r2, r3, #5
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	4413      	add	r3, r2
 8003dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	2380      	movs	r3, #128	@ 0x80
 8003dc2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003dc4:	78fa      	ldrb	r2, [r7, #3]
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	1a9b      	subs	r3, r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	334d      	adds	r3, #77	@ 0x4d
 8003dd4:	2207      	movs	r2, #7
 8003dd6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	78fa      	ldrb	r2, [r7, #3]
 8003dde:	4611      	mov	r1, r2
 8003de0:	4618      	mov	r0, r3
 8003de2:	f004 fec5 	bl	8008b70 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	78fa      	ldrb	r2, [r7, #3]
 8003dec:	4611      	mov	r1, r2
 8003dee:	4618      	mov	r0, r3
 8003df0:	f004 fe41 	bl	8008a76 <USB_ReadChInterrupts>
 8003df4:	4603      	mov	r3, r0
 8003df6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dfe:	d112      	bne.n	8003e26 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	4611      	mov	r1, r2
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f004 feb1 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003e0e:	78fb      	ldrb	r3, [r7, #3]
 8003e10:	015a      	lsls	r2, r3, #5
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4413      	add	r3, r2
 8003e16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e20:	6093      	str	r3, [r2, #8]
 8003e22:	f000 bd75 	b.w	8004910 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	78fa      	ldrb	r2, [r7, #3]
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f004 fe21 	bl	8008a76 <USB_ReadChInterrupts>
 8003e34:	4603      	mov	r3, r0
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	f040 8128 	bne.w	8004090 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003e40:	78fb      	ldrb	r3, [r7, #3]
 8003e42:	015a      	lsls	r2, r3, #5
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	4413      	add	r3, r2
 8003e48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	2320      	movs	r3, #32
 8003e50:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003e52:	78fa      	ldrb	r2, [r7, #3]
 8003e54:	6879      	ldr	r1, [r7, #4]
 8003e56:	4613      	mov	r3, r2
 8003e58:	011b      	lsls	r3, r3, #4
 8003e5a:	1a9b      	subs	r3, r3, r2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	440b      	add	r3, r1
 8003e60:	331b      	adds	r3, #27
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d119      	bne.n	8003e9c <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	331b      	adds	r3, #27
 8003e78:	2200      	movs	r2, #0
 8003e7a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e7c:	78fb      	ldrb	r3, [r7, #3]
 8003e7e:	015a      	lsls	r2, r3, #5
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	4413      	add	r3, r2
 8003e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	78fa      	ldrb	r2, [r7, #3]
 8003e8c:	0151      	lsls	r1, r2, #5
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	440a      	add	r2, r1
 8003e92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e9a:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	799b      	ldrb	r3, [r3, #6]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d01b      	beq.n	8003edc <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003ea4:	78fa      	ldrb	r2, [r7, #3]
 8003ea6:	6879      	ldr	r1, [r7, #4]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	011b      	lsls	r3, r3, #4
 8003eac:	1a9b      	subs	r3, r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	440b      	add	r3, r1
 8003eb2:	3330      	adds	r3, #48	@ 0x30
 8003eb4:	6819      	ldr	r1, [r3, #0]
 8003eb6:	78fb      	ldrb	r3, [r7, #3]
 8003eb8:	015a      	lsls	r2, r3, #5
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ec8:	78fa      	ldrb	r2, [r7, #3]
 8003eca:	1ac9      	subs	r1, r1, r3
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4403      	add	r3, r0
 8003ed8:	3338      	adds	r3, #56	@ 0x38
 8003eda:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003edc:	78fa      	ldrb	r2, [r7, #3]
 8003ede:	6879      	ldr	r1, [r7, #4]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	011b      	lsls	r3, r3, #4
 8003ee4:	1a9b      	subs	r3, r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	440b      	add	r3, r1
 8003eea:	334d      	adds	r3, #77	@ 0x4d
 8003eec:	2201      	movs	r2, #1
 8003eee:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003ef0:	78fa      	ldrb	r2, [r7, #3]
 8003ef2:	6879      	ldr	r1, [r7, #4]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	1a9b      	subs	r3, r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	3344      	adds	r3, #68	@ 0x44
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003f04:	78fb      	ldrb	r3, [r7, #3]
 8003f06:	015a      	lsls	r2, r3, #5
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f10:	461a      	mov	r2, r3
 8003f12:	2301      	movs	r3, #1
 8003f14:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f16:	78fa      	ldrb	r2, [r7, #3]
 8003f18:	6879      	ldr	r1, [r7, #4]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	1a9b      	subs	r3, r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	440b      	add	r3, r1
 8003f24:	3326      	adds	r3, #38	@ 0x26
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00a      	beq.n	8003f42 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	011b      	lsls	r3, r3, #4
 8003f34:	1a9b      	subs	r3, r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	3326      	adds	r3, #38	@ 0x26
 8003f3c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d110      	bne.n	8003f64 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	4611      	mov	r1, r2
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f004 fe10 	bl	8008b70 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003f50:	78fb      	ldrb	r3, [r7, #3]
 8003f52:	015a      	lsls	r2, r3, #5
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	4413      	add	r3, r2
 8003f58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2310      	movs	r3, #16
 8003f60:	6093      	str	r3, [r2, #8]
 8003f62:	e03d      	b.n	8003fe0 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	3326      	adds	r3, #38	@ 0x26
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b03      	cmp	r3, #3
 8003f78:	d00a      	beq.n	8003f90 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	3326      	adds	r3, #38	@ 0x26
 8003f8a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d127      	bne.n	8003fe0 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003f90:	78fb      	ldrb	r3, [r7, #3]
 8003f92:	015a      	lsls	r2, r3, #5
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	4413      	add	r3, r2
 8003f98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	78fa      	ldrb	r2, [r7, #3]
 8003fa0:	0151      	lsls	r1, r2, #5
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	440a      	add	r2, r1
 8003fa6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003faa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003fae:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003fb0:	78fa      	ldrb	r2, [r7, #3]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	334c      	adds	r3, #76	@ 0x4c
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003fc4:	78fa      	ldrb	r2, [r7, #3]
 8003fc6:	6879      	ldr	r1, [r7, #4]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	440b      	add	r3, r1
 8003fd2:	334c      	adds	r3, #76	@ 0x4c
 8003fd4:	781a      	ldrb	r2, [r3, #0]
 8003fd6:	78fb      	ldrb	r3, [r7, #3]
 8003fd8:	4619      	mov	r1, r3
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f006 f95a 	bl	800a294 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	799b      	ldrb	r3, [r3, #6]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d13b      	bne.n	8004060 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003fe8:	78fa      	ldrb	r2, [r7, #3]
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	1a9b      	subs	r3, r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	3338      	adds	r3, #56	@ 0x38
 8003ff8:	6819      	ldr	r1, [r3, #0]
 8003ffa:	78fa      	ldrb	r2, [r7, #3]
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	4613      	mov	r3, r2
 8004000:	011b      	lsls	r3, r3, #4
 8004002:	1a9b      	subs	r3, r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4403      	add	r3, r0
 8004008:	3328      	adds	r3, #40	@ 0x28
 800400a:	881b      	ldrh	r3, [r3, #0]
 800400c:	440b      	add	r3, r1
 800400e:	1e59      	subs	r1, r3, #1
 8004010:	78fa      	ldrb	r2, [r7, #3]
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	4613      	mov	r3, r2
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	4403      	add	r3, r0
 800401e:	3328      	adds	r3, #40	@ 0x28
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	fbb1 f3f3 	udiv	r3, r1, r3
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 8470 	beq.w	8004910 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004030:	78fa      	ldrb	r2, [r7, #3]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4613      	mov	r3, r2
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	333c      	adds	r3, #60	@ 0x3c
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	f083 0301 	eor.w	r3, r3, #1
 8004048:	b2d8      	uxtb	r0, r3
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	4613      	mov	r3, r2
 800404e:	011b      	lsls	r3, r3, #4
 8004050:	1a9b      	subs	r3, r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	333c      	adds	r3, #60	@ 0x3c
 8004058:	4602      	mov	r2, r0
 800405a:	701a      	strb	r2, [r3, #0]
 800405c:	f000 bc58 	b.w	8004910 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004060:	78fa      	ldrb	r2, [r7, #3]
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	4613      	mov	r3, r2
 8004066:	011b      	lsls	r3, r3, #4
 8004068:	1a9b      	subs	r3, r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	333c      	adds	r3, #60	@ 0x3c
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	78fa      	ldrb	r2, [r7, #3]
 8004074:	f083 0301 	eor.w	r3, r3, #1
 8004078:	b2d8      	uxtb	r0, r3
 800407a:	6879      	ldr	r1, [r7, #4]
 800407c:	4613      	mov	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	1a9b      	subs	r3, r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	333c      	adds	r3, #60	@ 0x3c
 8004088:	4602      	mov	r2, r0
 800408a:	701a      	strb	r2, [r3, #0]
 800408c:	f000 bc40 	b.w	8004910 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	4611      	mov	r1, r2
 8004098:	4618      	mov	r0, r3
 800409a:	f004 fcec 	bl	8008a76 <USB_ReadChInterrupts>
 800409e:	4603      	mov	r3, r0
 80040a0:	f003 0320 	and.w	r3, r3, #32
 80040a4:	2b20      	cmp	r3, #32
 80040a6:	d131      	bne.n	800410c <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	015a      	lsls	r2, r3, #5
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	4413      	add	r3, r2
 80040b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040b4:	461a      	mov	r2, r3
 80040b6:	2320      	movs	r3, #32
 80040b8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80040ba:	78fa      	ldrb	r2, [r7, #3]
 80040bc:	6879      	ldr	r1, [r7, #4]
 80040be:	4613      	mov	r3, r2
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	1a9b      	subs	r3, r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	440b      	add	r3, r1
 80040c8:	331a      	adds	r3, #26
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	f040 841f 	bne.w	8004910 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80040d2:	78fa      	ldrb	r2, [r7, #3]
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	4613      	mov	r3, r2
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	1a9b      	subs	r3, r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	440b      	add	r3, r1
 80040e0:	331b      	adds	r3, #27
 80040e2:	2201      	movs	r2, #1
 80040e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80040e6:	78fa      	ldrb	r2, [r7, #3]
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	1a9b      	subs	r3, r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	440b      	add	r3, r1
 80040f4:	334d      	adds	r3, #77	@ 0x4d
 80040f6:	2203      	movs	r2, #3
 80040f8:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	78fa      	ldrb	r2, [r7, #3]
 8004100:	4611      	mov	r1, r2
 8004102:	4618      	mov	r0, r3
 8004104:	f004 fd34 	bl	8008b70 <USB_HC_Halt>
 8004108:	f000 bc02 	b.w	8004910 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	78fa      	ldrb	r2, [r7, #3]
 8004112:	4611      	mov	r1, r2
 8004114:	4618      	mov	r0, r3
 8004116:	f004 fcae 	bl	8008a76 <USB_ReadChInterrupts>
 800411a:	4603      	mov	r3, r0
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b02      	cmp	r3, #2
 8004122:	f040 8305 	bne.w	8004730 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004126:	78fb      	ldrb	r3, [r7, #3]
 8004128:	015a      	lsls	r2, r3, #5
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	4413      	add	r3, r2
 800412e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004132:	461a      	mov	r2, r3
 8004134:	2302      	movs	r3, #2
 8004136:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	1a9b      	subs	r3, r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	334d      	adds	r3, #77	@ 0x4d
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d114      	bne.n	8004178 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800414e:	78fa      	ldrb	r2, [r7, #3]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	1a9b      	subs	r3, r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	440b      	add	r3, r1
 800415c:	334d      	adds	r3, #77	@ 0x4d
 800415e:	2202      	movs	r2, #2
 8004160:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004162:	78fa      	ldrb	r2, [r7, #3]
 8004164:	6879      	ldr	r1, [r7, #4]
 8004166:	4613      	mov	r3, r2
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	1a9b      	subs	r3, r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	440b      	add	r3, r1
 8004170:	334c      	adds	r3, #76	@ 0x4c
 8004172:	2201      	movs	r2, #1
 8004174:	701a      	strb	r2, [r3, #0]
 8004176:	e2cc      	b.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004178:	78fa      	ldrb	r2, [r7, #3]
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	4613      	mov	r3, r2
 800417e:	011b      	lsls	r3, r3, #4
 8004180:	1a9b      	subs	r3, r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	334d      	adds	r3, #77	@ 0x4d
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	2b06      	cmp	r3, #6
 800418c:	d114      	bne.n	80041b8 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800418e:	78fa      	ldrb	r2, [r7, #3]
 8004190:	6879      	ldr	r1, [r7, #4]
 8004192:	4613      	mov	r3, r2
 8004194:	011b      	lsls	r3, r3, #4
 8004196:	1a9b      	subs	r3, r3, r2
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	440b      	add	r3, r1
 800419c:	334d      	adds	r3, #77	@ 0x4d
 800419e:	2202      	movs	r2, #2
 80041a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80041a2:	78fa      	ldrb	r2, [r7, #3]
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	4613      	mov	r3, r2
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	1a9b      	subs	r3, r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	440b      	add	r3, r1
 80041b0:	334c      	adds	r3, #76	@ 0x4c
 80041b2:	2205      	movs	r2, #5
 80041b4:	701a      	strb	r2, [r3, #0]
 80041b6:	e2ac      	b.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80041b8:	78fa      	ldrb	r2, [r7, #3]
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4613      	mov	r3, r2
 80041be:	011b      	lsls	r3, r3, #4
 80041c0:	1a9b      	subs	r3, r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	440b      	add	r3, r1
 80041c6:	334d      	adds	r3, #77	@ 0x4d
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	2b07      	cmp	r3, #7
 80041cc:	d00b      	beq.n	80041e6 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80041ce:	78fa      	ldrb	r2, [r7, #3]
 80041d0:	6879      	ldr	r1, [r7, #4]
 80041d2:	4613      	mov	r3, r2
 80041d4:	011b      	lsls	r3, r3, #4
 80041d6:	1a9b      	subs	r3, r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	440b      	add	r3, r1
 80041dc:	334d      	adds	r3, #77	@ 0x4d
 80041de:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80041e0:	2b09      	cmp	r3, #9
 80041e2:	f040 80a6 	bne.w	8004332 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041e6:	78fa      	ldrb	r2, [r7, #3]
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	4613      	mov	r3, r2
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	1a9b      	subs	r3, r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	440b      	add	r3, r1
 80041f4:	334d      	adds	r3, #77	@ 0x4d
 80041f6:	2202      	movs	r2, #2
 80041f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80041fa:	78fa      	ldrb	r2, [r7, #3]
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	1a9b      	subs	r3, r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	3344      	adds	r3, #68	@ 0x44
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	1c59      	adds	r1, r3, #1
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	1a9b      	subs	r3, r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	4403      	add	r3, r0
 800421a:	3344      	adds	r3, #68	@ 0x44
 800421c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	440b      	add	r3, r1
 800422c:	3344      	adds	r3, #68	@ 0x44
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b02      	cmp	r3, #2
 8004232:	d943      	bls.n	80042bc <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004234:	78fa      	ldrb	r2, [r7, #3]
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	4613      	mov	r3, r2
 800423a:	011b      	lsls	r3, r3, #4
 800423c:	1a9b      	subs	r3, r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	3344      	adds	r3, #68	@ 0x44
 8004244:	2200      	movs	r2, #0
 8004246:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004248:	78fa      	ldrb	r2, [r7, #3]
 800424a:	6879      	ldr	r1, [r7, #4]
 800424c:	4613      	mov	r3, r2
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	1a9b      	subs	r3, r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	440b      	add	r3, r1
 8004256:	331a      	adds	r3, #26
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d123      	bne.n	80042a6 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800425e:	78fa      	ldrb	r2, [r7, #3]
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	4613      	mov	r3, r2
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	1a9b      	subs	r3, r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	331b      	adds	r3, #27
 800426e:	2200      	movs	r2, #0
 8004270:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004272:	78fa      	ldrb	r2, [r7, #3]
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	4613      	mov	r3, r2
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	1a9b      	subs	r3, r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	440b      	add	r3, r1
 8004280:	331c      	adds	r3, #28
 8004282:	2200      	movs	r2, #0
 8004284:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004286:	78fb      	ldrb	r3, [r7, #3]
 8004288:	015a      	lsls	r2, r3, #5
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	4413      	add	r3, r2
 800428e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	78fa      	ldrb	r2, [r7, #3]
 8004296:	0151      	lsls	r1, r2, #5
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	440a      	add	r2, r1
 800429c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042a4:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	334c      	adds	r3, #76	@ 0x4c
 80042b6:	2204      	movs	r2, #4
 80042b8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80042ba:	e229      	b.n	8004710 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042bc:	78fa      	ldrb	r2, [r7, #3]
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	4613      	mov	r3, r2
 80042c2:	011b      	lsls	r3, r3, #4
 80042c4:	1a9b      	subs	r3, r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	334c      	adds	r3, #76	@ 0x4c
 80042cc:	2202      	movs	r2, #2
 80042ce:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80042d0:	78fa      	ldrb	r2, [r7, #3]
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	4613      	mov	r3, r2
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	1a9b      	subs	r3, r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	440b      	add	r3, r1
 80042de:	3326      	adds	r3, #38	@ 0x26
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00b      	beq.n	80042fe <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80042e6:	78fa      	ldrb	r2, [r7, #3]
 80042e8:	6879      	ldr	r1, [r7, #4]
 80042ea:	4613      	mov	r3, r2
 80042ec:	011b      	lsls	r3, r3, #4
 80042ee:	1a9b      	subs	r3, r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	440b      	add	r3, r1
 80042f4:	3326      	adds	r3, #38	@ 0x26
 80042f6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	f040 8209 	bne.w	8004710 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80042fe:	78fb      	ldrb	r3, [r7, #3]
 8004300:	015a      	lsls	r2, r3, #5
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	4413      	add	r3, r2
 8004306:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004314:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800431c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800431e:	78fb      	ldrb	r3, [r7, #3]
 8004320:	015a      	lsls	r2, r3, #5
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	4413      	add	r3, r2
 8004326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800432a:	461a      	mov	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004330:	e1ee      	b.n	8004710 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004332:	78fa      	ldrb	r2, [r7, #3]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	1a9b      	subs	r3, r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	440b      	add	r3, r1
 8004340:	334d      	adds	r3, #77	@ 0x4d
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	2b05      	cmp	r3, #5
 8004346:	f040 80c8 	bne.w	80044da <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800434a:	78fa      	ldrb	r2, [r7, #3]
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	440b      	add	r3, r1
 8004358:	334d      	adds	r3, #77	@ 0x4d
 800435a:	2202      	movs	r2, #2
 800435c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800435e:	78fa      	ldrb	r2, [r7, #3]
 8004360:	6879      	ldr	r1, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	331b      	adds	r3, #27
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	2b01      	cmp	r3, #1
 8004372:	f040 81ce 	bne.w	8004712 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004376:	78fa      	ldrb	r2, [r7, #3]
 8004378:	6879      	ldr	r1, [r7, #4]
 800437a:	4613      	mov	r3, r2
 800437c:	011b      	lsls	r3, r3, #4
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	440b      	add	r3, r1
 8004384:	3326      	adds	r3, #38	@ 0x26
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	2b03      	cmp	r3, #3
 800438a:	d16b      	bne.n	8004464 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800438c:	78fa      	ldrb	r2, [r7, #3]
 800438e:	6879      	ldr	r1, [r7, #4]
 8004390:	4613      	mov	r3, r2
 8004392:	011b      	lsls	r3, r3, #4
 8004394:	1a9b      	subs	r3, r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	440b      	add	r3, r1
 800439a:	3348      	adds	r3, #72	@ 0x48
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	1c59      	adds	r1, r3, #1
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	4613      	mov	r3, r2
 80043a4:	011b      	lsls	r3, r3, #4
 80043a6:	1a9b      	subs	r3, r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	4403      	add	r3, r0
 80043ac:	3348      	adds	r3, #72	@ 0x48
 80043ae:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80043b0:	78fa      	ldrb	r2, [r7, #3]
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	3348      	adds	r3, #72	@ 0x48
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d943      	bls.n	800444e <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80043c6:	78fa      	ldrb	r2, [r7, #3]
 80043c8:	6879      	ldr	r1, [r7, #4]
 80043ca:	4613      	mov	r3, r2
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	1a9b      	subs	r3, r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	440b      	add	r3, r1
 80043d4:	3348      	adds	r3, #72	@ 0x48
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80043da:	78fa      	ldrb	r2, [r7, #3]
 80043dc:	6879      	ldr	r1, [r7, #4]
 80043de:	4613      	mov	r3, r2
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	1a9b      	subs	r3, r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	440b      	add	r3, r1
 80043e8:	331b      	adds	r3, #27
 80043ea:	2200      	movs	r2, #0
 80043ec:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	440b      	add	r3, r1
 80043fc:	3344      	adds	r3, #68	@ 0x44
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b02      	cmp	r3, #2
 8004402:	d809      	bhi.n	8004418 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004404:	78fa      	ldrb	r2, [r7, #3]
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	4613      	mov	r3, r2
 800440a:	011b      	lsls	r3, r3, #4
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	331c      	adds	r3, #28
 8004414:	2201      	movs	r2, #1
 8004416:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004418:	78fb      	ldrb	r3, [r7, #3]
 800441a:	015a      	lsls	r2, r3, #5
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	4413      	add	r3, r2
 8004420:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	78fa      	ldrb	r2, [r7, #3]
 8004428:	0151      	lsls	r1, r2, #5
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	440a      	add	r2, r1
 800442e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004432:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004436:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004438:	78fa      	ldrb	r2, [r7, #3]
 800443a:	6879      	ldr	r1, [r7, #4]
 800443c:	4613      	mov	r3, r2
 800443e:	011b      	lsls	r3, r3, #4
 8004440:	1a9b      	subs	r3, r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	334c      	adds	r3, #76	@ 0x4c
 8004448:	2204      	movs	r2, #4
 800444a:	701a      	strb	r2, [r3, #0]
 800444c:	e014      	b.n	8004478 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800444e:	78fa      	ldrb	r2, [r7, #3]
 8004450:	6879      	ldr	r1, [r7, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	011b      	lsls	r3, r3, #4
 8004456:	1a9b      	subs	r3, r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	334c      	adds	r3, #76	@ 0x4c
 800445e:	2202      	movs	r2, #2
 8004460:	701a      	strb	r2, [r3, #0]
 8004462:	e009      	b.n	8004478 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004464:	78fa      	ldrb	r2, [r7, #3]
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	4613      	mov	r3, r2
 800446a:	011b      	lsls	r3, r3, #4
 800446c:	1a9b      	subs	r3, r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	334c      	adds	r3, #76	@ 0x4c
 8004474:	2202      	movs	r2, #2
 8004476:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004478:	78fa      	ldrb	r2, [r7, #3]
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	4613      	mov	r3, r2
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	1a9b      	subs	r3, r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	3326      	adds	r3, #38	@ 0x26
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00b      	beq.n	80044a6 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800448e:	78fa      	ldrb	r2, [r7, #3]
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	4613      	mov	r3, r2
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	1a9b      	subs	r3, r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	3326      	adds	r3, #38	@ 0x26
 800449e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	f040 8136 	bne.w	8004712 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80044a6:	78fb      	ldrb	r3, [r7, #3]
 80044a8:	015a      	lsls	r2, r3, #5
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	4413      	add	r3, r2
 80044ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80044bc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80044c4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80044c6:	78fb      	ldrb	r3, [r7, #3]
 80044c8:	015a      	lsls	r2, r3, #5
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	4413      	add	r3, r2
 80044ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044d2:	461a      	mov	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6013      	str	r3, [r2, #0]
 80044d8:	e11b      	b.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80044da:	78fa      	ldrb	r2, [r7, #3]
 80044dc:	6879      	ldr	r1, [r7, #4]
 80044de:	4613      	mov	r3, r2
 80044e0:	011b      	lsls	r3, r3, #4
 80044e2:	1a9b      	subs	r3, r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	440b      	add	r3, r1
 80044e8:	334d      	adds	r3, #77	@ 0x4d
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	2b03      	cmp	r3, #3
 80044ee:	f040 8081 	bne.w	80045f4 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044f2:	78fa      	ldrb	r2, [r7, #3]
 80044f4:	6879      	ldr	r1, [r7, #4]
 80044f6:	4613      	mov	r3, r2
 80044f8:	011b      	lsls	r3, r3, #4
 80044fa:	1a9b      	subs	r3, r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	440b      	add	r3, r1
 8004500:	334d      	adds	r3, #77	@ 0x4d
 8004502:	2202      	movs	r2, #2
 8004504:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004506:	78fa      	ldrb	r2, [r7, #3]
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	4613      	mov	r3, r2
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	1a9b      	subs	r3, r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	331b      	adds	r3, #27
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	2b01      	cmp	r3, #1
 800451a:	f040 80fa 	bne.w	8004712 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800451e:	78fa      	ldrb	r2, [r7, #3]
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	011b      	lsls	r3, r3, #4
 8004526:	1a9b      	subs	r3, r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	334c      	adds	r3, #76	@ 0x4c
 800452e:	2202      	movs	r2, #2
 8004530:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004532:	78fb      	ldrb	r3, [r7, #3]
 8004534:	015a      	lsls	r2, r3, #5
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	4413      	add	r3, r2
 800453a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	78fa      	ldrb	r2, [r7, #3]
 8004542:	0151      	lsls	r1, r2, #5
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	440a      	add	r2, r1
 8004548:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800454c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004550:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004552:	78fb      	ldrb	r3, [r7, #3]
 8004554:	015a      	lsls	r2, r3, #5
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	4413      	add	r3, r2
 800455a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	78fa      	ldrb	r2, [r7, #3]
 8004562:	0151      	lsls	r1, r2, #5
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	440a      	add	r2, r1
 8004568:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800456c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004570:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004572:	78fb      	ldrb	r3, [r7, #3]
 8004574:	015a      	lsls	r2, r3, #5
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	4413      	add	r3, r2
 800457a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	78fa      	ldrb	r2, [r7, #3]
 8004582:	0151      	lsls	r1, r2, #5
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	440a      	add	r2, r1
 8004588:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800458c:	f023 0320 	bic.w	r3, r3, #32
 8004590:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004592:	78fa      	ldrb	r2, [r7, #3]
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	1a9b      	subs	r3, r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	440b      	add	r3, r1
 80045a0:	3326      	adds	r3, #38	@ 0x26
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00b      	beq.n	80045c0 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80045a8:	78fa      	ldrb	r2, [r7, #3]
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	011b      	lsls	r3, r3, #4
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	3326      	adds	r3, #38	@ 0x26
 80045b8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	f040 80a9 	bne.w	8004712 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	015a      	lsls	r2, r3, #5
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4413      	add	r3, r2
 80045c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045d6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045de:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	015a      	lsls	r2, r3, #5
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ec:	461a      	mov	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6013      	str	r3, [r2, #0]
 80045f2:	e08e      	b.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80045f4:	78fa      	ldrb	r2, [r7, #3]
 80045f6:	6879      	ldr	r1, [r7, #4]
 80045f8:	4613      	mov	r3, r2
 80045fa:	011b      	lsls	r3, r3, #4
 80045fc:	1a9b      	subs	r3, r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	440b      	add	r3, r1
 8004602:	334d      	adds	r3, #77	@ 0x4d
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	2b04      	cmp	r3, #4
 8004608:	d143      	bne.n	8004692 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800460a:	78fa      	ldrb	r2, [r7, #3]
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	4613      	mov	r3, r2
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	334d      	adds	r3, #77	@ 0x4d
 800461a:	2202      	movs	r2, #2
 800461c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800461e:	78fa      	ldrb	r2, [r7, #3]
 8004620:	6879      	ldr	r1, [r7, #4]
 8004622:	4613      	mov	r3, r2
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	1a9b      	subs	r3, r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	440b      	add	r3, r1
 800462c:	334c      	adds	r3, #76	@ 0x4c
 800462e:	2202      	movs	r2, #2
 8004630:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004632:	78fa      	ldrb	r2, [r7, #3]
 8004634:	6879      	ldr	r1, [r7, #4]
 8004636:	4613      	mov	r3, r2
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	1a9b      	subs	r3, r3, r2
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	440b      	add	r3, r1
 8004640:	3326      	adds	r3, #38	@ 0x26
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00a      	beq.n	800465e <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004648:	78fa      	ldrb	r2, [r7, #3]
 800464a:	6879      	ldr	r1, [r7, #4]
 800464c:	4613      	mov	r3, r2
 800464e:	011b      	lsls	r3, r3, #4
 8004650:	1a9b      	subs	r3, r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	440b      	add	r3, r1
 8004656:	3326      	adds	r3, #38	@ 0x26
 8004658:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800465a:	2b02      	cmp	r3, #2
 800465c:	d159      	bne.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800465e:	78fb      	ldrb	r3, [r7, #3]
 8004660:	015a      	lsls	r2, r3, #5
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	4413      	add	r3, r2
 8004666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004674:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800467c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800467e:	78fb      	ldrb	r3, [r7, #3]
 8004680:	015a      	lsls	r2, r3, #5
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	4413      	add	r3, r2
 8004686:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800468a:	461a      	mov	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6013      	str	r3, [r2, #0]
 8004690:	e03f      	b.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004692:	78fa      	ldrb	r2, [r7, #3]
 8004694:	6879      	ldr	r1, [r7, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	011b      	lsls	r3, r3, #4
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	440b      	add	r3, r1
 80046a0:	334d      	adds	r3, #77	@ 0x4d
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d126      	bne.n	80046f6 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80046a8:	78fa      	ldrb	r2, [r7, #3]
 80046aa:	6879      	ldr	r1, [r7, #4]
 80046ac:	4613      	mov	r3, r2
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	1a9b      	subs	r3, r3, r2
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	440b      	add	r3, r1
 80046b6:	334d      	adds	r3, #77	@ 0x4d
 80046b8:	2202      	movs	r2, #2
 80046ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80046bc:	78fa      	ldrb	r2, [r7, #3]
 80046be:	6879      	ldr	r1, [r7, #4]
 80046c0:	4613      	mov	r3, r2
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	1a9b      	subs	r3, r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	440b      	add	r3, r1
 80046ca:	3344      	adds	r3, #68	@ 0x44
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	1c59      	adds	r1, r3, #1
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	011b      	lsls	r3, r3, #4
 80046d6:	1a9b      	subs	r3, r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4403      	add	r3, r0
 80046dc:	3344      	adds	r3, #68	@ 0x44
 80046de:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80046e0:	78fa      	ldrb	r2, [r7, #3]
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	4613      	mov	r3, r2
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	1a9b      	subs	r3, r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	440b      	add	r3, r1
 80046ee:	334c      	adds	r3, #76	@ 0x4c
 80046f0:	2204      	movs	r2, #4
 80046f2:	701a      	strb	r2, [r3, #0]
 80046f4:	e00d      	b.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80046f6:	78fa      	ldrb	r2, [r7, #3]
 80046f8:	6879      	ldr	r1, [r7, #4]
 80046fa:	4613      	mov	r3, r2
 80046fc:	011b      	lsls	r3, r3, #4
 80046fe:	1a9b      	subs	r3, r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	440b      	add	r3, r1
 8004704:	334d      	adds	r3, #77	@ 0x4d
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b02      	cmp	r3, #2
 800470a:	f000 8100 	beq.w	800490e <HCD_HC_IN_IRQHandler+0xcca>
 800470e:	e000      	b.n	8004712 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004710:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004712:	78fa      	ldrb	r2, [r7, #3]
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	4613      	mov	r3, r2
 8004718:	011b      	lsls	r3, r3, #4
 800471a:	1a9b      	subs	r3, r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	440b      	add	r3, r1
 8004720:	334c      	adds	r3, #76	@ 0x4c
 8004722:	781a      	ldrb	r2, [r3, #0]
 8004724:	78fb      	ldrb	r3, [r7, #3]
 8004726:	4619      	mov	r1, r3
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f005 fdb3 	bl	800a294 <HAL_HCD_HC_NotifyURBChange_Callback>
 800472e:	e0ef      	b.n	8004910 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	78fa      	ldrb	r2, [r7, #3]
 8004736:	4611      	mov	r1, r2
 8004738:	4618      	mov	r0, r3
 800473a:	f004 f99c 	bl	8008a76 <USB_ReadChInterrupts>
 800473e:	4603      	mov	r3, r0
 8004740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004744:	2b40      	cmp	r3, #64	@ 0x40
 8004746:	d12f      	bne.n	80047a8 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004748:	78fb      	ldrb	r3, [r7, #3]
 800474a:	015a      	lsls	r2, r3, #5
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	4413      	add	r3, r2
 8004750:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004754:	461a      	mov	r2, r3
 8004756:	2340      	movs	r3, #64	@ 0x40
 8004758:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800475a:	78fa      	ldrb	r2, [r7, #3]
 800475c:	6879      	ldr	r1, [r7, #4]
 800475e:	4613      	mov	r3, r2
 8004760:	011b      	lsls	r3, r3, #4
 8004762:	1a9b      	subs	r3, r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	440b      	add	r3, r1
 8004768:	334d      	adds	r3, #77	@ 0x4d
 800476a:	2205      	movs	r2, #5
 800476c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800476e:	78fa      	ldrb	r2, [r7, #3]
 8004770:	6879      	ldr	r1, [r7, #4]
 8004772:	4613      	mov	r3, r2
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	440b      	add	r3, r1
 800477c:	331a      	adds	r3, #26
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d109      	bne.n	8004798 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004784:	78fa      	ldrb	r2, [r7, #3]
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	4613      	mov	r3, r2
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	1a9b      	subs	r3, r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	3344      	adds	r3, #68	@ 0x44
 8004794:	2200      	movs	r2, #0
 8004796:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	78fa      	ldrb	r2, [r7, #3]
 800479e:	4611      	mov	r1, r2
 80047a0:	4618      	mov	r0, r3
 80047a2:	f004 f9e5 	bl	8008b70 <USB_HC_Halt>
 80047a6:	e0b3      	b.n	8004910 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	4611      	mov	r1, r2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f004 f960 	bl	8008a76 <USB_ReadChInterrupts>
 80047b6:	4603      	mov	r3, r0
 80047b8:	f003 0310 	and.w	r3, r3, #16
 80047bc:	2b10      	cmp	r3, #16
 80047be:	f040 80a7 	bne.w	8004910 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80047c2:	78fa      	ldrb	r2, [r7, #3]
 80047c4:	6879      	ldr	r1, [r7, #4]
 80047c6:	4613      	mov	r3, r2
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	1a9b      	subs	r3, r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	440b      	add	r3, r1
 80047d0:	3326      	adds	r3, #38	@ 0x26
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b03      	cmp	r3, #3
 80047d6:	d11b      	bne.n	8004810 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80047d8:	78fa      	ldrb	r2, [r7, #3]
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	011b      	lsls	r3, r3, #4
 80047e0:	1a9b      	subs	r3, r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	3344      	adds	r3, #68	@ 0x44
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80047ec:	78fa      	ldrb	r2, [r7, #3]
 80047ee:	6879      	ldr	r1, [r7, #4]
 80047f0:	4613      	mov	r3, r2
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	1a9b      	subs	r3, r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	440b      	add	r3, r1
 80047fa:	334d      	adds	r3, #77	@ 0x4d
 80047fc:	2204      	movs	r2, #4
 80047fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	78fa      	ldrb	r2, [r7, #3]
 8004806:	4611      	mov	r1, r2
 8004808:	4618      	mov	r0, r3
 800480a:	f004 f9b1 	bl	8008b70 <USB_HC_Halt>
 800480e:	e03f      	b.n	8004890 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004810:	78fa      	ldrb	r2, [r7, #3]
 8004812:	6879      	ldr	r1, [r7, #4]
 8004814:	4613      	mov	r3, r2
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	3326      	adds	r3, #38	@ 0x26
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00a      	beq.n	800483c <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	3326      	adds	r3, #38	@ 0x26
 8004836:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004838:	2b02      	cmp	r3, #2
 800483a:	d129      	bne.n	8004890 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800483c:	78fa      	ldrb	r2, [r7, #3]
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	4613      	mov	r3, r2
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	1a9b      	subs	r3, r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	3344      	adds	r3, #68	@ 0x44
 800484c:	2200      	movs	r2, #0
 800484e:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	799b      	ldrb	r3, [r3, #6]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00a      	beq.n	800486e <HCD_HC_IN_IRQHandler+0xc2a>
 8004858:	78fa      	ldrb	r2, [r7, #3]
 800485a:	6879      	ldr	r1, [r7, #4]
 800485c:	4613      	mov	r3, r2
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	1a9b      	subs	r3, r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	331b      	adds	r3, #27
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d110      	bne.n	8004890 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800486e:	78fa      	ldrb	r2, [r7, #3]
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	4613      	mov	r3, r2
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	1a9b      	subs	r3, r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	440b      	add	r3, r1
 800487c:	334d      	adds	r3, #77	@ 0x4d
 800487e:	2204      	movs	r2, #4
 8004880:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	78fa      	ldrb	r2, [r7, #3]
 8004888:	4611      	mov	r1, r2
 800488a:	4618      	mov	r0, r3
 800488c:	f004 f970 	bl	8008b70 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004890:	78fa      	ldrb	r2, [r7, #3]
 8004892:	6879      	ldr	r1, [r7, #4]
 8004894:	4613      	mov	r3, r2
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	1a9b      	subs	r3, r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	331b      	adds	r3, #27
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d129      	bne.n	80048fa <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80048a6:	78fa      	ldrb	r2, [r7, #3]
 80048a8:	6879      	ldr	r1, [r7, #4]
 80048aa:	4613      	mov	r3, r2
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	1a9b      	subs	r3, r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	440b      	add	r3, r1
 80048b4:	331b      	adds	r3, #27
 80048b6:	2200      	movs	r2, #0
 80048b8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80048ba:	78fb      	ldrb	r3, [r7, #3]
 80048bc:	015a      	lsls	r2, r3, #5
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	4413      	add	r3, r2
 80048c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	78fa      	ldrb	r2, [r7, #3]
 80048ca:	0151      	lsls	r1, r2, #5
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	440a      	add	r2, r1
 80048d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048d8:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80048da:	78fb      	ldrb	r3, [r7, #3]
 80048dc:	015a      	lsls	r2, r3, #5
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	4413      	add	r3, r2
 80048e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	78fa      	ldrb	r2, [r7, #3]
 80048ea:	0151      	lsls	r1, r2, #5
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	440a      	add	r2, r1
 80048f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048f4:	f043 0320 	orr.w	r3, r3, #32
 80048f8:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80048fa:	78fb      	ldrb	r3, [r7, #3]
 80048fc:	015a      	lsls	r2, r3, #5
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	4413      	add	r3, r2
 8004902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004906:	461a      	mov	r2, r3
 8004908:	2310      	movs	r3, #16
 800490a:	6093      	str	r3, [r2, #8]
 800490c:	e000      	b.n	8004910 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800490e:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004910:	3718      	adds	r7, #24
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	4611      	mov	r1, r2
 8004934:	4618      	mov	r0, r3
 8004936:	f004 f89e 	bl	8008a76 <USB_ReadChInterrupts>
 800493a:	4603      	mov	r3, r0
 800493c:	f003 0304 	and.w	r3, r3, #4
 8004940:	2b04      	cmp	r3, #4
 8004942:	d11b      	bne.n	800497c <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004944:	78fb      	ldrb	r3, [r7, #3]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4413      	add	r3, r2
 800494c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004950:	461a      	mov	r2, r3
 8004952:	2304      	movs	r3, #4
 8004954:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004956:	78fa      	ldrb	r2, [r7, #3]
 8004958:	6879      	ldr	r1, [r7, #4]
 800495a:	4613      	mov	r3, r2
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	1a9b      	subs	r3, r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	440b      	add	r3, r1
 8004964:	334d      	adds	r3, #77	@ 0x4d
 8004966:	2207      	movs	r2, #7
 8004968:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	78fa      	ldrb	r2, [r7, #3]
 8004970:	4611      	mov	r1, r2
 8004972:	4618      	mov	r0, r3
 8004974:	f004 f8fc 	bl	8008b70 <USB_HC_Halt>
 8004978:	f000 bc89 	b.w	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	78fa      	ldrb	r2, [r7, #3]
 8004982:	4611      	mov	r1, r2
 8004984:	4618      	mov	r0, r3
 8004986:	f004 f876 	bl	8008a76 <USB_ReadChInterrupts>
 800498a:	4603      	mov	r3, r0
 800498c:	f003 0320 	and.w	r3, r3, #32
 8004990:	2b20      	cmp	r3, #32
 8004992:	f040 8082 	bne.w	8004a9a <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004996:	78fb      	ldrb	r3, [r7, #3]
 8004998:	015a      	lsls	r2, r3, #5
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	4413      	add	r3, r2
 800499e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049a2:	461a      	mov	r2, r3
 80049a4:	2320      	movs	r3, #32
 80049a6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80049a8:	78fa      	ldrb	r2, [r7, #3]
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	4613      	mov	r3, r2
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	1a9b      	subs	r3, r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	440b      	add	r3, r1
 80049b6:	3319      	adds	r3, #25
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d124      	bne.n	8004a08 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80049be:	78fa      	ldrb	r2, [r7, #3]
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	3319      	adds	r3, #25
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049d2:	78fa      	ldrb	r2, [r7, #3]
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	4613      	mov	r3, r2
 80049d8:	011b      	lsls	r3, r3, #4
 80049da:	1a9b      	subs	r3, r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	334c      	adds	r3, #76	@ 0x4c
 80049e2:	2202      	movs	r2, #2
 80049e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80049e6:	78fa      	ldrb	r2, [r7, #3]
 80049e8:	6879      	ldr	r1, [r7, #4]
 80049ea:	4613      	mov	r3, r2
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	1a9b      	subs	r3, r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	440b      	add	r3, r1
 80049f4:	334d      	adds	r3, #77	@ 0x4d
 80049f6:	2203      	movs	r2, #3
 80049f8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	78fa      	ldrb	r2, [r7, #3]
 8004a00:	4611      	mov	r1, r2
 8004a02:	4618      	mov	r0, r3
 8004a04:	f004 f8b4 	bl	8008b70 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004a08:	78fa      	ldrb	r2, [r7, #3]
 8004a0a:	6879      	ldr	r1, [r7, #4]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	440b      	add	r3, r1
 8004a16:	331a      	adds	r3, #26
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	f040 8437 	bne.w	800528e <HCD_HC_OUT_IRQHandler+0x978>
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	6879      	ldr	r1, [r7, #4]
 8004a24:	4613      	mov	r3, r2
 8004a26:	011b      	lsls	r3, r3, #4
 8004a28:	1a9b      	subs	r3, r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	440b      	add	r3, r1
 8004a2e:	331b      	adds	r3, #27
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f040 842b 	bne.w	800528e <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004a38:	78fa      	ldrb	r2, [r7, #3]
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	1a9b      	subs	r3, r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	440b      	add	r3, r1
 8004a46:	3326      	adds	r3, #38	@ 0x26
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d009      	beq.n	8004a62 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004a4e:	78fa      	ldrb	r2, [r7, #3]
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	011b      	lsls	r3, r3, #4
 8004a56:	1a9b      	subs	r3, r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	331b      	adds	r3, #27
 8004a5e:	2201      	movs	r2, #1
 8004a60:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004a62:	78fa      	ldrb	r2, [r7, #3]
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	4613      	mov	r3, r2
 8004a68:	011b      	lsls	r3, r3, #4
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	440b      	add	r3, r1
 8004a70:	334d      	adds	r3, #77	@ 0x4d
 8004a72:	2203      	movs	r2, #3
 8004a74:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	78fa      	ldrb	r2, [r7, #3]
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f004 f876 	bl	8008b70 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004a84:	78fa      	ldrb	r2, [r7, #3]
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	4613      	mov	r3, r2
 8004a8a:	011b      	lsls	r3, r3, #4
 8004a8c:	1a9b      	subs	r3, r3, r2
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	440b      	add	r3, r1
 8004a92:	3344      	adds	r3, #68	@ 0x44
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	e3f9      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	78fa      	ldrb	r2, [r7, #3]
 8004aa0:	4611      	mov	r1, r2
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f003 ffe7 	bl	8008a76 <USB_ReadChInterrupts>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab2:	d111      	bne.n	8004ad8 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004ab4:	78fb      	ldrb	r3, [r7, #3]
 8004ab6:	015a      	lsls	r2, r3, #5
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4413      	add	r3, r2
 8004abc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ac6:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	78fa      	ldrb	r2, [r7, #3]
 8004ace:	4611      	mov	r1, r2
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f004 f84d 	bl	8008b70 <USB_HC_Halt>
 8004ad6:	e3da      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	78fa      	ldrb	r2, [r7, #3]
 8004ade:	4611      	mov	r1, r2
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f003 ffc8 	bl	8008a76 <USB_ReadChInterrupts>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d168      	bne.n	8004bc2 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004af0:	78fa      	ldrb	r2, [r7, #3]
 8004af2:	6879      	ldr	r1, [r7, #4]
 8004af4:	4613      	mov	r3, r2
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	1a9b      	subs	r3, r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	3344      	adds	r3, #68	@ 0x44
 8004b00:	2200      	movs	r2, #0
 8004b02:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	78fa      	ldrb	r2, [r7, #3]
 8004b0a:	4611      	mov	r1, r2
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f003 ffb2 	bl	8008a76 <USB_ReadChInterrupts>
 8004b12:	4603      	mov	r3, r0
 8004b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b18:	2b40      	cmp	r3, #64	@ 0x40
 8004b1a:	d112      	bne.n	8004b42 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	3319      	adds	r3, #25
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004b30:	78fb      	ldrb	r3, [r7, #3]
 8004b32:	015a      	lsls	r2, r3, #5
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	4413      	add	r3, r2
 8004b38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	2340      	movs	r3, #64	@ 0x40
 8004b40:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004b42:	78fa      	ldrb	r2, [r7, #3]
 8004b44:	6879      	ldr	r1, [r7, #4]
 8004b46:	4613      	mov	r3, r2
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	1a9b      	subs	r3, r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	440b      	add	r3, r1
 8004b50:	331b      	adds	r3, #27
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d019      	beq.n	8004b8c <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004b58:	78fa      	ldrb	r2, [r7, #3]
 8004b5a:	6879      	ldr	r1, [r7, #4]
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	011b      	lsls	r3, r3, #4
 8004b60:	1a9b      	subs	r3, r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	440b      	add	r3, r1
 8004b66:	331b      	adds	r3, #27
 8004b68:	2200      	movs	r2, #0
 8004b6a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004b6c:	78fb      	ldrb	r3, [r7, #3]
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	78fa      	ldrb	r2, [r7, #3]
 8004b7c:	0151      	lsls	r1, r2, #5
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	440a      	add	r2, r1
 8004b82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b8a:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004b8c:	78fb      	ldrb	r3, [r7, #3]
 8004b8e:	015a      	lsls	r2, r3, #5
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b98:	461a      	mov	r2, r3
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004b9e:	78fa      	ldrb	r2, [r7, #3]
 8004ba0:	6879      	ldr	r1, [r7, #4]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	1a9b      	subs	r3, r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	440b      	add	r3, r1
 8004bac:	334d      	adds	r3, #77	@ 0x4d
 8004bae:	2201      	movs	r2, #1
 8004bb0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	78fa      	ldrb	r2, [r7, #3]
 8004bb8:	4611      	mov	r1, r2
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f003 ffd8 	bl	8008b70 <USB_HC_Halt>
 8004bc0:	e365      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	78fa      	ldrb	r2, [r7, #3]
 8004bc8:	4611      	mov	r1, r2
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f003 ff53 	bl	8008a76 <USB_ReadChInterrupts>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd6:	2b40      	cmp	r3, #64	@ 0x40
 8004bd8:	d139      	bne.n	8004c4e <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004bda:	78fa      	ldrb	r2, [r7, #3]
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	4613      	mov	r3, r2
 8004be0:	011b      	lsls	r3, r3, #4
 8004be2:	1a9b      	subs	r3, r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	440b      	add	r3, r1
 8004be8:	334d      	adds	r3, #77	@ 0x4d
 8004bea:	2205      	movs	r2, #5
 8004bec:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004bee:	78fa      	ldrb	r2, [r7, #3]
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	1a9b      	subs	r3, r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	440b      	add	r3, r1
 8004bfc:	331a      	adds	r3, #26
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d109      	bne.n	8004c18 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004c04:	78fa      	ldrb	r2, [r7, #3]
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	3319      	adds	r3, #25
 8004c14:	2201      	movs	r2, #1
 8004c16:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004c18:	78fa      	ldrb	r2, [r7, #3]
 8004c1a:	6879      	ldr	r1, [r7, #4]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	011b      	lsls	r3, r3, #4
 8004c20:	1a9b      	subs	r3, r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	440b      	add	r3, r1
 8004c26:	3344      	adds	r3, #68	@ 0x44
 8004c28:	2200      	movs	r2, #0
 8004c2a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	78fa      	ldrb	r2, [r7, #3]
 8004c32:	4611      	mov	r1, r2
 8004c34:	4618      	mov	r0, r3
 8004c36:	f003 ff9b 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004c3a:	78fb      	ldrb	r3, [r7, #3]
 8004c3c:	015a      	lsls	r2, r3, #5
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	4413      	add	r3, r2
 8004c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c46:	461a      	mov	r2, r3
 8004c48:	2340      	movs	r3, #64	@ 0x40
 8004c4a:	6093      	str	r3, [r2, #8]
 8004c4c:	e31f      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	78fa      	ldrb	r2, [r7, #3]
 8004c54:	4611      	mov	r1, r2
 8004c56:	4618      	mov	r0, r3
 8004c58:	f003 ff0d 	bl	8008a76 <USB_ReadChInterrupts>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	f003 0308 	and.w	r3, r3, #8
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d11a      	bne.n	8004c9c <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004c66:	78fb      	ldrb	r3, [r7, #3]
 8004c68:	015a      	lsls	r2, r3, #5
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c72:	461a      	mov	r2, r3
 8004c74:	2308      	movs	r3, #8
 8004c76:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004c78:	78fa      	ldrb	r2, [r7, #3]
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	1a9b      	subs	r3, r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	334d      	adds	r3, #77	@ 0x4d
 8004c88:	2206      	movs	r2, #6
 8004c8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	4611      	mov	r1, r2
 8004c94:	4618      	mov	r0, r3
 8004c96:	f003 ff6b 	bl	8008b70 <USB_HC_Halt>
 8004c9a:	e2f8      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	78fa      	ldrb	r2, [r7, #3]
 8004ca2:	4611      	mov	r1, r2
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f003 fee6 	bl	8008a76 <USB_ReadChInterrupts>
 8004caa:	4603      	mov	r3, r0
 8004cac:	f003 0310 	and.w	r3, r3, #16
 8004cb0:	2b10      	cmp	r3, #16
 8004cb2:	d144      	bne.n	8004d3e <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004cb4:	78fa      	ldrb	r2, [r7, #3]
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	011b      	lsls	r3, r3, #4
 8004cbc:	1a9b      	subs	r3, r3, r2
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	440b      	add	r3, r1
 8004cc2:	3344      	adds	r3, #68	@ 0x44
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004cc8:	78fa      	ldrb	r2, [r7, #3]
 8004cca:	6879      	ldr	r1, [r7, #4]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	011b      	lsls	r3, r3, #4
 8004cd0:	1a9b      	subs	r3, r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	440b      	add	r3, r1
 8004cd6:	334d      	adds	r3, #77	@ 0x4d
 8004cd8:	2204      	movs	r2, #4
 8004cda:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004cdc:	78fa      	ldrb	r2, [r7, #3]
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	1a9b      	subs	r3, r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	3319      	adds	r3, #25
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d114      	bne.n	8004d1c <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004cf2:	78fa      	ldrb	r2, [r7, #3]
 8004cf4:	6879      	ldr	r1, [r7, #4]
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	1a9b      	subs	r3, r3, r2
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	440b      	add	r3, r1
 8004d00:	3318      	adds	r3, #24
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d109      	bne.n	8004d1c <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004d08:	78fa      	ldrb	r2, [r7, #3]
 8004d0a:	6879      	ldr	r1, [r7, #4]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	011b      	lsls	r3, r3, #4
 8004d10:	1a9b      	subs	r3, r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	440b      	add	r3, r1
 8004d16:	3319      	adds	r3, #25
 8004d18:	2201      	movs	r2, #1
 8004d1a:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	78fa      	ldrb	r2, [r7, #3]
 8004d22:	4611      	mov	r1, r2
 8004d24:	4618      	mov	r0, r3
 8004d26:	f003 ff23 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004d2a:	78fb      	ldrb	r3, [r7, #3]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d36:	461a      	mov	r2, r3
 8004d38:	2310      	movs	r3, #16
 8004d3a:	6093      	str	r3, [r2, #8]
 8004d3c:	e2a7      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	78fa      	ldrb	r2, [r7, #3]
 8004d44:	4611      	mov	r1, r2
 8004d46:	4618      	mov	r0, r3
 8004d48:	f003 fe95 	bl	8008a76 <USB_ReadChInterrupts>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d52:	2b80      	cmp	r3, #128	@ 0x80
 8004d54:	f040 8083 	bne.w	8004e5e <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	799b      	ldrb	r3, [r3, #6]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d111      	bne.n	8004d84 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	6879      	ldr	r1, [r7, #4]
 8004d64:	4613      	mov	r3, r2
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	440b      	add	r3, r1
 8004d6e:	334d      	adds	r3, #77	@ 0x4d
 8004d70:	2207      	movs	r2, #7
 8004d72:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	78fa      	ldrb	r2, [r7, #3]
 8004d7a:	4611      	mov	r1, r2
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f003 fef7 	bl	8008b70 <USB_HC_Halt>
 8004d82:	e062      	b.n	8004e4a <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004d84:	78fa      	ldrb	r2, [r7, #3]
 8004d86:	6879      	ldr	r1, [r7, #4]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	011b      	lsls	r3, r3, #4
 8004d8c:	1a9b      	subs	r3, r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	440b      	add	r3, r1
 8004d92:	3344      	adds	r3, #68	@ 0x44
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	1c59      	adds	r1, r3, #1
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	1a9b      	subs	r3, r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	4403      	add	r3, r0
 8004da4:	3344      	adds	r3, #68	@ 0x44
 8004da6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004da8:	78fa      	ldrb	r2, [r7, #3]
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	4613      	mov	r3, r2
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	1a9b      	subs	r3, r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	3344      	adds	r3, #68	@ 0x44
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d922      	bls.n	8004e04 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	1a9b      	subs	r3, r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	3344      	adds	r3, #68	@ 0x44
 8004dce:	2200      	movs	r2, #0
 8004dd0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004dd2:	78fa      	ldrb	r2, [r7, #3]
 8004dd4:	6879      	ldr	r1, [r7, #4]
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	1a9b      	subs	r3, r3, r2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	440b      	add	r3, r1
 8004de0:	334c      	adds	r3, #76	@ 0x4c
 8004de2:	2204      	movs	r2, #4
 8004de4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004de6:	78fa      	ldrb	r2, [r7, #3]
 8004de8:	6879      	ldr	r1, [r7, #4]
 8004dea:	4613      	mov	r3, r2
 8004dec:	011b      	lsls	r3, r3, #4
 8004dee:	1a9b      	subs	r3, r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	440b      	add	r3, r1
 8004df4:	334c      	adds	r3, #76	@ 0x4c
 8004df6:	781a      	ldrb	r2, [r3, #0]
 8004df8:	78fb      	ldrb	r3, [r7, #3]
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f005 fa49 	bl	800a294 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004e02:	e022      	b.n	8004e4a <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e04:	78fa      	ldrb	r2, [r7, #3]
 8004e06:	6879      	ldr	r1, [r7, #4]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	440b      	add	r3, r1
 8004e12:	334c      	adds	r3, #76	@ 0x4c
 8004e14:	2202      	movs	r2, #2
 8004e16:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e18:	78fb      	ldrb	r3, [r7, #3]
 8004e1a:	015a      	lsls	r2, r3, #5
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	4413      	add	r3, r2
 8004e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e2e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e36:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e38:	78fb      	ldrb	r3, [r7, #3]
 8004e3a:	015a      	lsls	r2, r3, #5
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	4413      	add	r3, r2
 8004e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e44:	461a      	mov	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004e4a:	78fb      	ldrb	r3, [r7, #3]
 8004e4c:	015a      	lsls	r2, r3, #5
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	4413      	add	r3, r2
 8004e52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e56:	461a      	mov	r2, r3
 8004e58:	2380      	movs	r3, #128	@ 0x80
 8004e5a:	6093      	str	r3, [r2, #8]
 8004e5c:	e217      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	78fa      	ldrb	r2, [r7, #3]
 8004e64:	4611      	mov	r1, r2
 8004e66:	4618      	mov	r0, r3
 8004e68:	f003 fe05 	bl	8008a76 <USB_ReadChInterrupts>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e76:	d11b      	bne.n	8004eb0 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004e78:	78fa      	ldrb	r2, [r7, #3]
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	440b      	add	r3, r1
 8004e86:	334d      	adds	r3, #77	@ 0x4d
 8004e88:	2209      	movs	r2, #9
 8004e8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	78fa      	ldrb	r2, [r7, #3]
 8004e92:	4611      	mov	r1, r2
 8004e94:	4618      	mov	r0, r3
 8004e96:	f003 fe6b 	bl	8008b70 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004e9a:	78fb      	ldrb	r3, [r7, #3]
 8004e9c:	015a      	lsls	r2, r3, #5
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004eac:	6093      	str	r3, [r2, #8]
 8004eae:	e1ee      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	78fa      	ldrb	r2, [r7, #3]
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f003 fddc 	bl	8008a76 <USB_ReadChInterrupts>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	f040 81df 	bne.w	8005288 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004eca:	78fb      	ldrb	r3, [r7, #3]
 8004ecc:	015a      	lsls	r2, r3, #5
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	2302      	movs	r3, #2
 8004eda:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004edc:	78fa      	ldrb	r2, [r7, #3]
 8004ede:	6879      	ldr	r1, [r7, #4]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	1a9b      	subs	r3, r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	334d      	adds	r3, #77	@ 0x4d
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	f040 8093 	bne.w	800501a <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ef4:	78fa      	ldrb	r2, [r7, #3]
 8004ef6:	6879      	ldr	r1, [r7, #4]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	1a9b      	subs	r3, r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	440b      	add	r3, r1
 8004f02:	334d      	adds	r3, #77	@ 0x4d
 8004f04:	2202      	movs	r2, #2
 8004f06:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004f08:	78fa      	ldrb	r2, [r7, #3]
 8004f0a:	6879      	ldr	r1, [r7, #4]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	334c      	adds	r3, #76	@ 0x4c
 8004f18:	2201      	movs	r2, #1
 8004f1a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004f1c:	78fa      	ldrb	r2, [r7, #3]
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	4613      	mov	r3, r2
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	1a9b      	subs	r3, r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	440b      	add	r3, r1
 8004f2a:	3326      	adds	r3, #38	@ 0x26
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d00b      	beq.n	8004f4a <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004f32:	78fa      	ldrb	r2, [r7, #3]
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	4613      	mov	r3, r2
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	1a9b      	subs	r3, r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	440b      	add	r3, r1
 8004f40:	3326      	adds	r3, #38	@ 0x26
 8004f42:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004f44:	2b03      	cmp	r3, #3
 8004f46:	f040 8190 	bne.w	800526a <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	799b      	ldrb	r3, [r3, #6]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d115      	bne.n	8004f7e <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4613      	mov	r3, r2
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	440b      	add	r3, r1
 8004f60:	333d      	adds	r3, #61	@ 0x3d
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	78fa      	ldrb	r2, [r7, #3]
 8004f66:	f083 0301 	eor.w	r3, r3, #1
 8004f6a:	b2d8      	uxtb	r0, r3
 8004f6c:	6879      	ldr	r1, [r7, #4]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	1a9b      	subs	r3, r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	440b      	add	r3, r1
 8004f78:	333d      	adds	r3, #61	@ 0x3d
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	799b      	ldrb	r3, [r3, #6]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	f040 8171 	bne.w	800526a <HCD_HC_OUT_IRQHandler+0x954>
 8004f88:	78fa      	ldrb	r2, [r7, #3]
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	011b      	lsls	r3, r3, #4
 8004f90:	1a9b      	subs	r3, r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	440b      	add	r3, r1
 8004f96:	3334      	adds	r3, #52	@ 0x34
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 8165 	beq.w	800526a <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004fa0:	78fa      	ldrb	r2, [r7, #3]
 8004fa2:	6879      	ldr	r1, [r7, #4]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	011b      	lsls	r3, r3, #4
 8004fa8:	1a9b      	subs	r3, r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	440b      	add	r3, r1
 8004fae:	3334      	adds	r3, #52	@ 0x34
 8004fb0:	6819      	ldr	r1, [r3, #0]
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	1a9b      	subs	r3, r3, r2
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	4403      	add	r3, r0
 8004fc0:	3328      	adds	r3, #40	@ 0x28
 8004fc2:	881b      	ldrh	r3, [r3, #0]
 8004fc4:	440b      	add	r3, r1
 8004fc6:	1e59      	subs	r1, r3, #1
 8004fc8:	78fa      	ldrb	r2, [r7, #3]
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	011b      	lsls	r3, r3, #4
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4403      	add	r3, r0
 8004fd6:	3328      	adds	r3, #40	@ 0x28
 8004fd8:	881b      	ldrh	r3, [r3, #0]
 8004fda:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fde:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 813f 	beq.w	800526a <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004fec:	78fa      	ldrb	r2, [r7, #3]
 8004fee:	6879      	ldr	r1, [r7, #4]
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	011b      	lsls	r3, r3, #4
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	440b      	add	r3, r1
 8004ffa:	333d      	adds	r3, #61	@ 0x3d
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	78fa      	ldrb	r2, [r7, #3]
 8005000:	f083 0301 	eor.w	r3, r3, #1
 8005004:	b2d8      	uxtb	r0, r3
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	4613      	mov	r3, r2
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	1a9b      	subs	r3, r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	440b      	add	r3, r1
 8005012:	333d      	adds	r3, #61	@ 0x3d
 8005014:	4602      	mov	r2, r0
 8005016:	701a      	strb	r2, [r3, #0]
 8005018:	e127      	b.n	800526a <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800501a:	78fa      	ldrb	r2, [r7, #3]
 800501c:	6879      	ldr	r1, [r7, #4]
 800501e:	4613      	mov	r3, r2
 8005020:	011b      	lsls	r3, r3, #4
 8005022:	1a9b      	subs	r3, r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	440b      	add	r3, r1
 8005028:	334d      	adds	r3, #77	@ 0x4d
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	2b03      	cmp	r3, #3
 800502e:	d120      	bne.n	8005072 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005030:	78fa      	ldrb	r2, [r7, #3]
 8005032:	6879      	ldr	r1, [r7, #4]
 8005034:	4613      	mov	r3, r2
 8005036:	011b      	lsls	r3, r3, #4
 8005038:	1a9b      	subs	r3, r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	440b      	add	r3, r1
 800503e:	334d      	adds	r3, #77	@ 0x4d
 8005040:	2202      	movs	r2, #2
 8005042:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005044:	78fa      	ldrb	r2, [r7, #3]
 8005046:	6879      	ldr	r1, [r7, #4]
 8005048:	4613      	mov	r3, r2
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	1a9b      	subs	r3, r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	440b      	add	r3, r1
 8005052:	331b      	adds	r3, #27
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	2b01      	cmp	r3, #1
 8005058:	f040 8107 	bne.w	800526a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800505c:	78fa      	ldrb	r2, [r7, #3]
 800505e:	6879      	ldr	r1, [r7, #4]
 8005060:	4613      	mov	r3, r2
 8005062:	011b      	lsls	r3, r3, #4
 8005064:	1a9b      	subs	r3, r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	440b      	add	r3, r1
 800506a:	334c      	adds	r3, #76	@ 0x4c
 800506c:	2202      	movs	r2, #2
 800506e:	701a      	strb	r2, [r3, #0]
 8005070:	e0fb      	b.n	800526a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005072:	78fa      	ldrb	r2, [r7, #3]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	4613      	mov	r3, r2
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	1a9b      	subs	r3, r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	440b      	add	r3, r1
 8005080:	334d      	adds	r3, #77	@ 0x4d
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	2b04      	cmp	r3, #4
 8005086:	d13a      	bne.n	80050fe <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005088:	78fa      	ldrb	r2, [r7, #3]
 800508a:	6879      	ldr	r1, [r7, #4]
 800508c:	4613      	mov	r3, r2
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	1a9b      	subs	r3, r3, r2
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	334d      	adds	r3, #77	@ 0x4d
 8005098:	2202      	movs	r2, #2
 800509a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800509c:	78fa      	ldrb	r2, [r7, #3]
 800509e:	6879      	ldr	r1, [r7, #4]
 80050a0:	4613      	mov	r3, r2
 80050a2:	011b      	lsls	r3, r3, #4
 80050a4:	1a9b      	subs	r3, r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	440b      	add	r3, r1
 80050aa:	334c      	adds	r3, #76	@ 0x4c
 80050ac:	2202      	movs	r2, #2
 80050ae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80050b0:	78fa      	ldrb	r2, [r7, #3]
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	4613      	mov	r3, r2
 80050b6:	011b      	lsls	r3, r3, #4
 80050b8:	1a9b      	subs	r3, r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	440b      	add	r3, r1
 80050be:	331b      	adds	r3, #27
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	f040 80d1 	bne.w	800526a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80050c8:	78fa      	ldrb	r2, [r7, #3]
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	4613      	mov	r3, r2
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	1a9b      	subs	r3, r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	331b      	adds	r3, #27
 80050d8:	2200      	movs	r2, #0
 80050da:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80050dc:	78fb      	ldrb	r3, [r7, #3]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	78fa      	ldrb	r2, [r7, #3]
 80050ec:	0151      	lsls	r1, r2, #5
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	440a      	add	r2, r1
 80050f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050fa:	6053      	str	r3, [r2, #4]
 80050fc:	e0b5      	b.n	800526a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80050fe:	78fa      	ldrb	r2, [r7, #3]
 8005100:	6879      	ldr	r1, [r7, #4]
 8005102:	4613      	mov	r3, r2
 8005104:	011b      	lsls	r3, r3, #4
 8005106:	1a9b      	subs	r3, r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	440b      	add	r3, r1
 800510c:	334d      	adds	r3, #77	@ 0x4d
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	2b05      	cmp	r3, #5
 8005112:	d114      	bne.n	800513e <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005114:	78fa      	ldrb	r2, [r7, #3]
 8005116:	6879      	ldr	r1, [r7, #4]
 8005118:	4613      	mov	r3, r2
 800511a:	011b      	lsls	r3, r3, #4
 800511c:	1a9b      	subs	r3, r3, r2
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	440b      	add	r3, r1
 8005122:	334d      	adds	r3, #77	@ 0x4d
 8005124:	2202      	movs	r2, #2
 8005126:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005128:	78fa      	ldrb	r2, [r7, #3]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	440b      	add	r3, r1
 8005136:	334c      	adds	r3, #76	@ 0x4c
 8005138:	2202      	movs	r2, #2
 800513a:	701a      	strb	r2, [r3, #0]
 800513c:	e095      	b.n	800526a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800513e:	78fa      	ldrb	r2, [r7, #3]
 8005140:	6879      	ldr	r1, [r7, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	1a9b      	subs	r3, r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	440b      	add	r3, r1
 800514c:	334d      	adds	r3, #77	@ 0x4d
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	2b06      	cmp	r3, #6
 8005152:	d114      	bne.n	800517e <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005154:	78fa      	ldrb	r2, [r7, #3]
 8005156:	6879      	ldr	r1, [r7, #4]
 8005158:	4613      	mov	r3, r2
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	1a9b      	subs	r3, r3, r2
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	440b      	add	r3, r1
 8005162:	334d      	adds	r3, #77	@ 0x4d
 8005164:	2202      	movs	r2, #2
 8005166:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005168:	78fa      	ldrb	r2, [r7, #3]
 800516a:	6879      	ldr	r1, [r7, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	1a9b      	subs	r3, r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	440b      	add	r3, r1
 8005176:	334c      	adds	r3, #76	@ 0x4c
 8005178:	2205      	movs	r2, #5
 800517a:	701a      	strb	r2, [r3, #0]
 800517c:	e075      	b.n	800526a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800517e:	78fa      	ldrb	r2, [r7, #3]
 8005180:	6879      	ldr	r1, [r7, #4]
 8005182:	4613      	mov	r3, r2
 8005184:	011b      	lsls	r3, r3, #4
 8005186:	1a9b      	subs	r3, r3, r2
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	440b      	add	r3, r1
 800518c:	334d      	adds	r3, #77	@ 0x4d
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	2b07      	cmp	r3, #7
 8005192:	d00a      	beq.n	80051aa <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005194:	78fa      	ldrb	r2, [r7, #3]
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	4613      	mov	r3, r2
 800519a:	011b      	lsls	r3, r3, #4
 800519c:	1a9b      	subs	r3, r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	440b      	add	r3, r1
 80051a2:	334d      	adds	r3, #77	@ 0x4d
 80051a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80051a6:	2b09      	cmp	r3, #9
 80051a8:	d170      	bne.n	800528c <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80051aa:	78fa      	ldrb	r2, [r7, #3]
 80051ac:	6879      	ldr	r1, [r7, #4]
 80051ae:	4613      	mov	r3, r2
 80051b0:	011b      	lsls	r3, r3, #4
 80051b2:	1a9b      	subs	r3, r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	440b      	add	r3, r1
 80051b8:	334d      	adds	r3, #77	@ 0x4d
 80051ba:	2202      	movs	r2, #2
 80051bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80051be:	78fa      	ldrb	r2, [r7, #3]
 80051c0:	6879      	ldr	r1, [r7, #4]
 80051c2:	4613      	mov	r3, r2
 80051c4:	011b      	lsls	r3, r3, #4
 80051c6:	1a9b      	subs	r3, r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	440b      	add	r3, r1
 80051cc:	3344      	adds	r3, #68	@ 0x44
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	1c59      	adds	r1, r3, #1
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	4613      	mov	r3, r2
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	1a9b      	subs	r3, r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4403      	add	r3, r0
 80051de:	3344      	adds	r3, #68	@ 0x44
 80051e0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80051e2:	78fa      	ldrb	r2, [r7, #3]
 80051e4:	6879      	ldr	r1, [r7, #4]
 80051e6:	4613      	mov	r3, r2
 80051e8:	011b      	lsls	r3, r3, #4
 80051ea:	1a9b      	subs	r3, r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	440b      	add	r3, r1
 80051f0:	3344      	adds	r3, #68	@ 0x44
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d914      	bls.n	8005222 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80051f8:	78fa      	ldrb	r2, [r7, #3]
 80051fa:	6879      	ldr	r1, [r7, #4]
 80051fc:	4613      	mov	r3, r2
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	1a9b      	subs	r3, r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	440b      	add	r3, r1
 8005206:	3344      	adds	r3, #68	@ 0x44
 8005208:	2200      	movs	r2, #0
 800520a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800520c:	78fa      	ldrb	r2, [r7, #3]
 800520e:	6879      	ldr	r1, [r7, #4]
 8005210:	4613      	mov	r3, r2
 8005212:	011b      	lsls	r3, r3, #4
 8005214:	1a9b      	subs	r3, r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	440b      	add	r3, r1
 800521a:	334c      	adds	r3, #76	@ 0x4c
 800521c:	2204      	movs	r2, #4
 800521e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005220:	e022      	b.n	8005268 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005222:	78fa      	ldrb	r2, [r7, #3]
 8005224:	6879      	ldr	r1, [r7, #4]
 8005226:	4613      	mov	r3, r2
 8005228:	011b      	lsls	r3, r3, #4
 800522a:	1a9b      	subs	r3, r3, r2
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	440b      	add	r3, r1
 8005230:	334c      	adds	r3, #76	@ 0x4c
 8005232:	2202      	movs	r2, #2
 8005234:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005236:	78fb      	ldrb	r3, [r7, #3]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	4413      	add	r3, r2
 800523e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800524c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005254:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005256:	78fb      	ldrb	r3, [r7, #3]
 8005258:	015a      	lsls	r2, r3, #5
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4413      	add	r3, r2
 800525e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005262:	461a      	mov	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005268:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800526a:	78fa      	ldrb	r2, [r7, #3]
 800526c:	6879      	ldr	r1, [r7, #4]
 800526e:	4613      	mov	r3, r2
 8005270:	011b      	lsls	r3, r3, #4
 8005272:	1a9b      	subs	r3, r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	440b      	add	r3, r1
 8005278:	334c      	adds	r3, #76	@ 0x4c
 800527a:	781a      	ldrb	r2, [r3, #0]
 800527c:	78fb      	ldrb	r3, [r7, #3]
 800527e:	4619      	mov	r1, r3
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f005 f807 	bl	800a294 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005286:	e002      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005288:	bf00      	nop
 800528a:	e000      	b.n	800528e <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800528c:	bf00      	nop
  }
}
 800528e:	3718      	adds	r7, #24
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b08a      	sub	sp, #40	@ 0x28
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a4:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	f003 030f 	and.w	r3, r3, #15
 80052b4:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	0c5b      	lsrs	r3, r3, #17
 80052ba:	f003 030f 	and.w	r3, r3, #15
 80052be:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	091b      	lsrs	r3, r3, #4
 80052c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052c8:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d004      	beq.n	80052da <HCD_RXQLVL_IRQHandler+0x46>
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	2b05      	cmp	r3, #5
 80052d4:	f000 80b6 	beq.w	8005444 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80052d8:	e0b7      	b.n	800544a <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80b3 	beq.w	8005448 <HCD_RXQLVL_IRQHandler+0x1b4>
 80052e2:	6879      	ldr	r1, [r7, #4]
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	4613      	mov	r3, r2
 80052e8:	011b      	lsls	r3, r3, #4
 80052ea:	1a9b      	subs	r3, r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	440b      	add	r3, r1
 80052f0:	332c      	adds	r3, #44	@ 0x2c
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 80a7 	beq.w	8005448 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80052fa:	6879      	ldr	r1, [r7, #4]
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	4613      	mov	r3, r2
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	1a9b      	subs	r3, r3, r2
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	440b      	add	r3, r1
 8005308:	3338      	adds	r3, #56	@ 0x38
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	18d1      	adds	r1, r2, r3
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	69ba      	ldr	r2, [r7, #24]
 8005314:	4613      	mov	r3, r2
 8005316:	011b      	lsls	r3, r3, #4
 8005318:	1a9b      	subs	r3, r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4403      	add	r3, r0
 800531e:	3334      	adds	r3, #52	@ 0x34
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4299      	cmp	r1, r3
 8005324:	f200 8083 	bhi.w	800542e <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	69ba      	ldr	r2, [r7, #24]
 8005330:	4613      	mov	r3, r2
 8005332:	011b      	lsls	r3, r3, #4
 8005334:	1a9b      	subs	r3, r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	440b      	add	r3, r1
 800533a:	332c      	adds	r3, #44	@ 0x2c
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	b292      	uxth	r2, r2
 8005342:	4619      	mov	r1, r3
 8005344:	f003 fb2c 	bl	80089a0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	69ba      	ldr	r2, [r7, #24]
 800534c:	4613      	mov	r3, r2
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	1a9b      	subs	r3, r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	440b      	add	r3, r1
 8005356:	332c      	adds	r3, #44	@ 0x2c
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	18d1      	adds	r1, r2, r3
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	4613      	mov	r3, r2
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4403      	add	r3, r0
 800536c:	332c      	adds	r3, #44	@ 0x2c
 800536e:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005370:	6879      	ldr	r1, [r7, #4]
 8005372:	69ba      	ldr	r2, [r7, #24]
 8005374:	4613      	mov	r3, r2
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	3338      	adds	r3, #56	@ 0x38
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	18d1      	adds	r1, r2, r3
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	4613      	mov	r3, r2
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	1a9b      	subs	r3, r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4403      	add	r3, r0
 8005394:	3338      	adds	r3, #56	@ 0x38
 8005396:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	015a      	lsls	r2, r3, #5
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	4413      	add	r3, r2
 80053a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	0cdb      	lsrs	r3, r3, #19
 80053a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053ac:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	69ba      	ldr	r2, [r7, #24]
 80053b2:	4613      	mov	r3, r2
 80053b4:	011b      	lsls	r3, r3, #4
 80053b6:	1a9b      	subs	r3, r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	440b      	add	r3, r1
 80053bc:	3328      	adds	r3, #40	@ 0x28
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	461a      	mov	r2, r3
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d13f      	bne.n	8005448 <HCD_RXQLVL_IRQHandler+0x1b4>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d03c      	beq.n	8005448 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	015a      	lsls	r2, r3, #5
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	4413      	add	r3, r2
 80053d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80053e4:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80053ec:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	015a      	lsls	r2, r3, #5
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	4413      	add	r3, r2
 80053f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053fa:	461a      	mov	r2, r3
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005400:	6879      	ldr	r1, [r7, #4]
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	4613      	mov	r3, r2
 8005406:	011b      	lsls	r3, r3, #4
 8005408:	1a9b      	subs	r3, r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	440b      	add	r3, r1
 800540e:	333c      	adds	r3, #60	@ 0x3c
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	f083 0301 	eor.w	r3, r3, #1
 8005416:	b2d8      	uxtb	r0, r3
 8005418:	6879      	ldr	r1, [r7, #4]
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	4613      	mov	r3, r2
 800541e:	011b      	lsls	r3, r3, #4
 8005420:	1a9b      	subs	r3, r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	440b      	add	r3, r1
 8005426:	333c      	adds	r3, #60	@ 0x3c
 8005428:	4602      	mov	r2, r0
 800542a:	701a      	strb	r2, [r3, #0]
      break;
 800542c:	e00c      	b.n	8005448 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800542e:	6879      	ldr	r1, [r7, #4]
 8005430:	69ba      	ldr	r2, [r7, #24]
 8005432:	4613      	mov	r3, r2
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	1a9b      	subs	r3, r3, r2
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	440b      	add	r3, r1
 800543c:	334c      	adds	r3, #76	@ 0x4c
 800543e:	2204      	movs	r2, #4
 8005440:	701a      	strb	r2, [r3, #0]
      break;
 8005442:	e001      	b.n	8005448 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005444:	bf00      	nop
 8005446:	e000      	b.n	800544a <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005448:	bf00      	nop
  }
}
 800544a:	bf00      	nop
 800544c:	3728      	adds	r7, #40	@ 0x28
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b086      	sub	sp, #24
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800547e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f003 0302 	and.w	r3, r3, #2
 8005486:	2b02      	cmp	r3, #2
 8005488:	d10b      	bne.n	80054a2 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b01      	cmp	r3, #1
 8005492:	d102      	bne.n	800549a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f004 fee1 	bl	800a25c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f043 0302 	orr.w	r3, r3, #2
 80054a0:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d132      	bne.n	8005512 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	f043 0308 	orr.w	r3, r3, #8
 80054b2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f003 0304 	and.w	r3, r3, #4
 80054ba:	2b04      	cmp	r3, #4
 80054bc:	d126      	bne.n	800550c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	7a5b      	ldrb	r3, [r3, #9]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d113      	bne.n	80054ee <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80054cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054d0:	d106      	bne.n	80054e0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2102      	movs	r1, #2
 80054d8:	4618      	mov	r0, r3
 80054da:	f003 fafb 	bl	8008ad4 <USB_InitFSLSPClkSel>
 80054de:	e011      	b.n	8005504 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2101      	movs	r1, #1
 80054e6:	4618      	mov	r0, r3
 80054e8:	f003 faf4 	bl	8008ad4 <USB_InitFSLSPClkSel>
 80054ec:	e00a      	b.n	8005504 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	79db      	ldrb	r3, [r3, #7]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d106      	bne.n	8005504 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054fc:	461a      	mov	r2, r3
 80054fe:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005502:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f004 fed7 	bl	800a2b8 <HAL_HCD_PortEnabled_Callback>
 800550a:	e002      	b.n	8005512 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f004 fee1 	bl	800a2d4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f003 0320 	and.w	r3, r3, #32
 8005518:	2b20      	cmp	r3, #32
 800551a:	d103      	bne.n	8005524 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	f043 0320 	orr.w	r3, r3, #32
 8005522:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800552a:	461a      	mov	r2, r3
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	6013      	str	r3, [r2, #0]
}
 8005530:	bf00      	nop
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e12b      	b.n	80057a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d106      	bne.n	8005564 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7fb fde8 	bl	8001134 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2224      	movs	r2, #36	@ 0x24
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0201 	bic.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800558a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800559a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800559c:	f001 f87e 	bl	800669c <HAL_RCC_GetPCLK1Freq>
 80055a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	4a81      	ldr	r2, [pc, #516]	@ (80057ac <HAL_I2C_Init+0x274>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d807      	bhi.n	80055bc <HAL_I2C_Init+0x84>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4a80      	ldr	r2, [pc, #512]	@ (80057b0 <HAL_I2C_Init+0x278>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	bf94      	ite	ls
 80055b4:	2301      	movls	r3, #1
 80055b6:	2300      	movhi	r3, #0
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	e006      	b.n	80055ca <HAL_I2C_Init+0x92>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4a7d      	ldr	r2, [pc, #500]	@ (80057b4 <HAL_I2C_Init+0x27c>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	bf94      	ite	ls
 80055c4:	2301      	movls	r3, #1
 80055c6:	2300      	movhi	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d001      	beq.n	80055d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e0e7      	b.n	80057a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	4a78      	ldr	r2, [pc, #480]	@ (80057b8 <HAL_I2C_Init+0x280>)
 80055d6:	fba2 2303 	umull	r2, r3, r2, r3
 80055da:	0c9b      	lsrs	r3, r3, #18
 80055dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	4a6a      	ldr	r2, [pc, #424]	@ (80057ac <HAL_I2C_Init+0x274>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d802      	bhi.n	800560c <HAL_I2C_Init+0xd4>
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	3301      	adds	r3, #1
 800560a:	e009      	b.n	8005620 <HAL_I2C_Init+0xe8>
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005612:	fb02 f303 	mul.w	r3, r2, r3
 8005616:	4a69      	ldr	r2, [pc, #420]	@ (80057bc <HAL_I2C_Init+0x284>)
 8005618:	fba2 2303 	umull	r2, r3, r2, r3
 800561c:	099b      	lsrs	r3, r3, #6
 800561e:	3301      	adds	r3, #1
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6812      	ldr	r2, [r2, #0]
 8005624:	430b      	orrs	r3, r1
 8005626:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	69db      	ldr	r3, [r3, #28]
 800562e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005632:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	495c      	ldr	r1, [pc, #368]	@ (80057ac <HAL_I2C_Init+0x274>)
 800563c:	428b      	cmp	r3, r1
 800563e:	d819      	bhi.n	8005674 <HAL_I2C_Init+0x13c>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	1e59      	subs	r1, r3, #1
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	fbb1 f3f3 	udiv	r3, r1, r3
 800564e:	1c59      	adds	r1, r3, #1
 8005650:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005654:	400b      	ands	r3, r1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_I2C_Init+0x138>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	1e59      	subs	r1, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	fbb1 f3f3 	udiv	r3, r1, r3
 8005668:	3301      	adds	r3, #1
 800566a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800566e:	e051      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 8005670:	2304      	movs	r3, #4
 8005672:	e04f      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d111      	bne.n	80056a0 <HAL_I2C_Init+0x168>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	1e58      	subs	r0, r3, #1
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6859      	ldr	r1, [r3, #4]
 8005684:	460b      	mov	r3, r1
 8005686:	005b      	lsls	r3, r3, #1
 8005688:	440b      	add	r3, r1
 800568a:	fbb0 f3f3 	udiv	r3, r0, r3
 800568e:	3301      	adds	r3, #1
 8005690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005694:	2b00      	cmp	r3, #0
 8005696:	bf0c      	ite	eq
 8005698:	2301      	moveq	r3, #1
 800569a:	2300      	movne	r3, #0
 800569c:	b2db      	uxtb	r3, r3
 800569e:	e012      	b.n	80056c6 <HAL_I2C_Init+0x18e>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	1e58      	subs	r0, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6859      	ldr	r1, [r3, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	440b      	add	r3, r1
 80056ae:	0099      	lsls	r1, r3, #2
 80056b0:	440b      	add	r3, r1
 80056b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80056b6:	3301      	adds	r3, #1
 80056b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056bc:	2b00      	cmp	r3, #0
 80056be:	bf0c      	ite	eq
 80056c0:	2301      	moveq	r3, #1
 80056c2:	2300      	movne	r3, #0
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <HAL_I2C_Init+0x196>
 80056ca:	2301      	movs	r3, #1
 80056cc:	e022      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10e      	bne.n	80056f4 <HAL_I2C_Init+0x1bc>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	1e58      	subs	r0, r3, #1
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6859      	ldr	r1, [r3, #4]
 80056de:	460b      	mov	r3, r1
 80056e0:	005b      	lsls	r3, r3, #1
 80056e2:	440b      	add	r3, r1
 80056e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80056e8:	3301      	adds	r3, #1
 80056ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056f2:	e00f      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	1e58      	subs	r0, r3, #1
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6859      	ldr	r1, [r3, #4]
 80056fc:	460b      	mov	r3, r1
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	440b      	add	r3, r1
 8005702:	0099      	lsls	r1, r3, #2
 8005704:	440b      	add	r3, r1
 8005706:	fbb0 f3f3 	udiv	r3, r0, r3
 800570a:	3301      	adds	r3, #1
 800570c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005710:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	6809      	ldr	r1, [r1, #0]
 8005718:	4313      	orrs	r3, r2
 800571a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	69da      	ldr	r2, [r3, #28]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a1b      	ldr	r3, [r3, #32]
 800572e:	431a      	orrs	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005742:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	6911      	ldr	r1, [r2, #16]
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	68d2      	ldr	r2, [r2, #12]
 800574e:	4311      	orrs	r1, r2
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	6812      	ldr	r2, [r2, #0]
 8005754:	430b      	orrs	r3, r1
 8005756:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	695a      	ldr	r2, [r3, #20]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0201 	orr.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	000186a0 	.word	0x000186a0
 80057b0:	001e847f 	.word	0x001e847f
 80057b4:	003d08ff 	.word	0x003d08ff
 80057b8:	431bde83 	.word	0x431bde83
 80057bc:	10624dd3 	.word	0x10624dd3

080057c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b20      	cmp	r3, #32
 80057d4:	d129      	bne.n	800582a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2224      	movs	r2, #36	@ 0x24
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f022 0201 	bic.w	r2, r2, #1
 80057ec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0210 	bic.w	r2, r2, #16
 80057fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 0201 	orr.w	r2, r2, #1
 800581c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2220      	movs	r2, #32
 8005822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	e000      	b.n	800582c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800582a:	2302      	movs	r3, #2
  }
}
 800582c:	4618      	mov	r0, r3
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005842:	2300      	movs	r3, #0
 8005844:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b20      	cmp	r3, #32
 8005850:	d12a      	bne.n	80058a8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2224      	movs	r2, #36	@ 0x24
 8005856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 0201 	bic.w	r2, r2, #1
 8005868:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005870:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005872:	89fb      	ldrh	r3, [r7, #14]
 8005874:	f023 030f 	bic.w	r3, r3, #15
 8005878:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	b29a      	uxth	r2, r3
 800587e:	89fb      	ldrh	r3, [r7, #14]
 8005880:	4313      	orrs	r3, r2
 8005882:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	89fa      	ldrh	r2, [r7, #14]
 800588a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f042 0201 	orr.w	r2, r2, #1
 800589a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80058a4:	2300      	movs	r3, #0
 80058a6:	e000      	b.n	80058aa <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80058a8:	2302      	movs	r3, #2
  }
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b084      	sub	sp, #16
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e08f      	b.n	80059e8 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d106      	bne.n	80058e2 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 f887 	bl	80059f0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2202      	movs	r2, #2
 80058e6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	699a      	ldr	r2, [r3, #24]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80058f8:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6999      	ldr	r1, [r3, #24]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800590e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	041b      	lsls	r3, r3, #16
 8005924:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6999      	ldr	r1, [r3, #24]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	430a      	orrs	r2, r1
 8005932:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	041b      	lsls	r3, r3, #16
 800593a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a19      	ldr	r1, [r3, #32]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	430a      	orrs	r2, r1
 8005948:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594e:	041b      	lsls	r3, r3, #16
 8005950:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	430a      	orrs	r2, r1
 800595e:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005964:	041b      	lsls	r3, r3, #16
 8005966:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	430a      	orrs	r2, r1
 8005974:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800597c:	021b      	lsls	r3, r3, #8
 800597e:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005986:	041b      	lsls	r3, r3, #16
 8005988:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005998:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80059ac:	431a      	orrs	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	430a      	orrs	r2, r1
 80059b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f042 0206 	orr.w	r2, r2, #6
 80059c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	699a      	ldr	r2, [r3, #24]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0201 	orr.w	r2, r2, #1
 80059d4:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005a04:	b5b0      	push	{r4, r5, r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d101      	bne.n	8005a1e <HAL_LTDC_ConfigLayer+0x1a>
 8005a1a:	2302      	movs	r3, #2
 8005a1c:	e02c      	b.n	8005a78 <HAL_LTDC_ConfigLayer+0x74>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2202      	movs	r2, #2
 8005a2a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2134      	movs	r1, #52	@ 0x34
 8005a34:	fb01 f303 	mul.w	r3, r1, r3
 8005a38:	4413      	add	r3, r2
 8005a3a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	4614      	mov	r4, r2
 8005a42:	461d      	mov	r5, r3
 8005a44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a50:	682b      	ldr	r3, [r5, #0]
 8005a52:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	68b9      	ldr	r1, [r7, #8]
 8005a58:	68f8      	ldr	r0, [r7, #12]
 8005a5a:	f000 f83b 	bl	8005ad4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2201      	movs	r2, #1
 8005a64:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bdb0      	pop	{r4, r5, r7, pc}

08005a80 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d101      	bne.n	8005a96 <HAL_LTDC_EnableDither+0x16>
 8005a92:	2302      	movs	r3, #2
 8005a94:	e016      	b.n	8005ac4 <HAL_LTDC_EnableDither+0x44>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2202      	movs	r2, #2
 8005aa2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8005aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad0 <HAL_LTDC_EnableDither+0x50>)
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	4a09      	ldr	r2, [pc, #36]	@ (8005ad0 <HAL_LTDC_EnableDither+0x50>)
 8005aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ab0:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	40016800 	.word	0x40016800

08005ad4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b089      	sub	sp, #36	@ 0x24
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	0c1b      	lsrs	r3, r3, #16
 8005aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005af0:	4413      	add	r3, r2
 8005af2:	041b      	lsls	r3, r3, #16
 8005af4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	01db      	lsls	r3, r3, #7
 8005b00:	4413      	add	r3, r2
 8005b02:	3384      	adds	r3, #132	@ 0x84
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	6812      	ldr	r2, [r2, #0]
 8005b0a:	4611      	mov	r1, r2
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	01d2      	lsls	r2, r2, #7
 8005b10:	440a      	add	r2, r1
 8005b12:	3284      	adds	r2, #132	@ 0x84
 8005b14:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005b18:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b2a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005b2c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4619      	mov	r1, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	01db      	lsls	r3, r3, #7
 8005b38:	440b      	add	r3, r1
 8005b3a:	3384      	adds	r3, #132	@ 0x84
 8005b3c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b42:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b52:	4413      	add	r3, r2
 8005b54:	041b      	lsls	r3, r3, #16
 8005b56:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	01db      	lsls	r3, r3, #7
 8005b62:	4413      	add	r3, r2
 8005b64:	3384      	adds	r3, #132	@ 0x84
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	6812      	ldr	r2, [r2, #0]
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	01d2      	lsls	r2, r2, #7
 8005b72:	440a      	add	r2, r1
 8005b74:	3284      	adds	r2, #132	@ 0x84
 8005b76:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005b7a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b8a:	4413      	add	r3, r2
 8005b8c:	1c5a      	adds	r2, r3, #1
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4619      	mov	r1, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	01db      	lsls	r3, r3, #7
 8005b98:	440b      	add	r3, r1
 8005b9a:	3384      	adds	r3, #132	@ 0x84
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	01db      	lsls	r3, r3, #7
 8005bae:	4413      	add	r3, r2
 8005bb0:	3384      	adds	r3, #132	@ 0x84
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	6812      	ldr	r2, [r2, #0]
 8005bb8:	4611      	mov	r1, r2
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	01d2      	lsls	r2, r2, #7
 8005bbe:	440a      	add	r2, r1
 8005bc0:	3284      	adds	r2, #132	@ 0x84
 8005bc2:	f023 0307 	bic.w	r3, r3, #7
 8005bc6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	461a      	mov	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	01db      	lsls	r3, r3, #7
 8005bd2:	4413      	add	r3, r2
 8005bd4:	3384      	adds	r3, #132	@ 0x84
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005be4:	021b      	lsls	r3, r3, #8
 8005be6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005bee:	041b      	lsls	r3, r3, #16
 8005bf0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	061b      	lsls	r3, r3, #24
 8005bf8:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c00:	461a      	mov	r2, r3
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	431a      	orrs	r2, r3
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4619      	mov	r1, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	01db      	lsls	r3, r3, #7
 8005c14:	440b      	add	r3, r1
 8005c16:	3384      	adds	r3, #132	@ 0x84
 8005c18:	4619      	mov	r1, r3
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	461a      	mov	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	01db      	lsls	r3, r3, #7
 8005c2a:	4413      	add	r3, r2
 8005c2c:	3384      	adds	r3, #132	@ 0x84
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	6812      	ldr	r2, [r2, #0]
 8005c34:	4611      	mov	r1, r2
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	01d2      	lsls	r2, r2, #7
 8005c3a:	440a      	add	r2, r1
 8005c3c:	3284      	adds	r2, #132	@ 0x84
 8005c3e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005c42:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	461a      	mov	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	01db      	lsls	r3, r3, #7
 8005c4e:	4413      	add	r3, r2
 8005c50:	3384      	adds	r3, #132	@ 0x84
 8005c52:	461a      	mov	r2, r3
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	695b      	ldr	r3, [r3, #20]
 8005c58:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	01db      	lsls	r3, r3, #7
 8005c64:	4413      	add	r3, r2
 8005c66:	3384      	adds	r3, #132	@ 0x84
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	6812      	ldr	r2, [r2, #0]
 8005c6e:	4611      	mov	r1, r2
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	01d2      	lsls	r2, r2, #7
 8005c74:	440a      	add	r2, r1
 8005c76:	3284      	adds	r2, #132	@ 0x84
 8005c78:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005c7c:	f023 0307 	bic.w	r3, r3, #7
 8005c80:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	69da      	ldr	r2, [r3, #28]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	68f9      	ldr	r1, [r7, #12]
 8005c8c:	6809      	ldr	r1, [r1, #0]
 8005c8e:	4608      	mov	r0, r1
 8005c90:	6879      	ldr	r1, [r7, #4]
 8005c92:	01c9      	lsls	r1, r1, #7
 8005c94:	4401      	add	r1, r0
 8005c96:	3184      	adds	r1, #132	@ 0x84
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	01db      	lsls	r3, r3, #7
 8005ca6:	4413      	add	r3, r2
 8005ca8:	3384      	adds	r3, #132	@ 0x84
 8005caa:	461a      	mov	r2, r3
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb0:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d102      	bne.n	8005cc0 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8005cba:	2304      	movs	r3, #4
 8005cbc:	61fb      	str	r3, [r7, #28]
 8005cbe:	e01b      	b.n	8005cf8 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d102      	bne.n	8005cce <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	61fb      	str	r3, [r7, #28]
 8005ccc:	e014      	b.n	8005cf8 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	2b04      	cmp	r3, #4
 8005cd4:	d00b      	beq.n	8005cee <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d007      	beq.n	8005cee <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005ce2:	2b03      	cmp	r3, #3
 8005ce4:	d003      	beq.n	8005cee <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005cea:	2b07      	cmp	r3, #7
 8005cec:	d102      	bne.n	8005cf4 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8005cee:	2302      	movs	r3, #2
 8005cf0:	61fb      	str	r3, [r7, #28]
 8005cf2:	e001      	b.n	8005cf8 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	01db      	lsls	r3, r3, #7
 8005d02:	4413      	add	r3, r2
 8005d04:	3384      	adds	r3, #132	@ 0x84
 8005d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	01d2      	lsls	r2, r2, #7
 8005d12:	440a      	add	r2, r1
 8005d14:	3284      	adds	r2, #132	@ 0x84
 8005d16:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8005d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d20:	69fa      	ldr	r2, [r7, #28]
 8005d22:	fb02 f303 	mul.w	r3, r2, r3
 8005d26:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	6859      	ldr	r1, [r3, #4]
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	1acb      	subs	r3, r1, r3
 8005d32:	69f9      	ldr	r1, [r7, #28]
 8005d34:	fb01 f303 	mul.w	r3, r1, r3
 8005d38:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005d3a:	68f9      	ldr	r1, [r7, #12]
 8005d3c:	6809      	ldr	r1, [r1, #0]
 8005d3e:	4608      	mov	r0, r1
 8005d40:	6879      	ldr	r1, [r7, #4]
 8005d42:	01c9      	lsls	r1, r1, #7
 8005d44:	4401      	add	r1, r0
 8005d46:	3184      	adds	r1, #132	@ 0x84
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	461a      	mov	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	01db      	lsls	r3, r3, #7
 8005d56:	4413      	add	r3, r2
 8005d58:	3384      	adds	r3, #132	@ 0x84
 8005d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	6812      	ldr	r2, [r2, #0]
 8005d60:	4611      	mov	r1, r2
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	01d2      	lsls	r2, r2, #7
 8005d66:	440a      	add	r2, r1
 8005d68:	3284      	adds	r2, #132	@ 0x84
 8005d6a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005d6e:	f023 0307 	bic.w	r3, r3, #7
 8005d72:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	461a      	mov	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	01db      	lsls	r3, r3, #7
 8005d7e:	4413      	add	r3, r2
 8005d80:	3384      	adds	r3, #132	@ 0x84
 8005d82:	461a      	mov	r2, r3
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d88:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	461a      	mov	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	01db      	lsls	r3, r3, #7
 8005d94:	4413      	add	r3, r2
 8005d96:	3384      	adds	r3, #132	@ 0x84
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	6812      	ldr	r2, [r2, #0]
 8005d9e:	4611      	mov	r1, r2
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	01d2      	lsls	r2, r2, #7
 8005da4:	440a      	add	r2, r1
 8005da6:	3284      	adds	r2, #132	@ 0x84
 8005da8:	f043 0301 	orr.w	r3, r3, #1
 8005dac:	6013      	str	r3, [r2, #0]
}
 8005dae:	bf00      	nop
 8005db0:	3724      	adds	r7, #36	@ 0x24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr
	...

08005dbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d101      	bne.n	8005dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e267      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d075      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005dda:	4b88      	ldr	r3, [pc, #544]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 030c 	and.w	r3, r3, #12
 8005de2:	2b04      	cmp	r3, #4
 8005de4:	d00c      	beq.n	8005e00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005de6:	4b85      	ldr	r3, [pc, #532]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005dee:	2b08      	cmp	r3, #8
 8005df0:	d112      	bne.n	8005e18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005df2:	4b82      	ldr	r3, [pc, #520]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005dfe:	d10b      	bne.n	8005e18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e00:	4b7e      	ldr	r3, [pc, #504]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d05b      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x108>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d157      	bne.n	8005ec4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e242      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e20:	d106      	bne.n	8005e30 <HAL_RCC_OscConfig+0x74>
 8005e22:	4b76      	ldr	r3, [pc, #472]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a75      	ldr	r2, [pc, #468]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e2c:	6013      	str	r3, [r2, #0]
 8005e2e:	e01d      	b.n	8005e6c <HAL_RCC_OscConfig+0xb0>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e38:	d10c      	bne.n	8005e54 <HAL_RCC_OscConfig+0x98>
 8005e3a:	4b70      	ldr	r3, [pc, #448]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a6f      	ldr	r2, [pc, #444]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e44:	6013      	str	r3, [r2, #0]
 8005e46:	4b6d      	ldr	r3, [pc, #436]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a6c      	ldr	r2, [pc, #432]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e50:	6013      	str	r3, [r2, #0]
 8005e52:	e00b      	b.n	8005e6c <HAL_RCC_OscConfig+0xb0>
 8005e54:	4b69      	ldr	r3, [pc, #420]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a68      	ldr	r2, [pc, #416]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e5e:	6013      	str	r3, [r2, #0]
 8005e60:	4b66      	ldr	r3, [pc, #408]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a65      	ldr	r2, [pc, #404]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d013      	beq.n	8005e9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e74:	f7fc fc48 	bl	8002708 <HAL_GetTick>
 8005e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e7a:	e008      	b.n	8005e8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e7c:	f7fc fc44 	bl	8002708 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	2b64      	cmp	r3, #100	@ 0x64
 8005e88:	d901      	bls.n	8005e8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e207      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e8e:	4b5b      	ldr	r3, [pc, #364]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d0f0      	beq.n	8005e7c <HAL_RCC_OscConfig+0xc0>
 8005e9a:	e014      	b.n	8005ec6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e9c:	f7fc fc34 	bl	8002708 <HAL_GetTick>
 8005ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ea2:	e008      	b.n	8005eb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ea4:	f7fc fc30 	bl	8002708 <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b64      	cmp	r3, #100	@ 0x64
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e1f3      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005eb6:	4b51      	ldr	r3, [pc, #324]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1f0      	bne.n	8005ea4 <HAL_RCC_OscConfig+0xe8>
 8005ec2:	e000      	b.n	8005ec6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0302 	and.w	r3, r3, #2
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d063      	beq.n	8005f9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ed2:	4b4a      	ldr	r3, [pc, #296]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f003 030c 	and.w	r3, r3, #12
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00b      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ede:	4b47      	ldr	r3, [pc, #284]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ee6:	2b08      	cmp	r3, #8
 8005ee8:	d11c      	bne.n	8005f24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005eea:	4b44      	ldr	r3, [pc, #272]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d116      	bne.n	8005f24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ef6:	4b41      	ldr	r3, [pc, #260]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0302 	and.w	r3, r3, #2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d005      	beq.n	8005f0e <HAL_RCC_OscConfig+0x152>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d001      	beq.n	8005f0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e1c7      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f0e:	4b3b      	ldr	r3, [pc, #236]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	00db      	lsls	r3, r3, #3
 8005f1c:	4937      	ldr	r1, [pc, #220]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f22:	e03a      	b.n	8005f9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d020      	beq.n	8005f6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f2c:	4b34      	ldr	r3, [pc, #208]	@ (8006000 <HAL_RCC_OscConfig+0x244>)
 8005f2e:	2201      	movs	r2, #1
 8005f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f32:	f7fc fbe9 	bl	8002708 <HAL_GetTick>
 8005f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f38:	e008      	b.n	8005f4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f3a:	f7fc fbe5 	bl	8002708 <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d901      	bls.n	8005f4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e1a8      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d0f0      	beq.n	8005f3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f58:	4b28      	ldr	r3, [pc, #160]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	4925      	ldr	r1, [pc, #148]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	600b      	str	r3, [r1, #0]
 8005f6c:	e015      	b.n	8005f9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f6e:	4b24      	ldr	r3, [pc, #144]	@ (8006000 <HAL_RCC_OscConfig+0x244>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f74:	f7fc fbc8 	bl	8002708 <HAL_GetTick>
 8005f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f7a:	e008      	b.n	8005f8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f7c:	f7fc fbc4 	bl	8002708 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e187      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d1f0      	bne.n	8005f7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0308 	and.w	r3, r3, #8
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d036      	beq.n	8006014 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	695b      	ldr	r3, [r3, #20]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d016      	beq.n	8005fdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fae:	4b15      	ldr	r3, [pc, #84]	@ (8006004 <HAL_RCC_OscConfig+0x248>)
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb4:	f7fc fba8 	bl	8002708 <HAL_GetTick>
 8005fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fba:	e008      	b.n	8005fce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fbc:	f7fc fba4 	bl	8002708 <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d901      	bls.n	8005fce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e167      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fce:	4b0b      	ldr	r3, [pc, #44]	@ (8005ffc <HAL_RCC_OscConfig+0x240>)
 8005fd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d0f0      	beq.n	8005fbc <HAL_RCC_OscConfig+0x200>
 8005fda:	e01b      	b.n	8006014 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fdc:	4b09      	ldr	r3, [pc, #36]	@ (8006004 <HAL_RCC_OscConfig+0x248>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fe2:	f7fc fb91 	bl	8002708 <HAL_GetTick>
 8005fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe8:	e00e      	b.n	8006008 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fea:	f7fc fb8d 	bl	8002708 <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d907      	bls.n	8006008 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e150      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
 8005ffc:	40023800 	.word	0x40023800
 8006000:	42470000 	.word	0x42470000
 8006004:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006008:	4b88      	ldr	r3, [pc, #544]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 800600a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1ea      	bne.n	8005fea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 0304 	and.w	r3, r3, #4
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 8097 	beq.w	8006150 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006022:	2300      	movs	r3, #0
 8006024:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006026:	4b81      	ldr	r3, [pc, #516]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800602a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10f      	bne.n	8006052 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006032:	2300      	movs	r3, #0
 8006034:	60bb      	str	r3, [r7, #8]
 8006036:	4b7d      	ldr	r3, [pc, #500]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603a:	4a7c      	ldr	r2, [pc, #496]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 800603c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006040:	6413      	str	r3, [r2, #64]	@ 0x40
 8006042:	4b7a      	ldr	r3, [pc, #488]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800604a:	60bb      	str	r3, [r7, #8]
 800604c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800604e:	2301      	movs	r3, #1
 8006050:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006052:	4b77      	ldr	r3, [pc, #476]	@ (8006230 <HAL_RCC_OscConfig+0x474>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605a:	2b00      	cmp	r3, #0
 800605c:	d118      	bne.n	8006090 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800605e:	4b74      	ldr	r3, [pc, #464]	@ (8006230 <HAL_RCC_OscConfig+0x474>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a73      	ldr	r2, [pc, #460]	@ (8006230 <HAL_RCC_OscConfig+0x474>)
 8006064:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006068:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800606a:	f7fc fb4d 	bl	8002708 <HAL_GetTick>
 800606e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006070:	e008      	b.n	8006084 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006072:	f7fc fb49 	bl	8002708 <HAL_GetTick>
 8006076:	4602      	mov	r2, r0
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d901      	bls.n	8006084 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e10c      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006084:	4b6a      	ldr	r3, [pc, #424]	@ (8006230 <HAL_RCC_OscConfig+0x474>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800608c:	2b00      	cmp	r3, #0
 800608e:	d0f0      	beq.n	8006072 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	2b01      	cmp	r3, #1
 8006096:	d106      	bne.n	80060a6 <HAL_RCC_OscConfig+0x2ea>
 8006098:	4b64      	ldr	r3, [pc, #400]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 800609a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609c:	4a63      	ldr	r2, [pc, #396]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 800609e:	f043 0301 	orr.w	r3, r3, #1
 80060a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80060a4:	e01c      	b.n	80060e0 <HAL_RCC_OscConfig+0x324>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	2b05      	cmp	r3, #5
 80060ac:	d10c      	bne.n	80060c8 <HAL_RCC_OscConfig+0x30c>
 80060ae:	4b5f      	ldr	r3, [pc, #380]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b2:	4a5e      	ldr	r2, [pc, #376]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060b4:	f043 0304 	orr.w	r3, r3, #4
 80060b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80060ba:	4b5c      	ldr	r3, [pc, #368]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060be:	4a5b      	ldr	r2, [pc, #364]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060c0:	f043 0301 	orr.w	r3, r3, #1
 80060c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80060c6:	e00b      	b.n	80060e0 <HAL_RCC_OscConfig+0x324>
 80060c8:	4b58      	ldr	r3, [pc, #352]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060cc:	4a57      	ldr	r2, [pc, #348]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060ce:	f023 0301 	bic.w	r3, r3, #1
 80060d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80060d4:	4b55      	ldr	r3, [pc, #340]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d8:	4a54      	ldr	r2, [pc, #336]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80060da:	f023 0304 	bic.w	r3, r3, #4
 80060de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d015      	beq.n	8006114 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060e8:	f7fc fb0e 	bl	8002708 <HAL_GetTick>
 80060ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ee:	e00a      	b.n	8006106 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060f0:	f7fc fb0a 	bl	8002708 <HAL_GetTick>
 80060f4:	4602      	mov	r2, r0
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060fe:	4293      	cmp	r3, r2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e0cb      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006106:	4b49      	ldr	r3, [pc, #292]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d0ee      	beq.n	80060f0 <HAL_RCC_OscConfig+0x334>
 8006112:	e014      	b.n	800613e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006114:	f7fc faf8 	bl	8002708 <HAL_GetTick>
 8006118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800611a:	e00a      	b.n	8006132 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800611c:	f7fc faf4 	bl	8002708 <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800612a:	4293      	cmp	r3, r2
 800612c:	d901      	bls.n	8006132 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e0b5      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006132:	4b3e      	ldr	r3, [pc, #248]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1ee      	bne.n	800611c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800613e:	7dfb      	ldrb	r3, [r7, #23]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d105      	bne.n	8006150 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006144:	4b39      	ldr	r3, [pc, #228]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006148:	4a38      	ldr	r2, [pc, #224]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 800614a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800614e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 80a1 	beq.w	800629c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800615a:	4b34      	ldr	r3, [pc, #208]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f003 030c 	and.w	r3, r3, #12
 8006162:	2b08      	cmp	r3, #8
 8006164:	d05c      	beq.n	8006220 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	2b02      	cmp	r3, #2
 800616c:	d141      	bne.n	80061f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800616e:	4b31      	ldr	r3, [pc, #196]	@ (8006234 <HAL_RCC_OscConfig+0x478>)
 8006170:	2200      	movs	r2, #0
 8006172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006174:	f7fc fac8 	bl	8002708 <HAL_GetTick>
 8006178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800617a:	e008      	b.n	800618e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800617c:	f7fc fac4 	bl	8002708 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	2b02      	cmp	r3, #2
 8006188:	d901      	bls.n	800618e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e087      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800618e:	4b27      	ldr	r3, [pc, #156]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1f0      	bne.n	800617c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	69da      	ldr	r2, [r3, #28]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	431a      	orrs	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a8:	019b      	lsls	r3, r3, #6
 80061aa:	431a      	orrs	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b0:	085b      	lsrs	r3, r3, #1
 80061b2:	3b01      	subs	r3, #1
 80061b4:	041b      	lsls	r3, r3, #16
 80061b6:	431a      	orrs	r2, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061bc:	061b      	lsls	r3, r3, #24
 80061be:	491b      	ldr	r1, [pc, #108]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006234 <HAL_RCC_OscConfig+0x478>)
 80061c6:	2201      	movs	r2, #1
 80061c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ca:	f7fc fa9d 	bl	8002708 <HAL_GetTick>
 80061ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061d0:	e008      	b.n	80061e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061d2:	f7fc fa99 	bl	8002708 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d901      	bls.n	80061e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	e05c      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061e4:	4b11      	ldr	r3, [pc, #68]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d0f0      	beq.n	80061d2 <HAL_RCC_OscConfig+0x416>
 80061f0:	e054      	b.n	800629c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061f2:	4b10      	ldr	r3, [pc, #64]	@ (8006234 <HAL_RCC_OscConfig+0x478>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061f8:	f7fc fa86 	bl	8002708 <HAL_GetTick>
 80061fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061fe:	e008      	b.n	8006212 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006200:	f7fc fa82 	bl	8002708 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	2b02      	cmp	r3, #2
 800620c:	d901      	bls.n	8006212 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e045      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006212:	4b06      	ldr	r3, [pc, #24]	@ (800622c <HAL_RCC_OscConfig+0x470>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1f0      	bne.n	8006200 <HAL_RCC_OscConfig+0x444>
 800621e:	e03d      	b.n	800629c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d107      	bne.n	8006238 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e038      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
 800622c:	40023800 	.word	0x40023800
 8006230:	40007000 	.word	0x40007000
 8006234:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006238:	4b1b      	ldr	r3, [pc, #108]	@ (80062a8 <HAL_RCC_OscConfig+0x4ec>)
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	2b01      	cmp	r3, #1
 8006244:	d028      	beq.n	8006298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006250:	429a      	cmp	r2, r3
 8006252:	d121      	bne.n	8006298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625e:	429a      	cmp	r2, r3
 8006260:	d11a      	bne.n	8006298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006268:	4013      	ands	r3, r2
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800626e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006270:	4293      	cmp	r3, r2
 8006272:	d111      	bne.n	8006298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800627e:	085b      	lsrs	r3, r3, #1
 8006280:	3b01      	subs	r3, #1
 8006282:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006284:	429a      	cmp	r2, r3
 8006286:	d107      	bne.n	8006298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006292:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006294:	429a      	cmp	r2, r3
 8006296:	d001      	beq.n	800629c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e000      	b.n	800629e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3718      	adds	r7, #24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop
 80062a8:	40023800 	.word	0x40023800

080062ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d101      	bne.n	80062c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e0cc      	b.n	800645a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062c0:	4b68      	ldr	r3, [pc, #416]	@ (8006464 <HAL_RCC_ClockConfig+0x1b8>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 030f 	and.w	r3, r3, #15
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d90c      	bls.n	80062e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ce:	4b65      	ldr	r3, [pc, #404]	@ (8006464 <HAL_RCC_ClockConfig+0x1b8>)
 80062d0:	683a      	ldr	r2, [r7, #0]
 80062d2:	b2d2      	uxtb	r2, r2
 80062d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062d6:	4b63      	ldr	r3, [pc, #396]	@ (8006464 <HAL_RCC_ClockConfig+0x1b8>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 030f 	and.w	r3, r3, #15
 80062de:	683a      	ldr	r2, [r7, #0]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d001      	beq.n	80062e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e0b8      	b.n	800645a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0302 	and.w	r3, r3, #2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d020      	beq.n	8006336 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0304 	and.w	r3, r3, #4
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006300:	4b59      	ldr	r3, [pc, #356]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	4a58      	ldr	r2, [pc, #352]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 8006306:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800630a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 0308 	and.w	r3, r3, #8
 8006314:	2b00      	cmp	r3, #0
 8006316:	d005      	beq.n	8006324 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006318:	4b53      	ldr	r3, [pc, #332]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	4a52      	ldr	r2, [pc, #328]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800631e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006322:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006324:	4b50      	ldr	r3, [pc, #320]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	494d      	ldr	r1, [pc, #308]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 8006332:	4313      	orrs	r3, r2
 8006334:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 0301 	and.w	r3, r3, #1
 800633e:	2b00      	cmp	r3, #0
 8006340:	d044      	beq.n	80063cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d107      	bne.n	800635a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800634a:	4b47      	ldr	r3, [pc, #284]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d119      	bne.n	800638a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e07f      	b.n	800645a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	2b02      	cmp	r3, #2
 8006360:	d003      	beq.n	800636a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006366:	2b03      	cmp	r3, #3
 8006368:	d107      	bne.n	800637a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800636a:	4b3f      	ldr	r3, [pc, #252]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d109      	bne.n	800638a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e06f      	b.n	800645a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800637a:	4b3b      	ldr	r3, [pc, #236]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 0302 	and.w	r3, r3, #2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d101      	bne.n	800638a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e067      	b.n	800645a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800638a:	4b37      	ldr	r3, [pc, #220]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f023 0203 	bic.w	r2, r3, #3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	4934      	ldr	r1, [pc, #208]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 8006398:	4313      	orrs	r3, r2
 800639a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800639c:	f7fc f9b4 	bl	8002708 <HAL_GetTick>
 80063a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063a2:	e00a      	b.n	80063ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063a4:	f7fc f9b0 	bl	8002708 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e04f      	b.n	800645a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ba:	4b2b      	ldr	r3, [pc, #172]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f003 020c 	and.w	r2, r3, #12
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	009b      	lsls	r3, r3, #2
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d1eb      	bne.n	80063a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80063cc:	4b25      	ldr	r3, [pc, #148]	@ (8006464 <HAL_RCC_ClockConfig+0x1b8>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	683a      	ldr	r2, [r7, #0]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d20c      	bcs.n	80063f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063da:	4b22      	ldr	r3, [pc, #136]	@ (8006464 <HAL_RCC_ClockConfig+0x1b8>)
 80063dc:	683a      	ldr	r2, [r7, #0]
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063e2:	4b20      	ldr	r3, [pc, #128]	@ (8006464 <HAL_RCC_ClockConfig+0x1b8>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 030f 	and.w	r3, r3, #15
 80063ea:	683a      	ldr	r2, [r7, #0]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d001      	beq.n	80063f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e032      	b.n	800645a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 0304 	and.w	r3, r3, #4
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d008      	beq.n	8006412 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006400:	4b19      	ldr	r3, [pc, #100]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	4916      	ldr	r1, [pc, #88]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800640e:	4313      	orrs	r3, r2
 8006410:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 0308 	and.w	r3, r3, #8
 800641a:	2b00      	cmp	r3, #0
 800641c:	d009      	beq.n	8006432 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800641e:	4b12      	ldr	r3, [pc, #72]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	00db      	lsls	r3, r3, #3
 800642c:	490e      	ldr	r1, [pc, #56]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800642e:	4313      	orrs	r3, r2
 8006430:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006432:	f000 f821 	bl	8006478 <HAL_RCC_GetSysClockFreq>
 8006436:	4602      	mov	r2, r0
 8006438:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <HAL_RCC_ClockConfig+0x1bc>)
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	091b      	lsrs	r3, r3, #4
 800643e:	f003 030f 	and.w	r3, r3, #15
 8006442:	490a      	ldr	r1, [pc, #40]	@ (800646c <HAL_RCC_ClockConfig+0x1c0>)
 8006444:	5ccb      	ldrb	r3, [r1, r3]
 8006446:	fa22 f303 	lsr.w	r3, r2, r3
 800644a:	4a09      	ldr	r2, [pc, #36]	@ (8006470 <HAL_RCC_ClockConfig+0x1c4>)
 800644c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800644e:	4b09      	ldr	r3, [pc, #36]	@ (8006474 <HAL_RCC_ClockConfig+0x1c8>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4618      	mov	r0, r3
 8006454:	f7fb f844 	bl	80014e0 <HAL_InitTick>

  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	40023c00 	.word	0x40023c00
 8006468:	40023800 	.word	0x40023800
 800646c:	0800a418 	.word	0x0800a418
 8006470:	20000000 	.word	0x20000000
 8006474:	2000004c 	.word	0x2000004c

08006478 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800647c:	b094      	sub	sp, #80	@ 0x50
 800647e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006480:	2300      	movs	r3, #0
 8006482:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006484:	2300      	movs	r3, #0
 8006486:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800648c:	2300      	movs	r3, #0
 800648e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006490:	4b79      	ldr	r3, [pc, #484]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x200>)
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f003 030c 	and.w	r3, r3, #12
 8006498:	2b08      	cmp	r3, #8
 800649a:	d00d      	beq.n	80064b8 <HAL_RCC_GetSysClockFreq+0x40>
 800649c:	2b08      	cmp	r3, #8
 800649e:	f200 80e1 	bhi.w	8006664 <HAL_RCC_GetSysClockFreq+0x1ec>
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d002      	beq.n	80064ac <HAL_RCC_GetSysClockFreq+0x34>
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d003      	beq.n	80064b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80064aa:	e0db      	b.n	8006664 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064ac:	4b73      	ldr	r3, [pc, #460]	@ (800667c <HAL_RCC_GetSysClockFreq+0x204>)
 80064ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064b0:	e0db      	b.n	800666a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064b2:	4b73      	ldr	r3, [pc, #460]	@ (8006680 <HAL_RCC_GetSysClockFreq+0x208>)
 80064b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064b6:	e0d8      	b.n	800666a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064b8:	4b6f      	ldr	r3, [pc, #444]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x200>)
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064c2:	4b6d      	ldr	r3, [pc, #436]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x200>)
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d063      	beq.n	8006596 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ce:	4b6a      	ldr	r3, [pc, #424]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x200>)
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	099b      	lsrs	r3, r3, #6
 80064d4:	2200      	movs	r2, #0
 80064d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80064da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80064e2:	2300      	movs	r3, #0
 80064e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80064ea:	4622      	mov	r2, r4
 80064ec:	462b      	mov	r3, r5
 80064ee:	f04f 0000 	mov.w	r0, #0
 80064f2:	f04f 0100 	mov.w	r1, #0
 80064f6:	0159      	lsls	r1, r3, #5
 80064f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064fc:	0150      	lsls	r0, r2, #5
 80064fe:	4602      	mov	r2, r0
 8006500:	460b      	mov	r3, r1
 8006502:	4621      	mov	r1, r4
 8006504:	1a51      	subs	r1, r2, r1
 8006506:	6139      	str	r1, [r7, #16]
 8006508:	4629      	mov	r1, r5
 800650a:	eb63 0301 	sbc.w	r3, r3, r1
 800650e:	617b      	str	r3, [r7, #20]
 8006510:	f04f 0200 	mov.w	r2, #0
 8006514:	f04f 0300 	mov.w	r3, #0
 8006518:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800651c:	4659      	mov	r1, fp
 800651e:	018b      	lsls	r3, r1, #6
 8006520:	4651      	mov	r1, sl
 8006522:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006526:	4651      	mov	r1, sl
 8006528:	018a      	lsls	r2, r1, #6
 800652a:	4651      	mov	r1, sl
 800652c:	ebb2 0801 	subs.w	r8, r2, r1
 8006530:	4659      	mov	r1, fp
 8006532:	eb63 0901 	sbc.w	r9, r3, r1
 8006536:	f04f 0200 	mov.w	r2, #0
 800653a:	f04f 0300 	mov.w	r3, #0
 800653e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006542:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006546:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800654a:	4690      	mov	r8, r2
 800654c:	4699      	mov	r9, r3
 800654e:	4623      	mov	r3, r4
 8006550:	eb18 0303 	adds.w	r3, r8, r3
 8006554:	60bb      	str	r3, [r7, #8]
 8006556:	462b      	mov	r3, r5
 8006558:	eb49 0303 	adc.w	r3, r9, r3
 800655c:	60fb      	str	r3, [r7, #12]
 800655e:	f04f 0200 	mov.w	r2, #0
 8006562:	f04f 0300 	mov.w	r3, #0
 8006566:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800656a:	4629      	mov	r1, r5
 800656c:	024b      	lsls	r3, r1, #9
 800656e:	4621      	mov	r1, r4
 8006570:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006574:	4621      	mov	r1, r4
 8006576:	024a      	lsls	r2, r1, #9
 8006578:	4610      	mov	r0, r2
 800657a:	4619      	mov	r1, r3
 800657c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800657e:	2200      	movs	r2, #0
 8006580:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006582:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006584:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006588:	f7f9 fe32 	bl	80001f0 <__aeabi_uldivmod>
 800658c:	4602      	mov	r2, r0
 800658e:	460b      	mov	r3, r1
 8006590:	4613      	mov	r3, r2
 8006592:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006594:	e058      	b.n	8006648 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006596:	4b38      	ldr	r3, [pc, #224]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x200>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	099b      	lsrs	r3, r3, #6
 800659c:	2200      	movs	r2, #0
 800659e:	4618      	mov	r0, r3
 80065a0:	4611      	mov	r1, r2
 80065a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065a6:	623b      	str	r3, [r7, #32]
 80065a8:	2300      	movs	r3, #0
 80065aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065b0:	4642      	mov	r2, r8
 80065b2:	464b      	mov	r3, r9
 80065b4:	f04f 0000 	mov.w	r0, #0
 80065b8:	f04f 0100 	mov.w	r1, #0
 80065bc:	0159      	lsls	r1, r3, #5
 80065be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065c2:	0150      	lsls	r0, r2, #5
 80065c4:	4602      	mov	r2, r0
 80065c6:	460b      	mov	r3, r1
 80065c8:	4641      	mov	r1, r8
 80065ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80065ce:	4649      	mov	r1, r9
 80065d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80065e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80065e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80065e8:	ebb2 040a 	subs.w	r4, r2, sl
 80065ec:	eb63 050b 	sbc.w	r5, r3, fp
 80065f0:	f04f 0200 	mov.w	r2, #0
 80065f4:	f04f 0300 	mov.w	r3, #0
 80065f8:	00eb      	lsls	r3, r5, #3
 80065fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065fe:	00e2      	lsls	r2, r4, #3
 8006600:	4614      	mov	r4, r2
 8006602:	461d      	mov	r5, r3
 8006604:	4643      	mov	r3, r8
 8006606:	18e3      	adds	r3, r4, r3
 8006608:	603b      	str	r3, [r7, #0]
 800660a:	464b      	mov	r3, r9
 800660c:	eb45 0303 	adc.w	r3, r5, r3
 8006610:	607b      	str	r3, [r7, #4]
 8006612:	f04f 0200 	mov.w	r2, #0
 8006616:	f04f 0300 	mov.w	r3, #0
 800661a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800661e:	4629      	mov	r1, r5
 8006620:	028b      	lsls	r3, r1, #10
 8006622:	4621      	mov	r1, r4
 8006624:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006628:	4621      	mov	r1, r4
 800662a:	028a      	lsls	r2, r1, #10
 800662c:	4610      	mov	r0, r2
 800662e:	4619      	mov	r1, r3
 8006630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006632:	2200      	movs	r2, #0
 8006634:	61bb      	str	r3, [r7, #24]
 8006636:	61fa      	str	r2, [r7, #28]
 8006638:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800663c:	f7f9 fdd8 	bl	80001f0 <__aeabi_uldivmod>
 8006640:	4602      	mov	r2, r0
 8006642:	460b      	mov	r3, r1
 8006644:	4613      	mov	r3, r2
 8006646:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006648:	4b0b      	ldr	r3, [pc, #44]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x200>)
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	0c1b      	lsrs	r3, r3, #16
 800664e:	f003 0303 	and.w	r3, r3, #3
 8006652:	3301      	adds	r3, #1
 8006654:	005b      	lsls	r3, r3, #1
 8006656:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006658:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800665a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800665c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006660:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006662:	e002      	b.n	800666a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006664:	4b05      	ldr	r3, [pc, #20]	@ (800667c <HAL_RCC_GetSysClockFreq+0x204>)
 8006666:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006668:	bf00      	nop
    }
  }
  return sysclockfreq;
 800666a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800666c:	4618      	mov	r0, r3
 800666e:	3750      	adds	r7, #80	@ 0x50
 8006670:	46bd      	mov	sp, r7
 8006672:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006676:	bf00      	nop
 8006678:	40023800 	.word	0x40023800
 800667c:	00f42400 	.word	0x00f42400
 8006680:	007a1200 	.word	0x007a1200

08006684 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006684:	b480      	push	{r7}
 8006686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006688:	4b03      	ldr	r3, [pc, #12]	@ (8006698 <HAL_RCC_GetHCLKFreq+0x14>)
 800668a:	681b      	ldr	r3, [r3, #0]
}
 800668c:	4618      	mov	r0, r3
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	20000000 	.word	0x20000000

0800669c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80066a0:	f7ff fff0 	bl	8006684 <HAL_RCC_GetHCLKFreq>
 80066a4:	4602      	mov	r2, r0
 80066a6:	4b05      	ldr	r3, [pc, #20]	@ (80066bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	0a9b      	lsrs	r3, r3, #10
 80066ac:	f003 0307 	and.w	r3, r3, #7
 80066b0:	4903      	ldr	r1, [pc, #12]	@ (80066c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066b2:	5ccb      	ldrb	r3, [r1, r3]
 80066b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	40023800 	.word	0x40023800
 80066c0:	0800a428 	.word	0x0800a428

080066c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80066c8:	f7ff ffdc 	bl	8006684 <HAL_RCC_GetHCLKFreq>
 80066cc:	4602      	mov	r2, r0
 80066ce:	4b05      	ldr	r3, [pc, #20]	@ (80066e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	0b5b      	lsrs	r3, r3, #13
 80066d4:	f003 0307 	and.w	r3, r3, #7
 80066d8:	4903      	ldr	r1, [pc, #12]	@ (80066e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066da:	5ccb      	ldrb	r3, [r1, r3]
 80066dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	bd80      	pop	{r7, pc}
 80066e4:	40023800 	.word	0x40023800
 80066e8:	0800a428 	.word	0x0800a428

080066ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	220f      	movs	r2, #15
 80066fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80066fc:	4b12      	ldr	r3, [pc, #72]	@ (8006748 <HAL_RCC_GetClockConfig+0x5c>)
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f003 0203 	and.w	r2, r3, #3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006708:	4b0f      	ldr	r3, [pc, #60]	@ (8006748 <HAL_RCC_GetClockConfig+0x5c>)
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006714:	4b0c      	ldr	r3, [pc, #48]	@ (8006748 <HAL_RCC_GetClockConfig+0x5c>)
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006720:	4b09      	ldr	r3, [pc, #36]	@ (8006748 <HAL_RCC_GetClockConfig+0x5c>)
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	08db      	lsrs	r3, r3, #3
 8006726:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800672e:	4b07      	ldr	r3, [pc, #28]	@ (800674c <HAL_RCC_GetClockConfig+0x60>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 020f 	and.w	r2, r3, #15
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	601a      	str	r2, [r3, #0]
}
 800673a:	bf00      	nop
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr
 8006746:	bf00      	nop
 8006748:	40023800 	.word	0x40023800
 800674c:	40023c00 	.word	0x40023c00

08006750 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800675c:	2300      	movs	r3, #0
 800675e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10b      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006774:	2b00      	cmp	r3, #0
 8006776:	d105      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006780:	2b00      	cmp	r3, #0
 8006782:	d075      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006784:	4b91      	ldr	r3, [pc, #580]	@ (80069cc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006786:	2200      	movs	r2, #0
 8006788:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800678a:	f7fb ffbd 	bl	8002708 <HAL_GetTick>
 800678e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006790:	e008      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006792:	f7fb ffb9 	bl	8002708 <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	2b02      	cmp	r3, #2
 800679e:	d901      	bls.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e189      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067a4:	4b8a      	ldr	r3, [pc, #552]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1f0      	bne.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0301 	and.w	r3, r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d009      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	019a      	lsls	r2, r3, #6
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	071b      	lsls	r3, r3, #28
 80067c8:	4981      	ldr	r1, [pc, #516]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067ca:	4313      	orrs	r3, r2
 80067cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 0302 	and.w	r3, r3, #2
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d01f      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80067dc:	4b7c      	ldr	r3, [pc, #496]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067e2:	0f1b      	lsrs	r3, r3, #28
 80067e4:	f003 0307 	and.w	r3, r3, #7
 80067e8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	019a      	lsls	r2, r3, #6
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	061b      	lsls	r3, r3, #24
 80067f6:	431a      	orrs	r2, r3
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	071b      	lsls	r3, r3, #28
 80067fc:	4974      	ldr	r1, [pc, #464]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006804:	4b72      	ldr	r3, [pc, #456]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006806:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800680a:	f023 021f 	bic.w	r2, r3, #31
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	3b01      	subs	r3, #1
 8006814:	496e      	ldr	r1, [pc, #440]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006816:	4313      	orrs	r3, r2
 8006818:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00d      	beq.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	019a      	lsls	r2, r3, #6
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	061b      	lsls	r3, r3, #24
 8006834:	431a      	orrs	r2, r3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	071b      	lsls	r3, r3, #28
 800683c:	4964      	ldr	r1, [pc, #400]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800683e:	4313      	orrs	r3, r2
 8006840:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006844:	4b61      	ldr	r3, [pc, #388]	@ (80069cc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006846:	2201      	movs	r2, #1
 8006848:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800684a:	f7fb ff5d 	bl	8002708 <HAL_GetTick>
 800684e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006850:	e008      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006852:	f7fb ff59 	bl	8002708 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d901      	bls.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e129      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006864:	4b5a      	ldr	r3, [pc, #360]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d0f0      	beq.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d105      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006884:	2b00      	cmp	r3, #0
 8006886:	d079      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006888:	4b52      	ldr	r3, [pc, #328]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800688a:	2200      	movs	r2, #0
 800688c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800688e:	f7fb ff3b 	bl	8002708 <HAL_GetTick>
 8006892:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006894:	e008      	b.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006896:	f7fb ff37 	bl	8002708 <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d901      	bls.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e107      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80068a8:	4b49      	ldr	r3, [pc, #292]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068b4:	d0ef      	beq.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 0304 	and.w	r3, r3, #4
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d020      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80068c2:	4b43      	ldr	r3, [pc, #268]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c8:	0f1b      	lsrs	r3, r3, #28
 80068ca:	f003 0307 	and.w	r3, r3, #7
 80068ce:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	019a      	lsls	r2, r3, #6
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	061b      	lsls	r3, r3, #24
 80068dc:	431a      	orrs	r2, r3
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	071b      	lsls	r3, r3, #28
 80068e2:	493b      	ldr	r1, [pc, #236]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80068ea:	4b39      	ldr	r3, [pc, #228]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068f0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6a1b      	ldr	r3, [r3, #32]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	021b      	lsls	r3, r3, #8
 80068fc:	4934      	ldr	r1, [pc, #208]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0308 	and.w	r3, r3, #8
 800690c:	2b00      	cmp	r3, #0
 800690e:	d01e      	beq.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006910:	4b2f      	ldr	r3, [pc, #188]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006916:	0e1b      	lsrs	r3, r3, #24
 8006918:	f003 030f 	and.w	r3, r3, #15
 800691c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	019a      	lsls	r2, r3, #6
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	061b      	lsls	r3, r3, #24
 8006928:	431a      	orrs	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	071b      	lsls	r3, r3, #28
 8006930:	4927      	ldr	r1, [pc, #156]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006932:	4313      	orrs	r3, r2
 8006934:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006938:	4b25      	ldr	r3, [pc, #148]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800693a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800693e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006946:	4922      	ldr	r1, [pc, #136]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006948:	4313      	orrs	r3, r2
 800694a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800694e:	4b21      	ldr	r3, [pc, #132]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006950:	2201      	movs	r2, #1
 8006952:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006954:	f7fb fed8 	bl	8002708 <HAL_GetTick>
 8006958:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800695a:	e008      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800695c:	f7fb fed4 	bl	8002708 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d901      	bls.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e0a4      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800696e:	4b18      	ldr	r3, [pc, #96]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800697a:	d1ef      	bne.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0320 	and.w	r3, r3, #32
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 808b 	beq.w	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800698a:	2300      	movs	r3, #0
 800698c:	60fb      	str	r3, [r7, #12]
 800698e:	4b10      	ldr	r3, [pc, #64]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006992:	4a0f      	ldr	r2, [pc, #60]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006998:	6413      	str	r3, [r2, #64]	@ 0x40
 800699a:	4b0d      	ldr	r3, [pc, #52]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800699c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069a2:	60fb      	str	r3, [r7, #12]
 80069a4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80069a6:	4b0c      	ldr	r3, [pc, #48]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a0b      	ldr	r2, [pc, #44]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80069ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069b0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80069b2:	f7fb fea9 	bl	8002708 <HAL_GetTick>
 80069b6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80069b8:	e010      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069ba:	f7fb fea5 	bl	8002708 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d909      	bls.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e075      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80069cc:	42470068 	.word	0x42470068
 80069d0:	40023800 	.word	0x40023800
 80069d4:	42470070 	.word	0x42470070
 80069d8:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80069dc:	4b38      	ldr	r3, [pc, #224]	@ (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d0e8      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80069e8:	4b36      	ldr	r3, [pc, #216]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069f0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d02f      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d028      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a06:	4b2f      	ldr	r3, [pc, #188]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a0e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a10:	4b2d      	ldr	r3, [pc, #180]	@ (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006a12:	2201      	movs	r2, #1
 8006a14:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a16:	4b2c      	ldr	r3, [pc, #176]	@ (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006a18:	2200      	movs	r2, #0
 8006a1a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006a1c:	4a29      	ldr	r2, [pc, #164]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006a22:	4b28      	ldr	r3, [pc, #160]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d114      	bne.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006a2e:	f7fb fe6b 	bl	8002708 <HAL_GetTick>
 8006a32:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a34:	e00a      	b.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a36:	f7fb fe67 	bl	8002708 <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d901      	bls.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e035      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a50:	f003 0302 	and.w	r3, r3, #2
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d0ee      	beq.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a64:	d10d      	bne.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006a66:	4b17      	ldr	r3, [pc, #92]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a72:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006a76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a7a:	4912      	ldr	r1, [pc, #72]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	608b      	str	r3, [r1, #8]
 8006a80:	e005      	b.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006a82:	4b10      	ldr	r3, [pc, #64]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	4a0f      	ldr	r2, [pc, #60]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a88:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006a8c:	6093      	str	r3, [r2, #8]
 8006a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a9a:	490a      	ldr	r1, [pc, #40]	@ (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0310 	and.w	r3, r3, #16
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d004      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006ab2:	4b06      	ldr	r3, [pc, #24]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006ab4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3718      	adds	r7, #24
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	40007000 	.word	0x40007000
 8006ac4:	40023800 	.word	0x40023800
 8006ac8:	42470e40 	.word	0x42470e40
 8006acc:	424711e0 	.word	0x424711e0

08006ad0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b082      	sub	sp, #8
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e025      	b.n	8006b30 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d106      	bne.n	8006afe <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f7fa fce7 	bl	80014cc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2202      	movs	r2, #2
 8006b02:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	4619      	mov	r1, r3
 8006b10:	4610      	mov	r0, r2
 8006b12:	f001 fda9 	bl	8008668 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6818      	ldr	r0, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	6839      	ldr	r1, [r7, #0]
 8006b22:	f001 fdfe 	bl	8008722 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3708      	adds	r7, #8
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006b4a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006b4c:	7dfb      	ldrb	r3, [r7, #23]
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d101      	bne.n	8006b56 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006b52:	2302      	movs	r3, #2
 8006b54:	e021      	b.n	8006b9a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006b56:	7dfb      	ldrb	r3, [r7, #23]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d002      	beq.n	8006b62 <HAL_SDRAM_SendCommand+0x2a>
 8006b5c:	7dfb      	ldrb	r3, [r7, #23]
 8006b5e:	2b05      	cmp	r3, #5
 8006b60:	d118      	bne.n	8006b94 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2202      	movs	r2, #2
 8006b66:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	68b9      	ldr	r1, [r7, #8]
 8006b72:	4618      	mov	r0, r3
 8006b74:	f001 fe3e 	bl	80087f4 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	d104      	bne.n	8006b8a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2205      	movs	r2, #5
 8006b84:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006b88:	e006      	b.n	8006b98 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006b92:	e001      	b.n	8006b98 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e000      	b.n	8006b9a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3718      	adds	r7, #24
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}

08006ba2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b082      	sub	sp, #8
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
 8006baa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d101      	bne.n	8006bbc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006bb8:	2302      	movs	r3, #2
 8006bba:	e016      	b.n	8006bea <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d10f      	bne.n	8006be8 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6839      	ldr	r1, [r7, #0]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f001 fe49 	bl	800886e <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
 8006be6:	e000      	b.n	8006bea <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3708      	adds	r7, #8
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b082      	sub	sp, #8
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d101      	bne.n	8006c04 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e07b      	b.n	8006cfc <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d108      	bne.n	8006c1e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c14:	d009      	beq.n	8006c2a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	61da      	str	r2, [r3, #28]
 8006c1c:	e005      	b.n	8006c2a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d106      	bne.n	8006c4a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f7fa fadf 	bl	8001208 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c60:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006c72:	431a      	orrs	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	f003 0302 	and.w	r3, r3, #2
 8006c86:	431a      	orrs	r2, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	695b      	ldr	r3, [r3, #20]
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	431a      	orrs	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c9a:	431a      	orrs	r2, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	69db      	ldr	r3, [r3, #28]
 8006ca0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ca4:	431a      	orrs	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cae:	ea42 0103 	orr.w	r1, r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	699b      	ldr	r3, [r3, #24]
 8006cc6:	0c1b      	lsrs	r3, r3, #16
 8006cc8:	f003 0104 	and.w	r1, r3, #4
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd0:	f003 0210 	and.w	r2, r3, #16
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	69da      	ldr	r2, [r3, #28]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3708      	adds	r7, #8
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b082      	sub	sp, #8
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d101      	bne.n	8006d16 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e01a      	b.n	8006d4c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2202      	movs	r2, #2
 8006d1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d2c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f7fa fab2 	bl	8001298 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b088      	sub	sp, #32
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	4613      	mov	r3, r2
 8006d62:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d64:	f7fb fcd0 	bl	8002708 <HAL_GetTick>
 8006d68:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006d6a:	88fb      	ldrh	r3, [r7, #6]
 8006d6c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d001      	beq.n	8006d7e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006d7a:	2302      	movs	r3, #2
 8006d7c:	e12a      	b.n	8006fd4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <HAL_SPI_Transmit+0x36>
 8006d84:	88fb      	ldrh	r3, [r7, #6]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e122      	b.n	8006fd4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d101      	bne.n	8006d9c <HAL_SPI_Transmit+0x48>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	e11b      	b.n	8006fd4 <HAL_SPI_Transmit+0x280>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2203      	movs	r2, #3
 8006da8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2200      	movs	r2, #0
 8006db0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	88fa      	ldrh	r2, [r7, #6]
 8006dbc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	88fa      	ldrh	r2, [r7, #6]
 8006dc2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2200      	movs	r2, #0
 8006de0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dea:	d10f      	bne.n	8006e0c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dfa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e0a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e16:	2b40      	cmp	r3, #64	@ 0x40
 8006e18:	d007      	beq.n	8006e2a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e32:	d152      	bne.n	8006eda <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <HAL_SPI_Transmit+0xee>
 8006e3c:	8b7b      	ldrh	r3, [r7, #26]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d145      	bne.n	8006ece <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e46:	881a      	ldrh	r2, [r3, #0]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e52:	1c9a      	adds	r2, r3, #2
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006e66:	e032      	b.n	8006ece <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d112      	bne.n	8006e9c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e7a:	881a      	ldrh	r2, [r3, #0]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e86:	1c9a      	adds	r2, r3, #2
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	3b01      	subs	r3, #1
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006e9a:	e018      	b.n	8006ece <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e9c:	f7fb fc34 	bl	8002708 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d803      	bhi.n	8006eb4 <HAL_SPI_Transmit+0x160>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb2:	d102      	bne.n	8006eba <HAL_SPI_Transmit+0x166>
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d109      	bne.n	8006ece <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e082      	b.n	8006fd4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1c7      	bne.n	8006e68 <HAL_SPI_Transmit+0x114>
 8006ed8:	e053      	b.n	8006f82 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d002      	beq.n	8006ee8 <HAL_SPI_Transmit+0x194>
 8006ee2:	8b7b      	ldrh	r3, [r7, #26]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d147      	bne.n	8006f78 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	330c      	adds	r3, #12
 8006ef2:	7812      	ldrb	r2, [r2, #0]
 8006ef4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	3b01      	subs	r3, #1
 8006f08:	b29a      	uxth	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006f0e:	e033      	b.n	8006f78 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 0302 	and.w	r3, r3, #2
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d113      	bne.n	8006f46 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	330c      	adds	r3, #12
 8006f28:	7812      	ldrb	r2, [r2, #0]
 8006f2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f30:	1c5a      	adds	r2, r3, #1
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	b29a      	uxth	r2, r3
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006f44:	e018      	b.n	8006f78 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f46:	f7fb fbdf 	bl	8002708 <HAL_GetTick>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	1ad3      	subs	r3, r2, r3
 8006f50:	683a      	ldr	r2, [r7, #0]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d803      	bhi.n	8006f5e <HAL_SPI_Transmit+0x20a>
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5c:	d102      	bne.n	8006f64 <HAL_SPI_Transmit+0x210>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d109      	bne.n	8006f78 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e02d      	b.n	8006fd4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d1c6      	bne.n	8006f10 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	6839      	ldr	r1, [r7, #0]
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f000 fbe6 	bl	8007758 <SPI_EndRxTxTransaction>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d002      	beq.n	8006f98 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2220      	movs	r2, #32
 8006f96:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d10a      	bne.n	8006fb6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	617b      	str	r3, [r7, #20]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	617b      	str	r3, [r7, #20]
 8006fb4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d001      	beq.n	8006fd2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e000      	b.n	8006fd4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
  }
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3720      	adds	r7, #32
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b088      	sub	sp, #32
 8006fe0:	af02      	add	r7, sp, #8
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	603b      	str	r3, [r7, #0]
 8006fe8:	4613      	mov	r3, r2
 8006fea:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d001      	beq.n	8006ffc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	e104      	b.n	8007206 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d002      	beq.n	8007008 <HAL_SPI_Receive+0x2c>
 8007002:	88fb      	ldrh	r3, [r7, #6]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d101      	bne.n	800700c <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e0fc      	b.n	8007206 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007014:	d112      	bne.n	800703c <HAL_SPI_Receive+0x60>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d10e      	bne.n	800703c <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2204      	movs	r2, #4
 8007022:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007026:	88fa      	ldrh	r2, [r7, #6]
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	4613      	mov	r3, r2
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	68b9      	ldr	r1, [r7, #8]
 8007032:	68f8      	ldr	r0, [r7, #12]
 8007034:	f000 f8eb 	bl	800720e <HAL_SPI_TransmitReceive>
 8007038:	4603      	mov	r3, r0
 800703a:	e0e4      	b.n	8007206 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800703c:	f7fb fb64 	bl	8002708 <HAL_GetTick>
 8007040:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007048:	2b01      	cmp	r3, #1
 800704a:	d101      	bne.n	8007050 <HAL_SPI_Receive+0x74>
 800704c:	2302      	movs	r3, #2
 800704e:	e0da      	b.n	8007206 <HAL_SPI_Receive+0x22a>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2204      	movs	r2, #4
 800705c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	88fa      	ldrh	r2, [r7, #6]
 8007070:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	88fa      	ldrh	r2, [r7, #6]
 8007076:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800709e:	d10f      	bne.n	80070c0 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070ae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80070be:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ca:	2b40      	cmp	r3, #64	@ 0x40
 80070cc:	d007      	beq.n	80070de <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070dc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d170      	bne.n	80071c8 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80070e6:	e035      	b.n	8007154 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d115      	bne.n	8007122 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f103 020c 	add.w	r2, r3, #12
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007102:	7812      	ldrb	r2, [r2, #0]
 8007104:	b2d2      	uxtb	r2, r2
 8007106:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800710c:	1c5a      	adds	r2, r3, #1
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29a      	uxth	r2, r3
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007120:	e018      	b.n	8007154 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007122:	f7fb faf1 	bl	8002708 <HAL_GetTick>
 8007126:	4602      	mov	r2, r0
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	683a      	ldr	r2, [r7, #0]
 800712e:	429a      	cmp	r2, r3
 8007130:	d803      	bhi.n	800713a <HAL_SPI_Receive+0x15e>
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007138:	d102      	bne.n	8007140 <HAL_SPI_Receive+0x164>
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d109      	bne.n	8007154 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e058      	b.n	8007206 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007158:	b29b      	uxth	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1c4      	bne.n	80070e8 <HAL_SPI_Receive+0x10c>
 800715e:	e038      	b.n	80071d2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b01      	cmp	r3, #1
 800716c:	d113      	bne.n	8007196 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68da      	ldr	r2, [r3, #12]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007178:	b292      	uxth	r2, r2
 800717a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007180:	1c9a      	adds	r2, r3, #2
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800718a:	b29b      	uxth	r3, r3
 800718c:	3b01      	subs	r3, #1
 800718e:	b29a      	uxth	r2, r3
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007194:	e018      	b.n	80071c8 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007196:	f7fb fab7 	bl	8002708 <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	683a      	ldr	r2, [r7, #0]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d803      	bhi.n	80071ae <HAL_SPI_Receive+0x1d2>
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ac:	d102      	bne.n	80071b4 <HAL_SPI_Receive+0x1d8>
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d109      	bne.n	80071c8 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e01e      	b.n	8007206 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1c6      	bne.n	8007160 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80071d2:	697a      	ldr	r2, [r7, #20]
 80071d4:	6839      	ldr	r1, [r7, #0]
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 fa58 	bl	800768c <SPI_EndRxTransaction>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d002      	beq.n	80071e8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2220      	movs	r2, #32
 80071e6:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	e000      	b.n	8007206 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007204:	2300      	movs	r3, #0
  }
}
 8007206:	4618      	mov	r0, r3
 8007208:	3718      	adds	r7, #24
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b08a      	sub	sp, #40	@ 0x28
 8007212:	af00      	add	r7, sp, #0
 8007214:	60f8      	str	r0, [r7, #12]
 8007216:	60b9      	str	r1, [r7, #8]
 8007218:	607a      	str	r2, [r7, #4]
 800721a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800721c:	2301      	movs	r3, #1
 800721e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007220:	f7fb fa72 	bl	8002708 <HAL_GetTick>
 8007224:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800722c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007234:	887b      	ldrh	r3, [r7, #2]
 8007236:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007238:	7ffb      	ldrb	r3, [r7, #31]
 800723a:	2b01      	cmp	r3, #1
 800723c:	d00c      	beq.n	8007258 <HAL_SPI_TransmitReceive+0x4a>
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007244:	d106      	bne.n	8007254 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d102      	bne.n	8007254 <HAL_SPI_TransmitReceive+0x46>
 800724e:	7ffb      	ldrb	r3, [r7, #31]
 8007250:	2b04      	cmp	r3, #4
 8007252:	d001      	beq.n	8007258 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007254:	2302      	movs	r3, #2
 8007256:	e17f      	b.n	8007558 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d005      	beq.n	800726a <HAL_SPI_TransmitReceive+0x5c>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d002      	beq.n	800726a <HAL_SPI_TransmitReceive+0x5c>
 8007264:	887b      	ldrh	r3, [r7, #2]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d101      	bne.n	800726e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e174      	b.n	8007558 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007274:	2b01      	cmp	r3, #1
 8007276:	d101      	bne.n	800727c <HAL_SPI_TransmitReceive+0x6e>
 8007278:	2302      	movs	r3, #2
 800727a:	e16d      	b.n	8007558 <HAL_SPI_TransmitReceive+0x34a>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800728a:	b2db      	uxtb	r3, r3
 800728c:	2b04      	cmp	r3, #4
 800728e:	d003      	beq.n	8007298 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2205      	movs	r2, #5
 8007294:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	687a      	ldr	r2, [r7, #4]
 80072a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	887a      	ldrh	r2, [r7, #2]
 80072a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	887a      	ldrh	r2, [r7, #2]
 80072ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	887a      	ldrh	r2, [r7, #2]
 80072ba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	887a      	ldrh	r2, [r7, #2]
 80072c0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2200      	movs	r2, #0
 80072cc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d8:	2b40      	cmp	r3, #64	@ 0x40
 80072da:	d007      	beq.n	80072ec <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072f4:	d17e      	bne.n	80073f4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d002      	beq.n	8007304 <HAL_SPI_TransmitReceive+0xf6>
 80072fe:	8afb      	ldrh	r3, [r7, #22]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d16c      	bne.n	80073de <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007308:	881a      	ldrh	r2, [r3, #0]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007314:	1c9a      	adds	r2, r3, #2
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800731e:	b29b      	uxth	r3, r3
 8007320:	3b01      	subs	r3, #1
 8007322:	b29a      	uxth	r2, r3
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007328:	e059      	b.n	80073de <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b02      	cmp	r3, #2
 8007336:	d11b      	bne.n	8007370 <HAL_SPI_TransmitReceive+0x162>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800733c:	b29b      	uxth	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d016      	beq.n	8007370 <HAL_SPI_TransmitReceive+0x162>
 8007342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007344:	2b01      	cmp	r3, #1
 8007346:	d113      	bne.n	8007370 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734c:	881a      	ldrh	r2, [r3, #0]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007358:	1c9a      	adds	r2, r3, #2
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007362:	b29b      	uxth	r3, r3
 8007364:	3b01      	subs	r3, #1
 8007366:	b29a      	uxth	r2, r3
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800736c:	2300      	movs	r3, #0
 800736e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	2b01      	cmp	r3, #1
 800737c:	d119      	bne.n	80073b2 <HAL_SPI_TransmitReceive+0x1a4>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007382:	b29b      	uxth	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d014      	beq.n	80073b2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68da      	ldr	r2, [r3, #12]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007392:	b292      	uxth	r2, r2
 8007394:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800739a:	1c9a      	adds	r2, r3, #2
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	3b01      	subs	r3, #1
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073ae:	2301      	movs	r3, #1
 80073b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80073b2:	f7fb f9a9 	bl	8002708 <HAL_GetTick>
 80073b6:	4602      	mov	r2, r0
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	1ad3      	subs	r3, r2, r3
 80073bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073be:	429a      	cmp	r2, r3
 80073c0:	d80d      	bhi.n	80073de <HAL_SPI_TransmitReceive+0x1d0>
 80073c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c8:	d009      	beq.n	80073de <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e0bc      	b.n	8007558 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1a0      	bne.n	800732a <HAL_SPI_TransmitReceive+0x11c>
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d19b      	bne.n	800732a <HAL_SPI_TransmitReceive+0x11c>
 80073f2:	e082      	b.n	80074fa <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d002      	beq.n	8007402 <HAL_SPI_TransmitReceive+0x1f4>
 80073fc:	8afb      	ldrh	r3, [r7, #22]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d171      	bne.n	80074e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	330c      	adds	r3, #12
 800740c:	7812      	ldrb	r2, [r2, #0]
 800740e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007414:	1c5a      	adds	r2, r3, #1
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800741e:	b29b      	uxth	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	b29a      	uxth	r2, r3
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007428:	e05d      	b.n	80074e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f003 0302 	and.w	r3, r3, #2
 8007434:	2b02      	cmp	r3, #2
 8007436:	d11c      	bne.n	8007472 <HAL_SPI_TransmitReceive+0x264>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d017      	beq.n	8007472 <HAL_SPI_TransmitReceive+0x264>
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	2b01      	cmp	r3, #1
 8007446:	d114      	bne.n	8007472 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	330c      	adds	r3, #12
 8007452:	7812      	ldrb	r2, [r2, #0]
 8007454:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007464:	b29b      	uxth	r3, r3
 8007466:	3b01      	subs	r3, #1
 8007468:	b29a      	uxth	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800746e:	2300      	movs	r3, #0
 8007470:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f003 0301 	and.w	r3, r3, #1
 800747c:	2b01      	cmp	r3, #1
 800747e:	d119      	bne.n	80074b4 <HAL_SPI_TransmitReceive+0x2a6>
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007484:	b29b      	uxth	r3, r3
 8007486:	2b00      	cmp	r3, #0
 8007488:	d014      	beq.n	80074b4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	68da      	ldr	r2, [r3, #12]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007494:	b2d2      	uxtb	r2, r2
 8007496:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749c:	1c5a      	adds	r2, r3, #1
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	3b01      	subs	r3, #1
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074b0:	2301      	movs	r3, #1
 80074b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80074b4:	f7fb f928 	bl	8002708 <HAL_GetTick>
 80074b8:	4602      	mov	r2, r0
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d803      	bhi.n	80074cc <HAL_SPI_TransmitReceive+0x2be>
 80074c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ca:	d102      	bne.n	80074d2 <HAL_SPI_TransmitReceive+0x2c4>
 80074cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d109      	bne.n	80074e6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2201      	movs	r2, #1
 80074d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e038      	b.n	8007558 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d19c      	bne.n	800742a <HAL_SPI_TransmitReceive+0x21c>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d197      	bne.n	800742a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074fa:	6a3a      	ldr	r2, [r7, #32]
 80074fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074fe:	68f8      	ldr	r0, [r7, #12]
 8007500:	f000 f92a 	bl	8007758 <SPI_EndRxTxTransaction>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d008      	beq.n	800751c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2220      	movs	r2, #32
 800750e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e01d      	b.n	8007558 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10a      	bne.n	800753a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007524:	2300      	movs	r3, #0
 8007526:	613b      	str	r3, [r7, #16]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	613b      	str	r3, [r7, #16]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	613b      	str	r3, [r7, #16]
 8007538:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2200      	movs	r2, #0
 8007546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800754e:	2b00      	cmp	r3, #0
 8007550:	d001      	beq.n	8007556 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e000      	b.n	8007558 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007556:	2300      	movs	r3, #0
  }
}
 8007558:	4618      	mov	r0, r3
 800755a:	3728      	adds	r7, #40	@ 0x28
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800756e:	b2db      	uxtb	r3, r3
}
 8007570:	4618      	mov	r0, r3
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b088      	sub	sp, #32
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	603b      	str	r3, [r7, #0]
 8007588:	4613      	mov	r3, r2
 800758a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800758c:	f7fb f8bc 	bl	8002708 <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007594:	1a9b      	subs	r3, r3, r2
 8007596:	683a      	ldr	r2, [r7, #0]
 8007598:	4413      	add	r3, r2
 800759a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800759c:	f7fb f8b4 	bl	8002708 <HAL_GetTick>
 80075a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80075a2:	4b39      	ldr	r3, [pc, #228]	@ (8007688 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	015b      	lsls	r3, r3, #5
 80075a8:	0d1b      	lsrs	r3, r3, #20
 80075aa:	69fa      	ldr	r2, [r7, #28]
 80075ac:	fb02 f303 	mul.w	r3, r2, r3
 80075b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075b2:	e055      	b.n	8007660 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ba:	d051      	beq.n	8007660 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075bc:	f7fb f8a4 	bl	8002708 <HAL_GetTick>
 80075c0:	4602      	mov	r2, r0
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	69fa      	ldr	r2, [r7, #28]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d902      	bls.n	80075d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d13d      	bne.n	800764e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	685a      	ldr	r2, [r3, #4]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075ea:	d111      	bne.n	8007610 <SPI_WaitFlagStateUntilTimeout+0x94>
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075f4:	d004      	beq.n	8007600 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075fe:	d107      	bne.n	8007610 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800760e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007614:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007618:	d10f      	bne.n	800763a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007628:	601a      	str	r2, [r3, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007638:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2201      	movs	r2, #1
 800763e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e018      	b.n	8007680 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d102      	bne.n	800765a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007654:	2300      	movs	r3, #0
 8007656:	61fb      	str	r3, [r7, #28]
 8007658:	e002      	b.n	8007660 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	3b01      	subs	r3, #1
 800765e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	689a      	ldr	r2, [r3, #8]
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	4013      	ands	r3, r2
 800766a:	68ba      	ldr	r2, [r7, #8]
 800766c:	429a      	cmp	r2, r3
 800766e:	bf0c      	ite	eq
 8007670:	2301      	moveq	r3, #1
 8007672:	2300      	movne	r3, #0
 8007674:	b2db      	uxtb	r3, r3
 8007676:	461a      	mov	r2, r3
 8007678:	79fb      	ldrb	r3, [r7, #7]
 800767a:	429a      	cmp	r2, r3
 800767c:	d19a      	bne.n	80075b4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	3720      	adds	r7, #32
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}
 8007688:	20000000 	.word	0x20000000

0800768c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b086      	sub	sp, #24
 8007690:	af02      	add	r7, sp, #8
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076a0:	d111      	bne.n	80076c6 <SPI_EndRxTransaction+0x3a>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076aa:	d004      	beq.n	80076b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076b4:	d107      	bne.n	80076c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076c4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076ce:	d12a      	bne.n	8007726 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076d8:	d012      	beq.n	8007700 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	9300      	str	r3, [sp, #0]
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2200      	movs	r2, #0
 80076e2:	2180      	movs	r1, #128	@ 0x80
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f7ff ff49 	bl	800757c <SPI_WaitFlagStateUntilTimeout>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d02d      	beq.n	800774c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f4:	f043 0220 	orr.w	r2, r3, #32
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80076fc:	2303      	movs	r3, #3
 80076fe:	e026      	b.n	800774e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	2200      	movs	r2, #0
 8007708:	2101      	movs	r1, #1
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f7ff ff36 	bl	800757c <SPI_WaitFlagStateUntilTimeout>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d01a      	beq.n	800774c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800771a:	f043 0220 	orr.w	r2, r3, #32
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e013      	b.n	800774e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	9300      	str	r3, [sp, #0]
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	2200      	movs	r2, #0
 800772e:	2101      	movs	r1, #1
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f7ff ff23 	bl	800757c <SPI_WaitFlagStateUntilTimeout>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d007      	beq.n	800774c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007740:	f043 0220 	orr.w	r2, r3, #32
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e000      	b.n	800774e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
	...

08007758 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b088      	sub	sp, #32
 800775c:	af02      	add	r7, sp, #8
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	9300      	str	r3, [sp, #0]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	2201      	movs	r2, #1
 800776c:	2102      	movs	r1, #2
 800776e:	68f8      	ldr	r0, [r7, #12]
 8007770:	f7ff ff04 	bl	800757c <SPI_WaitFlagStateUntilTimeout>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d007      	beq.n	800778a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777e:	f043 0220 	orr.w	r2, r3, #32
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e032      	b.n	80077f0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800778a:	4b1b      	ldr	r3, [pc, #108]	@ (80077f8 <SPI_EndRxTxTransaction+0xa0>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a1b      	ldr	r2, [pc, #108]	@ (80077fc <SPI_EndRxTxTransaction+0xa4>)
 8007790:	fba2 2303 	umull	r2, r3, r2, r3
 8007794:	0d5b      	lsrs	r3, r3, #21
 8007796:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800779a:	fb02 f303 	mul.w	r3, r2, r3
 800779e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077a8:	d112      	bne.n	80077d0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2200      	movs	r2, #0
 80077b2:	2180      	movs	r1, #128	@ 0x80
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f7ff fee1 	bl	800757c <SPI_WaitFlagStateUntilTimeout>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d016      	beq.n	80077ee <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077c4:	f043 0220 	orr.w	r2, r3, #32
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e00f      	b.n	80077f0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d00a      	beq.n	80077ec <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	3b01      	subs	r3, #1
 80077da:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e6:	2b80      	cmp	r3, #128	@ 0x80
 80077e8:	d0f2      	beq.n	80077d0 <SPI_EndRxTxTransaction+0x78>
 80077ea:	e000      	b.n	80077ee <SPI_EndRxTxTransaction+0x96>
        break;
 80077ec:	bf00      	nop
  }

  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3718      	adds	r7, #24
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	20000000 	.word	0x20000000
 80077fc:	165e9f81 	.word	0x165e9f81

08007800 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d101      	bne.n	8007812 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e041      	b.n	8007896 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007818:	b2db      	uxtb	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d106      	bne.n	800782c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7f9 fd54 	bl	80012d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2202      	movs	r2, #2
 8007830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	3304      	adds	r3, #4
 800783c:	4619      	mov	r1, r3
 800783e:	4610      	mov	r0, r2
 8007840:	f000 fa7e 	bl	8007d40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
	...

080078a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d001      	beq.n	80078b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e04e      	b.n	8007956 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2202      	movs	r2, #2
 80078bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68da      	ldr	r2, [r3, #12]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f042 0201 	orr.w	r2, r2, #1
 80078ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a23      	ldr	r2, [pc, #140]	@ (8007964 <HAL_TIM_Base_Start_IT+0xc4>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d022      	beq.n	8007920 <HAL_TIM_Base_Start_IT+0x80>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078e2:	d01d      	beq.n	8007920 <HAL_TIM_Base_Start_IT+0x80>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a1f      	ldr	r2, [pc, #124]	@ (8007968 <HAL_TIM_Base_Start_IT+0xc8>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d018      	beq.n	8007920 <HAL_TIM_Base_Start_IT+0x80>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a1e      	ldr	r2, [pc, #120]	@ (800796c <HAL_TIM_Base_Start_IT+0xcc>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d013      	beq.n	8007920 <HAL_TIM_Base_Start_IT+0x80>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a1c      	ldr	r2, [pc, #112]	@ (8007970 <HAL_TIM_Base_Start_IT+0xd0>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d00e      	beq.n	8007920 <HAL_TIM_Base_Start_IT+0x80>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a1b      	ldr	r2, [pc, #108]	@ (8007974 <HAL_TIM_Base_Start_IT+0xd4>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d009      	beq.n	8007920 <HAL_TIM_Base_Start_IT+0x80>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a19      	ldr	r2, [pc, #100]	@ (8007978 <HAL_TIM_Base_Start_IT+0xd8>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d004      	beq.n	8007920 <HAL_TIM_Base_Start_IT+0x80>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a18      	ldr	r2, [pc, #96]	@ (800797c <HAL_TIM_Base_Start_IT+0xdc>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d111      	bne.n	8007944 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f003 0307 	and.w	r3, r3, #7
 800792a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2b06      	cmp	r3, #6
 8007930:	d010      	beq.n	8007954 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f042 0201 	orr.w	r2, r2, #1
 8007940:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007942:	e007      	b.n	8007954 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f042 0201 	orr.w	r2, r2, #1
 8007952:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3714      	adds	r7, #20
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	40010000 	.word	0x40010000
 8007968:	40000400 	.word	0x40000400
 800796c:	40000800 	.word	0x40000800
 8007970:	40000c00 	.word	0x40000c00
 8007974:	40010400 	.word	0x40010400
 8007978:	40014000 	.word	0x40014000
 800797c:	40001800 	.word	0x40001800

08007980 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d020      	beq.n	80079e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f003 0302 	and.w	r3, r3, #2
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d01b      	beq.n	80079e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f06f 0202 	mvn.w	r2, #2
 80079b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2201      	movs	r2, #1
 80079ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	699b      	ldr	r3, [r3, #24]
 80079c2:	f003 0303 	and.w	r3, r3, #3
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d003      	beq.n	80079d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 f999 	bl	8007d02 <HAL_TIM_IC_CaptureCallback>
 80079d0:	e005      	b.n	80079de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 f98b 	bl	8007cee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 f99c 	bl	8007d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	f003 0304 	and.w	r3, r3, #4
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d020      	beq.n	8007a30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f003 0304 	and.w	r3, r3, #4
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d01b      	beq.n	8007a30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f06f 0204 	mvn.w	r2, #4
 8007a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2202      	movs	r2, #2
 8007a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	699b      	ldr	r3, [r3, #24]
 8007a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d003      	beq.n	8007a1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 f973 	bl	8007d02 <HAL_TIM_IC_CaptureCallback>
 8007a1c:	e005      	b.n	8007a2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 f965 	bl	8007cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 f976 	bl	8007d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	f003 0308 	and.w	r3, r3, #8
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d020      	beq.n	8007a7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f003 0308 	and.w	r3, r3, #8
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d01b      	beq.n	8007a7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f06f 0208 	mvn.w	r2, #8
 8007a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2204      	movs	r2, #4
 8007a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	f003 0303 	and.w	r3, r3, #3
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d003      	beq.n	8007a6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f94d 	bl	8007d02 <HAL_TIM_IC_CaptureCallback>
 8007a68:	e005      	b.n	8007a76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 f93f 	bl	8007cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 f950 	bl	8007d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	f003 0310 	and.w	r3, r3, #16
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d020      	beq.n	8007ac8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f003 0310 	and.w	r3, r3, #16
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d01b      	beq.n	8007ac8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f06f 0210 	mvn.w	r2, #16
 8007a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2208      	movs	r2, #8
 8007a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	69db      	ldr	r3, [r3, #28]
 8007aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 f927 	bl	8007d02 <HAL_TIM_IC_CaptureCallback>
 8007ab4:	e005      	b.n	8007ac2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 f919 	bl	8007cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f92a 	bl	8007d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	f003 0301 	and.w	r3, r3, #1
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00c      	beq.n	8007aec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f003 0301 	and.w	r3, r3, #1
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d007      	beq.n	8007aec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f06f 0201 	mvn.w	r2, #1
 8007ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7f9 fa96 	bl	8001018 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00c      	beq.n	8007b10 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d007      	beq.n	8007b10 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 fade 	bl	80080cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d00c      	beq.n	8007b34 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d007      	beq.n	8007b34 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 f8fb 	bl	8007d2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f003 0320 	and.w	r3, r3, #32
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d00c      	beq.n	8007b58 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f003 0320 	and.w	r3, r3, #32
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d007      	beq.n	8007b58 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f06f 0220 	mvn.w	r2, #32
 8007b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fab0 	bl	80080b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b58:	bf00      	nop
 8007b5a:	3710      	adds	r7, #16
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d101      	bne.n	8007b7c <HAL_TIM_ConfigClockSource+0x1c>
 8007b78:	2302      	movs	r3, #2
 8007b7a:	e0b4      	b.n	8007ce6 <HAL_TIM_ConfigClockSource+0x186>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2202      	movs	r2, #2
 8007b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007b9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ba2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68ba      	ldr	r2, [r7, #8]
 8007baa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bb4:	d03e      	beq.n	8007c34 <HAL_TIM_ConfigClockSource+0xd4>
 8007bb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bba:	f200 8087 	bhi.w	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bc2:	f000 8086 	beq.w	8007cd2 <HAL_TIM_ConfigClockSource+0x172>
 8007bc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bca:	d87f      	bhi.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007bcc:	2b70      	cmp	r3, #112	@ 0x70
 8007bce:	d01a      	beq.n	8007c06 <HAL_TIM_ConfigClockSource+0xa6>
 8007bd0:	2b70      	cmp	r3, #112	@ 0x70
 8007bd2:	d87b      	bhi.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007bd4:	2b60      	cmp	r3, #96	@ 0x60
 8007bd6:	d050      	beq.n	8007c7a <HAL_TIM_ConfigClockSource+0x11a>
 8007bd8:	2b60      	cmp	r3, #96	@ 0x60
 8007bda:	d877      	bhi.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007bdc:	2b50      	cmp	r3, #80	@ 0x50
 8007bde:	d03c      	beq.n	8007c5a <HAL_TIM_ConfigClockSource+0xfa>
 8007be0:	2b50      	cmp	r3, #80	@ 0x50
 8007be2:	d873      	bhi.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007be4:	2b40      	cmp	r3, #64	@ 0x40
 8007be6:	d058      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x13a>
 8007be8:	2b40      	cmp	r3, #64	@ 0x40
 8007bea:	d86f      	bhi.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007bec:	2b30      	cmp	r3, #48	@ 0x30
 8007bee:	d064      	beq.n	8007cba <HAL_TIM_ConfigClockSource+0x15a>
 8007bf0:	2b30      	cmp	r3, #48	@ 0x30
 8007bf2:	d86b      	bhi.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007bf4:	2b20      	cmp	r3, #32
 8007bf6:	d060      	beq.n	8007cba <HAL_TIM_ConfigClockSource+0x15a>
 8007bf8:	2b20      	cmp	r3, #32
 8007bfa:	d867      	bhi.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d05c      	beq.n	8007cba <HAL_TIM_ConfigClockSource+0x15a>
 8007c00:	2b10      	cmp	r3, #16
 8007c02:	d05a      	beq.n	8007cba <HAL_TIM_ConfigClockSource+0x15a>
 8007c04:	e062      	b.n	8007ccc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c16:	f000 f9b3 	bl	8007f80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007c28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	68ba      	ldr	r2, [r7, #8]
 8007c30:	609a      	str	r2, [r3, #8]
      break;
 8007c32:	e04f      	b.n	8007cd4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c44:	f000 f99c 	bl	8007f80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	689a      	ldr	r2, [r3, #8]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c56:	609a      	str	r2, [r3, #8]
      break;
 8007c58:	e03c      	b.n	8007cd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c66:	461a      	mov	r2, r3
 8007c68:	f000 f910 	bl	8007e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2150      	movs	r1, #80	@ 0x50
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 f969 	bl	8007f4a <TIM_ITRx_SetConfig>
      break;
 8007c78:	e02c      	b.n	8007cd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c86:	461a      	mov	r2, r3
 8007c88:	f000 f92f 	bl	8007eea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2160      	movs	r1, #96	@ 0x60
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 f959 	bl	8007f4a <TIM_ITRx_SetConfig>
      break;
 8007c98:	e01c      	b.n	8007cd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	f000 f8f0 	bl	8007e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2140      	movs	r1, #64	@ 0x40
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f000 f949 	bl	8007f4a <TIM_ITRx_SetConfig>
      break;
 8007cb8:	e00c      	b.n	8007cd4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4619      	mov	r1, r3
 8007cc4:	4610      	mov	r0, r2
 8007cc6:	f000 f940 	bl	8007f4a <TIM_ITRx_SetConfig>
      break;
 8007cca:	e003      	b.n	8007cd4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	73fb      	strb	r3, [r7, #15]
      break;
 8007cd0:	e000      	b.n	8007cd4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007cd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3710      	adds	r7, #16
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b083      	sub	sp, #12
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cf6:	bf00      	nop
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr

08007d02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d02:	b480      	push	{r7}
 8007d04:	b083      	sub	sp, #12
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d0a:	bf00      	nop
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr

08007d16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d16:	b480      	push	{r7}
 8007d18:	b083      	sub	sp, #12
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d1e:	bf00      	nop
 8007d20:	370c      	adds	r7, #12
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr

08007d2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d2a:	b480      	push	{r7}
 8007d2c:	b083      	sub	sp, #12
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d32:	bf00      	nop
 8007d34:	370c      	adds	r7, #12
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
	...

08007d40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b085      	sub	sp, #20
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a43      	ldr	r2, [pc, #268]	@ (8007e60 <TIM_Base_SetConfig+0x120>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d013      	beq.n	8007d80 <TIM_Base_SetConfig+0x40>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d5e:	d00f      	beq.n	8007d80 <TIM_Base_SetConfig+0x40>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a40      	ldr	r2, [pc, #256]	@ (8007e64 <TIM_Base_SetConfig+0x124>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d00b      	beq.n	8007d80 <TIM_Base_SetConfig+0x40>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	4a3f      	ldr	r2, [pc, #252]	@ (8007e68 <TIM_Base_SetConfig+0x128>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d007      	beq.n	8007d80 <TIM_Base_SetConfig+0x40>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4a3e      	ldr	r2, [pc, #248]	@ (8007e6c <TIM_Base_SetConfig+0x12c>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d003      	beq.n	8007d80 <TIM_Base_SetConfig+0x40>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	4a3d      	ldr	r2, [pc, #244]	@ (8007e70 <TIM_Base_SetConfig+0x130>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d108      	bne.n	8007d92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	68fa      	ldr	r2, [r7, #12]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a32      	ldr	r2, [pc, #200]	@ (8007e60 <TIM_Base_SetConfig+0x120>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d02b      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007da0:	d027      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a2f      	ldr	r2, [pc, #188]	@ (8007e64 <TIM_Base_SetConfig+0x124>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d023      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a2e      	ldr	r2, [pc, #184]	@ (8007e68 <TIM_Base_SetConfig+0x128>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d01f      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a2d      	ldr	r2, [pc, #180]	@ (8007e6c <TIM_Base_SetConfig+0x12c>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d01b      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a2c      	ldr	r2, [pc, #176]	@ (8007e70 <TIM_Base_SetConfig+0x130>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d017      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4a2b      	ldr	r2, [pc, #172]	@ (8007e74 <TIM_Base_SetConfig+0x134>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d013      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a2a      	ldr	r2, [pc, #168]	@ (8007e78 <TIM_Base_SetConfig+0x138>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d00f      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a29      	ldr	r2, [pc, #164]	@ (8007e7c <TIM_Base_SetConfig+0x13c>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d00b      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a28      	ldr	r2, [pc, #160]	@ (8007e80 <TIM_Base_SetConfig+0x140>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d007      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a27      	ldr	r2, [pc, #156]	@ (8007e84 <TIM_Base_SetConfig+0x144>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d003      	beq.n	8007df2 <TIM_Base_SetConfig+0xb2>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a26      	ldr	r2, [pc, #152]	@ (8007e88 <TIM_Base_SetConfig+0x148>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d108      	bne.n	8007e04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007df8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	68fa      	ldr	r2, [r7, #12]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	689a      	ldr	r2, [r3, #8]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a0e      	ldr	r2, [pc, #56]	@ (8007e60 <TIM_Base_SetConfig+0x120>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d003      	beq.n	8007e32 <TIM_Base_SetConfig+0xf2>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a10      	ldr	r2, [pc, #64]	@ (8007e70 <TIM_Base_SetConfig+0x130>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d103      	bne.n	8007e3a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	691a      	ldr	r2, [r3, #16]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f043 0204 	orr.w	r2, r3, #4
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	601a      	str	r2, [r3, #0]
}
 8007e52:	bf00      	nop
 8007e54:	3714      	adds	r7, #20
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	40010000 	.word	0x40010000
 8007e64:	40000400 	.word	0x40000400
 8007e68:	40000800 	.word	0x40000800
 8007e6c:	40000c00 	.word	0x40000c00
 8007e70:	40010400 	.word	0x40010400
 8007e74:	40014000 	.word	0x40014000
 8007e78:	40014400 	.word	0x40014400
 8007e7c:	40014800 	.word	0x40014800
 8007e80:	40001800 	.word	0x40001800
 8007e84:	40001c00 	.word	0x40001c00
 8007e88:	40002000 	.word	0x40002000

08007e8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b087      	sub	sp, #28
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	60f8      	str	r0, [r7, #12]
 8007e94:	60b9      	str	r1, [r7, #8]
 8007e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6a1b      	ldr	r3, [r3, #32]
 8007e9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6a1b      	ldr	r3, [r3, #32]
 8007ea2:	f023 0201 	bic.w	r2, r3, #1
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007eb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	011b      	lsls	r3, r3, #4
 8007ebc:	693a      	ldr	r2, [r7, #16]
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	f023 030a 	bic.w	r3, r3, #10
 8007ec8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007eca:	697a      	ldr	r2, [r7, #20]
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	693a      	ldr	r2, [r7, #16]
 8007ed6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	621a      	str	r2, [r3, #32]
}
 8007ede:	bf00      	nop
 8007ee0:	371c      	adds	r7, #28
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr

08007eea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007eea:	b480      	push	{r7}
 8007eec:	b087      	sub	sp, #28
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	60f8      	str	r0, [r7, #12]
 8007ef2:	60b9      	str	r1, [r7, #8]
 8007ef4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6a1b      	ldr	r3, [r3, #32]
 8007efa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6a1b      	ldr	r3, [r3, #32]
 8007f00:	f023 0210 	bic.w	r2, r3, #16
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	031b      	lsls	r3, r3, #12
 8007f1a:	693a      	ldr	r2, [r7, #16]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	011b      	lsls	r3, r3, #4
 8007f2c:	697a      	ldr	r2, [r7, #20]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	621a      	str	r2, [r3, #32]
}
 8007f3e:	bf00      	nop
 8007f40:	371c      	adds	r7, #28
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr

08007f4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b085      	sub	sp, #20
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
 8007f52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	f043 0307 	orr.w	r3, r3, #7
 8007f6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	609a      	str	r2, [r3, #8]
}
 8007f74:	bf00      	nop
 8007f76:	3714      	adds	r7, #20
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b087      	sub	sp, #28
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	607a      	str	r2, [r7, #4]
 8007f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	021a      	lsls	r2, r3, #8
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	431a      	orrs	r2, r3
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	697a      	ldr	r2, [r7, #20]
 8007faa:	4313      	orrs	r3, r2
 8007fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	697a      	ldr	r2, [r7, #20]
 8007fb2:	609a      	str	r2, [r3, #8]
}
 8007fb4:	bf00      	nop
 8007fb6:	371c      	adds	r7, #28
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b085      	sub	sp, #20
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d101      	bne.n	8007fd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fd4:	2302      	movs	r3, #2
 8007fd6:	e05a      	b.n	800808e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2202      	movs	r2, #2
 8007fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ffe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	4313      	orrs	r3, r2
 8008008:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a21      	ldr	r2, [pc, #132]	@ (800809c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d022      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008024:	d01d      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a1d      	ldr	r2, [pc, #116]	@ (80080a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d018      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a1b      	ldr	r2, [pc, #108]	@ (80080a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d013      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a1a      	ldr	r2, [pc, #104]	@ (80080a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d00e      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a18      	ldr	r2, [pc, #96]	@ (80080ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d009      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a17      	ldr	r2, [pc, #92]	@ (80080b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d004      	beq.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a15      	ldr	r2, [pc, #84]	@ (80080b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d10c      	bne.n	800807c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008068:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	68ba      	ldr	r2, [r7, #8]
 8008070:	4313      	orrs	r3, r2
 8008072:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68ba      	ldr	r2, [r7, #8]
 800807a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800808c:	2300      	movs	r3, #0
}
 800808e:	4618      	mov	r0, r3
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	40010000 	.word	0x40010000
 80080a0:	40000400 	.word	0x40000400
 80080a4:	40000800 	.word	0x40000800
 80080a8:	40000c00 	.word	0x40000c00
 80080ac:	40010400 	.word	0x40010400
 80080b0:	40014000 	.word	0x40014000
 80080b4:	40001800 	.word	0x40001800

080080b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b083      	sub	sp, #12
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080c0:	bf00      	nop
 80080c2:	370c      	adds	r7, #12
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr

080080cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080d4:	bf00      	nop
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e042      	b.n	8008178 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d106      	bne.n	800810c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f7f9 f906 	bl	8001318 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2224      	movs	r2, #36	@ 0x24
 8008110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	68da      	ldr	r2, [r3, #12]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008122:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f82b 	bl	8008180 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	691a      	ldr	r2, [r3, #16]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008138:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	695a      	ldr	r2, [r3, #20]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008148:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68da      	ldr	r2, [r3, #12]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008158:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2200      	movs	r2, #0
 800815e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2220      	movs	r2, #32
 8008164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2220      	movs	r2, #32
 800816c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3708      	adds	r7, #8
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008184:	b0c0      	sub	sp, #256	@ 0x100
 8008186:	af00      	add	r7, sp, #0
 8008188:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800818c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800819c:	68d9      	ldr	r1, [r3, #12]
 800819e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	ea40 0301 	orr.w	r3, r0, r1
 80081a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80081aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081ae:	689a      	ldr	r2, [r3, #8]
 80081b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	431a      	orrs	r2, r3
 80081b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081bc:	695b      	ldr	r3, [r3, #20]
 80081be:	431a      	orrs	r2, r3
 80081c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081c4:	69db      	ldr	r3, [r3, #28]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80081cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80081d8:	f021 010c 	bic.w	r1, r1, #12
 80081dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081e6:	430b      	orrs	r3, r1
 80081e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80081f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081fa:	6999      	ldr	r1, [r3, #24]
 80081fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	ea40 0301 	orr.w	r3, r0, r1
 8008206:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	4b8f      	ldr	r3, [pc, #572]	@ (800844c <UART_SetConfig+0x2cc>)
 8008210:	429a      	cmp	r2, r3
 8008212:	d005      	beq.n	8008220 <UART_SetConfig+0xa0>
 8008214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	4b8d      	ldr	r3, [pc, #564]	@ (8008450 <UART_SetConfig+0x2d0>)
 800821c:	429a      	cmp	r2, r3
 800821e:	d104      	bne.n	800822a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008220:	f7fe fa50 	bl	80066c4 <HAL_RCC_GetPCLK2Freq>
 8008224:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008228:	e003      	b.n	8008232 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800822a:	f7fe fa37 	bl	800669c <HAL_RCC_GetPCLK1Freq>
 800822e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008236:	69db      	ldr	r3, [r3, #28]
 8008238:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800823c:	f040 810c 	bne.w	8008458 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008244:	2200      	movs	r2, #0
 8008246:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800824a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800824e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008252:	4622      	mov	r2, r4
 8008254:	462b      	mov	r3, r5
 8008256:	1891      	adds	r1, r2, r2
 8008258:	65b9      	str	r1, [r7, #88]	@ 0x58
 800825a:	415b      	adcs	r3, r3
 800825c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800825e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008262:	4621      	mov	r1, r4
 8008264:	eb12 0801 	adds.w	r8, r2, r1
 8008268:	4629      	mov	r1, r5
 800826a:	eb43 0901 	adc.w	r9, r3, r1
 800826e:	f04f 0200 	mov.w	r2, #0
 8008272:	f04f 0300 	mov.w	r3, #0
 8008276:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800827a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800827e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008282:	4690      	mov	r8, r2
 8008284:	4699      	mov	r9, r3
 8008286:	4623      	mov	r3, r4
 8008288:	eb18 0303 	adds.w	r3, r8, r3
 800828c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008290:	462b      	mov	r3, r5
 8008292:	eb49 0303 	adc.w	r3, r9, r3
 8008296:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800829a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80082a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80082aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80082ae:	460b      	mov	r3, r1
 80082b0:	18db      	adds	r3, r3, r3
 80082b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80082b4:	4613      	mov	r3, r2
 80082b6:	eb42 0303 	adc.w	r3, r2, r3
 80082ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80082bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80082c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80082c4:	f7f7 ff94 	bl	80001f0 <__aeabi_uldivmod>
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4b61      	ldr	r3, [pc, #388]	@ (8008454 <UART_SetConfig+0x2d4>)
 80082ce:	fba3 2302 	umull	r2, r3, r3, r2
 80082d2:	095b      	lsrs	r3, r3, #5
 80082d4:	011c      	lsls	r4, r3, #4
 80082d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082da:	2200      	movs	r2, #0
 80082dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80082e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80082e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80082e8:	4642      	mov	r2, r8
 80082ea:	464b      	mov	r3, r9
 80082ec:	1891      	adds	r1, r2, r2
 80082ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80082f0:	415b      	adcs	r3, r3
 80082f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80082f8:	4641      	mov	r1, r8
 80082fa:	eb12 0a01 	adds.w	sl, r2, r1
 80082fe:	4649      	mov	r1, r9
 8008300:	eb43 0b01 	adc.w	fp, r3, r1
 8008304:	f04f 0200 	mov.w	r2, #0
 8008308:	f04f 0300 	mov.w	r3, #0
 800830c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008310:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008314:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008318:	4692      	mov	sl, r2
 800831a:	469b      	mov	fp, r3
 800831c:	4643      	mov	r3, r8
 800831e:	eb1a 0303 	adds.w	r3, sl, r3
 8008322:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008326:	464b      	mov	r3, r9
 8008328:	eb4b 0303 	adc.w	r3, fp, r3
 800832c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800833c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008340:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008344:	460b      	mov	r3, r1
 8008346:	18db      	adds	r3, r3, r3
 8008348:	643b      	str	r3, [r7, #64]	@ 0x40
 800834a:	4613      	mov	r3, r2
 800834c:	eb42 0303 	adc.w	r3, r2, r3
 8008350:	647b      	str	r3, [r7, #68]	@ 0x44
 8008352:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008356:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800835a:	f7f7 ff49 	bl	80001f0 <__aeabi_uldivmod>
 800835e:	4602      	mov	r2, r0
 8008360:	460b      	mov	r3, r1
 8008362:	4611      	mov	r1, r2
 8008364:	4b3b      	ldr	r3, [pc, #236]	@ (8008454 <UART_SetConfig+0x2d4>)
 8008366:	fba3 2301 	umull	r2, r3, r3, r1
 800836a:	095b      	lsrs	r3, r3, #5
 800836c:	2264      	movs	r2, #100	@ 0x64
 800836e:	fb02 f303 	mul.w	r3, r2, r3
 8008372:	1acb      	subs	r3, r1, r3
 8008374:	00db      	lsls	r3, r3, #3
 8008376:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800837a:	4b36      	ldr	r3, [pc, #216]	@ (8008454 <UART_SetConfig+0x2d4>)
 800837c:	fba3 2302 	umull	r2, r3, r3, r2
 8008380:	095b      	lsrs	r3, r3, #5
 8008382:	005b      	lsls	r3, r3, #1
 8008384:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008388:	441c      	add	r4, r3
 800838a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800838e:	2200      	movs	r2, #0
 8008390:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008394:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008398:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800839c:	4642      	mov	r2, r8
 800839e:	464b      	mov	r3, r9
 80083a0:	1891      	adds	r1, r2, r2
 80083a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80083a4:	415b      	adcs	r3, r3
 80083a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80083ac:	4641      	mov	r1, r8
 80083ae:	1851      	adds	r1, r2, r1
 80083b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80083b2:	4649      	mov	r1, r9
 80083b4:	414b      	adcs	r3, r1
 80083b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80083b8:	f04f 0200 	mov.w	r2, #0
 80083bc:	f04f 0300 	mov.w	r3, #0
 80083c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80083c4:	4659      	mov	r1, fp
 80083c6:	00cb      	lsls	r3, r1, #3
 80083c8:	4651      	mov	r1, sl
 80083ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083ce:	4651      	mov	r1, sl
 80083d0:	00ca      	lsls	r2, r1, #3
 80083d2:	4610      	mov	r0, r2
 80083d4:	4619      	mov	r1, r3
 80083d6:	4603      	mov	r3, r0
 80083d8:	4642      	mov	r2, r8
 80083da:	189b      	adds	r3, r3, r2
 80083dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083e0:	464b      	mov	r3, r9
 80083e2:	460a      	mov	r2, r1
 80083e4:	eb42 0303 	adc.w	r3, r2, r3
 80083e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80083f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80083fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008400:	460b      	mov	r3, r1
 8008402:	18db      	adds	r3, r3, r3
 8008404:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008406:	4613      	mov	r3, r2
 8008408:	eb42 0303 	adc.w	r3, r2, r3
 800840c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800840e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008412:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008416:	f7f7 feeb 	bl	80001f0 <__aeabi_uldivmod>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	4b0d      	ldr	r3, [pc, #52]	@ (8008454 <UART_SetConfig+0x2d4>)
 8008420:	fba3 1302 	umull	r1, r3, r3, r2
 8008424:	095b      	lsrs	r3, r3, #5
 8008426:	2164      	movs	r1, #100	@ 0x64
 8008428:	fb01 f303 	mul.w	r3, r1, r3
 800842c:	1ad3      	subs	r3, r2, r3
 800842e:	00db      	lsls	r3, r3, #3
 8008430:	3332      	adds	r3, #50	@ 0x32
 8008432:	4a08      	ldr	r2, [pc, #32]	@ (8008454 <UART_SetConfig+0x2d4>)
 8008434:	fba2 2303 	umull	r2, r3, r2, r3
 8008438:	095b      	lsrs	r3, r3, #5
 800843a:	f003 0207 	and.w	r2, r3, #7
 800843e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4422      	add	r2, r4
 8008446:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008448:	e106      	b.n	8008658 <UART_SetConfig+0x4d8>
 800844a:	bf00      	nop
 800844c:	40011000 	.word	0x40011000
 8008450:	40011400 	.word	0x40011400
 8008454:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800845c:	2200      	movs	r2, #0
 800845e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008462:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008466:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800846a:	4642      	mov	r2, r8
 800846c:	464b      	mov	r3, r9
 800846e:	1891      	adds	r1, r2, r2
 8008470:	6239      	str	r1, [r7, #32]
 8008472:	415b      	adcs	r3, r3
 8008474:	627b      	str	r3, [r7, #36]	@ 0x24
 8008476:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800847a:	4641      	mov	r1, r8
 800847c:	1854      	adds	r4, r2, r1
 800847e:	4649      	mov	r1, r9
 8008480:	eb43 0501 	adc.w	r5, r3, r1
 8008484:	f04f 0200 	mov.w	r2, #0
 8008488:	f04f 0300 	mov.w	r3, #0
 800848c:	00eb      	lsls	r3, r5, #3
 800848e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008492:	00e2      	lsls	r2, r4, #3
 8008494:	4614      	mov	r4, r2
 8008496:	461d      	mov	r5, r3
 8008498:	4643      	mov	r3, r8
 800849a:	18e3      	adds	r3, r4, r3
 800849c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80084a0:	464b      	mov	r3, r9
 80084a2:	eb45 0303 	adc.w	r3, r5, r3
 80084a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80084aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80084b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80084ba:	f04f 0200 	mov.w	r2, #0
 80084be:	f04f 0300 	mov.w	r3, #0
 80084c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80084c6:	4629      	mov	r1, r5
 80084c8:	008b      	lsls	r3, r1, #2
 80084ca:	4621      	mov	r1, r4
 80084cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084d0:	4621      	mov	r1, r4
 80084d2:	008a      	lsls	r2, r1, #2
 80084d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80084d8:	f7f7 fe8a 	bl	80001f0 <__aeabi_uldivmod>
 80084dc:	4602      	mov	r2, r0
 80084de:	460b      	mov	r3, r1
 80084e0:	4b60      	ldr	r3, [pc, #384]	@ (8008664 <UART_SetConfig+0x4e4>)
 80084e2:	fba3 2302 	umull	r2, r3, r3, r2
 80084e6:	095b      	lsrs	r3, r3, #5
 80084e8:	011c      	lsls	r4, r3, #4
 80084ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084ee:	2200      	movs	r2, #0
 80084f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80084f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80084f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80084fc:	4642      	mov	r2, r8
 80084fe:	464b      	mov	r3, r9
 8008500:	1891      	adds	r1, r2, r2
 8008502:	61b9      	str	r1, [r7, #24]
 8008504:	415b      	adcs	r3, r3
 8008506:	61fb      	str	r3, [r7, #28]
 8008508:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800850c:	4641      	mov	r1, r8
 800850e:	1851      	adds	r1, r2, r1
 8008510:	6139      	str	r1, [r7, #16]
 8008512:	4649      	mov	r1, r9
 8008514:	414b      	adcs	r3, r1
 8008516:	617b      	str	r3, [r7, #20]
 8008518:	f04f 0200 	mov.w	r2, #0
 800851c:	f04f 0300 	mov.w	r3, #0
 8008520:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008524:	4659      	mov	r1, fp
 8008526:	00cb      	lsls	r3, r1, #3
 8008528:	4651      	mov	r1, sl
 800852a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800852e:	4651      	mov	r1, sl
 8008530:	00ca      	lsls	r2, r1, #3
 8008532:	4610      	mov	r0, r2
 8008534:	4619      	mov	r1, r3
 8008536:	4603      	mov	r3, r0
 8008538:	4642      	mov	r2, r8
 800853a:	189b      	adds	r3, r3, r2
 800853c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008540:	464b      	mov	r3, r9
 8008542:	460a      	mov	r2, r1
 8008544:	eb42 0303 	adc.w	r3, r2, r3
 8008548:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800854c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008556:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008558:	f04f 0200 	mov.w	r2, #0
 800855c:	f04f 0300 	mov.w	r3, #0
 8008560:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008564:	4649      	mov	r1, r9
 8008566:	008b      	lsls	r3, r1, #2
 8008568:	4641      	mov	r1, r8
 800856a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800856e:	4641      	mov	r1, r8
 8008570:	008a      	lsls	r2, r1, #2
 8008572:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008576:	f7f7 fe3b 	bl	80001f0 <__aeabi_uldivmod>
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	4611      	mov	r1, r2
 8008580:	4b38      	ldr	r3, [pc, #224]	@ (8008664 <UART_SetConfig+0x4e4>)
 8008582:	fba3 2301 	umull	r2, r3, r3, r1
 8008586:	095b      	lsrs	r3, r3, #5
 8008588:	2264      	movs	r2, #100	@ 0x64
 800858a:	fb02 f303 	mul.w	r3, r2, r3
 800858e:	1acb      	subs	r3, r1, r3
 8008590:	011b      	lsls	r3, r3, #4
 8008592:	3332      	adds	r3, #50	@ 0x32
 8008594:	4a33      	ldr	r2, [pc, #204]	@ (8008664 <UART_SetConfig+0x4e4>)
 8008596:	fba2 2303 	umull	r2, r3, r2, r3
 800859a:	095b      	lsrs	r3, r3, #5
 800859c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80085a0:	441c      	add	r4, r3
 80085a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085a6:	2200      	movs	r2, #0
 80085a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80085aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80085ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80085b0:	4642      	mov	r2, r8
 80085b2:	464b      	mov	r3, r9
 80085b4:	1891      	adds	r1, r2, r2
 80085b6:	60b9      	str	r1, [r7, #8]
 80085b8:	415b      	adcs	r3, r3
 80085ba:	60fb      	str	r3, [r7, #12]
 80085bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80085c0:	4641      	mov	r1, r8
 80085c2:	1851      	adds	r1, r2, r1
 80085c4:	6039      	str	r1, [r7, #0]
 80085c6:	4649      	mov	r1, r9
 80085c8:	414b      	adcs	r3, r1
 80085ca:	607b      	str	r3, [r7, #4]
 80085cc:	f04f 0200 	mov.w	r2, #0
 80085d0:	f04f 0300 	mov.w	r3, #0
 80085d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80085d8:	4659      	mov	r1, fp
 80085da:	00cb      	lsls	r3, r1, #3
 80085dc:	4651      	mov	r1, sl
 80085de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085e2:	4651      	mov	r1, sl
 80085e4:	00ca      	lsls	r2, r1, #3
 80085e6:	4610      	mov	r0, r2
 80085e8:	4619      	mov	r1, r3
 80085ea:	4603      	mov	r3, r0
 80085ec:	4642      	mov	r2, r8
 80085ee:	189b      	adds	r3, r3, r2
 80085f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085f2:	464b      	mov	r3, r9
 80085f4:	460a      	mov	r2, r1
 80085f6:	eb42 0303 	adc.w	r3, r2, r3
 80085fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80085fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	663b      	str	r3, [r7, #96]	@ 0x60
 8008606:	667a      	str	r2, [r7, #100]	@ 0x64
 8008608:	f04f 0200 	mov.w	r2, #0
 800860c:	f04f 0300 	mov.w	r3, #0
 8008610:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008614:	4649      	mov	r1, r9
 8008616:	008b      	lsls	r3, r1, #2
 8008618:	4641      	mov	r1, r8
 800861a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800861e:	4641      	mov	r1, r8
 8008620:	008a      	lsls	r2, r1, #2
 8008622:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008626:	f7f7 fde3 	bl	80001f0 <__aeabi_uldivmod>
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	4b0d      	ldr	r3, [pc, #52]	@ (8008664 <UART_SetConfig+0x4e4>)
 8008630:	fba3 1302 	umull	r1, r3, r3, r2
 8008634:	095b      	lsrs	r3, r3, #5
 8008636:	2164      	movs	r1, #100	@ 0x64
 8008638:	fb01 f303 	mul.w	r3, r1, r3
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	3332      	adds	r3, #50	@ 0x32
 8008642:	4a08      	ldr	r2, [pc, #32]	@ (8008664 <UART_SetConfig+0x4e4>)
 8008644:	fba2 2303 	umull	r2, r3, r2, r3
 8008648:	095b      	lsrs	r3, r3, #5
 800864a:	f003 020f 	and.w	r2, r3, #15
 800864e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4422      	add	r2, r4
 8008656:	609a      	str	r2, [r3, #8]
}
 8008658:	bf00      	nop
 800865a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800865e:	46bd      	mov	sp, r7
 8008660:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008664:	51eb851f 	.word	0x51eb851f

08008668 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d123      	bne.n	80086c2 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008682:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008686:	683a      	ldr	r2, [r7, #0]
 8008688:	6851      	ldr	r1, [r2, #4]
 800868a:	683a      	ldr	r2, [r7, #0]
 800868c:	6892      	ldr	r2, [r2, #8]
 800868e:	4311      	orrs	r1, r2
 8008690:	683a      	ldr	r2, [r7, #0]
 8008692:	68d2      	ldr	r2, [r2, #12]
 8008694:	4311      	orrs	r1, r2
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	6912      	ldr	r2, [r2, #16]
 800869a:	4311      	orrs	r1, r2
 800869c:	683a      	ldr	r2, [r7, #0]
 800869e:	6952      	ldr	r2, [r2, #20]
 80086a0:	4311      	orrs	r1, r2
 80086a2:	683a      	ldr	r2, [r7, #0]
 80086a4:	6992      	ldr	r2, [r2, #24]
 80086a6:	4311      	orrs	r1, r2
 80086a8:	683a      	ldr	r2, [r7, #0]
 80086aa:	69d2      	ldr	r2, [r2, #28]
 80086ac:	4311      	orrs	r1, r2
 80086ae:	683a      	ldr	r2, [r7, #0]
 80086b0:	6a12      	ldr	r2, [r2, #32]
 80086b2:	4311      	orrs	r1, r2
 80086b4:	683a      	ldr	r2, [r7, #0]
 80086b6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80086b8:	430a      	orrs	r2, r1
 80086ba:	431a      	orrs	r2, r3
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	601a      	str	r2, [r3, #0]
 80086c0:	e028      	b.n	8008714 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	69d9      	ldr	r1, [r3, #28]
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	6a1b      	ldr	r3, [r3, #32]
 80086d2:	4319      	orrs	r1, r3
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d8:	430b      	orrs	r3, r1
 80086da:	431a      	orrs	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80086e8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80086ec:	683a      	ldr	r2, [r7, #0]
 80086ee:	6851      	ldr	r1, [r2, #4]
 80086f0:	683a      	ldr	r2, [r7, #0]
 80086f2:	6892      	ldr	r2, [r2, #8]
 80086f4:	4311      	orrs	r1, r2
 80086f6:	683a      	ldr	r2, [r7, #0]
 80086f8:	68d2      	ldr	r2, [r2, #12]
 80086fa:	4311      	orrs	r1, r2
 80086fc:	683a      	ldr	r2, [r7, #0]
 80086fe:	6912      	ldr	r2, [r2, #16]
 8008700:	4311      	orrs	r1, r2
 8008702:	683a      	ldr	r2, [r7, #0]
 8008704:	6952      	ldr	r2, [r2, #20]
 8008706:	4311      	orrs	r1, r2
 8008708:	683a      	ldr	r2, [r7, #0]
 800870a:	6992      	ldr	r2, [r2, #24]
 800870c:	430a      	orrs	r2, r1
 800870e:	431a      	orrs	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	370c      	adds	r7, #12
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr

08008722 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008722:	b480      	push	{r7}
 8008724:	b085      	sub	sp, #20
 8008726:	af00      	add	r7, sp, #0
 8008728:	60f8      	str	r0, [r7, #12]
 800872a:	60b9      	str	r1, [r7, #8]
 800872c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d128      	bne.n	8008786 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	1e59      	subs	r1, r3, #1
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	3b01      	subs	r3, #1
 8008748:	011b      	lsls	r3, r3, #4
 800874a:	4319      	orrs	r1, r3
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	689b      	ldr	r3, [r3, #8]
 8008750:	3b01      	subs	r3, #1
 8008752:	021b      	lsls	r3, r3, #8
 8008754:	4319      	orrs	r1, r3
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	68db      	ldr	r3, [r3, #12]
 800875a:	3b01      	subs	r3, #1
 800875c:	031b      	lsls	r3, r3, #12
 800875e:	4319      	orrs	r1, r3
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	691b      	ldr	r3, [r3, #16]
 8008764:	3b01      	subs	r3, #1
 8008766:	041b      	lsls	r3, r3, #16
 8008768:	4319      	orrs	r1, r3
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	3b01      	subs	r3, #1
 8008770:	051b      	lsls	r3, r3, #20
 8008772:	4319      	orrs	r1, r3
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	3b01      	subs	r3, #1
 800877a:	061b      	lsls	r3, r3, #24
 800877c:	430b      	orrs	r3, r1
 800877e:	431a      	orrs	r2, r3
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	609a      	str	r2, [r3, #8]
 8008784:	e02f      	b.n	80087e6 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800878e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008792:	68ba      	ldr	r2, [r7, #8]
 8008794:	68d2      	ldr	r2, [r2, #12]
 8008796:	3a01      	subs	r2, #1
 8008798:	0311      	lsls	r1, r2, #12
 800879a:	68ba      	ldr	r2, [r7, #8]
 800879c:	6952      	ldr	r2, [r2, #20]
 800879e:	3a01      	subs	r2, #1
 80087a0:	0512      	lsls	r2, r2, #20
 80087a2:	430a      	orrs	r2, r1
 80087a4:	431a      	orrs	r2, r3
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	68db      	ldr	r3, [r3, #12]
 80087ae:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	1e59      	subs	r1, r3, #1
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	3b01      	subs	r3, #1
 80087be:	011b      	lsls	r3, r3, #4
 80087c0:	4319      	orrs	r1, r3
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	689b      	ldr	r3, [r3, #8]
 80087c6:	3b01      	subs	r3, #1
 80087c8:	021b      	lsls	r3, r3, #8
 80087ca:	4319      	orrs	r1, r3
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	691b      	ldr	r3, [r3, #16]
 80087d0:	3b01      	subs	r3, #1
 80087d2:	041b      	lsls	r3, r3, #16
 80087d4:	4319      	orrs	r1, r3
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	699b      	ldr	r3, [r3, #24]
 80087da:	3b01      	subs	r3, #1
 80087dc:	061b      	lsls	r3, r3, #24
 80087de:	430b      	orrs	r3, r1
 80087e0:	431a      	orrs	r2, r3
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3714      	adds	r7, #20
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008800:	2300      	movs	r3, #0
 8008802:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	691b      	ldr	r3, [r3, #16]
 8008808:	0d9b      	lsrs	r3, r3, #22
 800880a:	059b      	lsls	r3, r3, #22
 800880c:	68ba      	ldr	r2, [r7, #8]
 800880e:	6811      	ldr	r1, [r2, #0]
 8008810:	68ba      	ldr	r2, [r7, #8]
 8008812:	6852      	ldr	r2, [r2, #4]
 8008814:	4311      	orrs	r1, r2
 8008816:	68ba      	ldr	r2, [r7, #8]
 8008818:	6892      	ldr	r2, [r2, #8]
 800881a:	3a01      	subs	r2, #1
 800881c:	0152      	lsls	r2, r2, #5
 800881e:	4311      	orrs	r1, r2
 8008820:	68ba      	ldr	r2, [r7, #8]
 8008822:	68d2      	ldr	r2, [r2, #12]
 8008824:	0252      	lsls	r2, r2, #9
 8008826:	430a      	orrs	r2, r1
 8008828:	431a      	orrs	r2, r3
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 800882e:	f7f9 ff6b 	bl	8002708 <HAL_GetTick>
 8008832:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008834:	e010      	b.n	8008858 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800883c:	d00c      	beq.n	8008858 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d007      	beq.n	8008854 <FMC_SDRAM_SendCommand+0x60>
 8008844:	f7f9 ff60 	bl	8002708 <HAL_GetTick>
 8008848:	4602      	mov	r2, r0
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	429a      	cmp	r2, r3
 8008852:	d201      	bcs.n	8008858 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8008854:	2303      	movs	r3, #3
 8008856:	e006      	b.n	8008866 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	699b      	ldr	r3, [r3, #24]
 800885c:	f003 0320 	and.w	r3, r3, #32
 8008860:	2b20      	cmp	r3, #32
 8008862:	d0e8      	beq.n	8008836 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3718      	adds	r7, #24
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800886e:	b480      	push	{r7}
 8008870:	b083      	sub	sp, #12
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
 8008876:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	695b      	ldr	r3, [r3, #20]
 800887c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008880:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8008884:	683a      	ldr	r2, [r7, #0]
 8008886:	0052      	lsls	r2, r2, #1
 8008888:	431a      	orrs	r2, r3
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	f043 0201 	orr.w	r2, r3, #1
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	370c      	adds	r7, #12
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr

080088be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80088be:	b480      	push	{r7}
 80088c0:	b083      	sub	sp, #12
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	f023 0201 	bic.w	r2, r3, #1
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80088ea:	2300      	movs	r3, #0
 80088ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	3301      	adds	r3, #1
 80088f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80088fa:	d901      	bls.n	8008900 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80088fc:	2303      	movs	r3, #3
 80088fe:	e01b      	b.n	8008938 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	691b      	ldr	r3, [r3, #16]
 8008904:	2b00      	cmp	r3, #0
 8008906:	daf2      	bge.n	80088ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008908:	2300      	movs	r3, #0
 800890a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	019b      	lsls	r3, r3, #6
 8008910:	f043 0220 	orr.w	r2, r3, #32
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	3301      	adds	r3, #1
 800891c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008924:	d901      	bls.n	800892a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008926:	2303      	movs	r3, #3
 8008928:	e006      	b.n	8008938 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	f003 0320 	and.w	r3, r3, #32
 8008932:	2b20      	cmp	r3, #32
 8008934:	d0f0      	beq.n	8008918 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3714      	adds	r7, #20
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800894c:	2300      	movs	r3, #0
 800894e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	3301      	adds	r3, #1
 8008954:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800895c:	d901      	bls.n	8008962 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800895e:	2303      	movs	r3, #3
 8008960:	e018      	b.n	8008994 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	691b      	ldr	r3, [r3, #16]
 8008966:	2b00      	cmp	r3, #0
 8008968:	daf2      	bge.n	8008950 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800896a:	2300      	movs	r3, #0
 800896c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2210      	movs	r2, #16
 8008972:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	3301      	adds	r3, #1
 8008978:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008980:	d901      	bls.n	8008986 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008982:	2303      	movs	r3, #3
 8008984:	e006      	b.n	8008994 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	691b      	ldr	r3, [r3, #16]
 800898a:	f003 0310 	and.w	r3, r3, #16
 800898e:	2b10      	cmp	r3, #16
 8008990:	d0f0      	beq.n	8008974 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008992:	2300      	movs	r3, #0
}
 8008994:	4618      	mov	r0, r3
 8008996:	3714      	adds	r7, #20
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr

080089a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b08b      	sub	sp, #44	@ 0x2c
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	60f8      	str	r0, [r7, #12]
 80089a8:	60b9      	str	r1, [r7, #8]
 80089aa:	4613      	mov	r3, r2
 80089ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80089b6:	88fb      	ldrh	r3, [r7, #6]
 80089b8:	089b      	lsrs	r3, r3, #2
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80089be:	88fb      	ldrh	r3, [r7, #6]
 80089c0:	f003 0303 	and.w	r3, r3, #3
 80089c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80089c6:	2300      	movs	r3, #0
 80089c8:	623b      	str	r3, [r7, #32]
 80089ca:	e014      	b.n	80089f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d6:	601a      	str	r2, [r3, #0]
    pDest++;
 80089d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089da:	3301      	adds	r3, #1
 80089dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	3301      	adds	r3, #1
 80089e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80089e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e6:	3301      	adds	r3, #1
 80089e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80089ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ec:	3301      	adds	r3, #1
 80089ee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80089f0:	6a3b      	ldr	r3, [r7, #32]
 80089f2:	3301      	adds	r3, #1
 80089f4:	623b      	str	r3, [r7, #32]
 80089f6:	6a3a      	ldr	r2, [r7, #32]
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d3e6      	bcc.n	80089cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80089fe:	8bfb      	ldrh	r3, [r7, #30]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d01e      	beq.n	8008a42 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008a04:	2300      	movs	r3, #0
 8008a06:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a0e:	461a      	mov	r2, r3
 8008a10:	f107 0310 	add.w	r3, r7, #16
 8008a14:	6812      	ldr	r2, [r2, #0]
 8008a16:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	00db      	lsls	r3, r3, #3
 8008a20:	fa22 f303 	lsr.w	r3, r2, r3
 8008a24:	b2da      	uxtb	r2, r3
 8008a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a28:	701a      	strb	r2, [r3, #0]
      i++;
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a32:	3301      	adds	r3, #1
 8008a34:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008a36:	8bfb      	ldrh	r3, [r7, #30]
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008a3c:	8bfb      	ldrh	r3, [r7, #30]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d1ea      	bne.n	8008a18 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	372c      	adds	r7, #44	@ 0x2c
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr

08008a50 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	695b      	ldr	r3, [r3, #20]
 8008a5c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	699b      	ldr	r3, [r3, #24]
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	4013      	ands	r3, r2
 8008a66:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008a68:	68fb      	ldr	r3, [r7, #12]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3714      	adds	r7, #20
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr

08008a76 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008a76:	b480      	push	{r7}
 8008a78:	b085      	sub	sp, #20
 8008a7a:	af00      	add	r7, sp, #0
 8008a7c:	6078      	str	r0, [r7, #4]
 8008a7e:	460b      	mov	r3, r1
 8008a80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008a86:	78fb      	ldrb	r3, [r7, #3]
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008a96:	78fb      	ldrb	r3, [r7, #3]
 8008a98:	015a      	lsls	r2, r3, #5
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aa2:	68db      	ldr	r3, [r3, #12]
 8008aa4:	68ba      	ldr	r2, [r7, #8]
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008aaa:	68bb      	ldr	r3, [r7, #8]
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3714      	adds	r7, #20
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	695b      	ldr	r3, [r3, #20]
 8008ac4:	f003 0301 	and.w	r3, r3, #1
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b085      	sub	sp, #20
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	460b      	mov	r3, r1
 8008ade:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	68fa      	ldr	r2, [r7, #12]
 8008aee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008af2:	f023 0303 	bic.w	r3, r3, #3
 8008af6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	78fb      	ldrb	r3, [r7, #3]
 8008b02:	f003 0303 	and.w	r3, r3, #3
 8008b06:	68f9      	ldr	r1, [r7, #12]
 8008b08:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008b10:	78fb      	ldrb	r3, [r7, #3]
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d107      	bne.n	8008b26 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008b22:	6053      	str	r3, [r2, #4]
 8008b24:	e00c      	b.n	8008b40 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008b26:	78fb      	ldrb	r3, [r7, #3]
 8008b28:	2b02      	cmp	r3, #2
 8008b2a:	d107      	bne.n	8008b3c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b32:	461a      	mov	r2, r3
 8008b34:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008b38:	6053      	str	r3, [r2, #4]
 8008b3a:	e001      	b.n	8008b40 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	e000      	b.n	8008b42 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3714      	adds	r7, #20
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr

08008b4e <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b4e:	b480      	push	{r7}
 8008b50:	b085      	sub	sp, #20
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	b29b      	uxth	r3, r3
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b089      	sub	sp, #36	@ 0x24
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	460b      	mov	r3, r1
 8008b7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008b80:	78fb      	ldrb	r3, [r7, #3]
 8008b82:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008b84:	2300      	movs	r3, #0
 8008b86:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008b88:	69bb      	ldr	r3, [r7, #24]
 8008b8a:	015a      	lsls	r2, r3, #5
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	4413      	add	r3, r2
 8008b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	0c9b      	lsrs	r3, r3, #18
 8008b98:	f003 0303 	and.w	r3, r3, #3
 8008b9c:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	015a      	lsls	r2, r3, #5
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	0fdb      	lsrs	r3, r3, #31
 8008bae:	f003 0301 	and.w	r3, r3, #1
 8008bb2:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	015a      	lsls	r2, r3, #5
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	4413      	add	r3, r2
 8008bbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	0fdb      	lsrs	r3, r3, #31
 8008bc4:	f003 0301 	and.w	r3, r3, #1
 8008bc8:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	f003 0320 	and.w	r3, r3, #32
 8008bd2:	2b20      	cmp	r3, #32
 8008bd4:	d10d      	bne.n	8008bf2 <USB_HC_Halt+0x82>
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d10a      	bne.n	8008bf2 <USB_HC_Halt+0x82>
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d005      	beq.n	8008bee <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d002      	beq.n	8008bee <USB_HC_Halt+0x7e>
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	2b03      	cmp	r3, #3
 8008bec:	d101      	bne.n	8008bf2 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	e0d8      	b.n	8008da4 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d002      	beq.n	8008bfe <USB_HC_Halt+0x8e>
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	d173      	bne.n	8008ce6 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	69ba      	ldr	r2, [r7, #24]
 8008c0e:	0151      	lsls	r1, r2, #5
 8008c10:	69fa      	ldr	r2, [r7, #28]
 8008c12:	440a      	add	r2, r1
 8008c14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c18:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c1c:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	f003 0320 	and.w	r3, r3, #32
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d14a      	bne.n	8008cc0 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c2e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d133      	bne.n	8008c9e <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	015a      	lsls	r2, r3, #5
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	4413      	add	r3, r2
 8008c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	69ba      	ldr	r2, [r7, #24]
 8008c46:	0151      	lsls	r1, r2, #5
 8008c48:	69fa      	ldr	r2, [r7, #28]
 8008c4a:	440a      	add	r2, r1
 8008c4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c54:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	015a      	lsls	r2, r3, #5
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	69ba      	ldr	r2, [r7, #24]
 8008c66:	0151      	lsls	r1, r2, #5
 8008c68:	69fa      	ldr	r2, [r7, #28]
 8008c6a:	440a      	add	r2, r1
 8008c6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c70:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c74:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c82:	d82e      	bhi.n	8008ce2 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008c84:	69bb      	ldr	r3, [r7, #24]
 8008c86:	015a      	lsls	r2, r3, #5
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c9a:	d0ec      	beq.n	8008c76 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c9c:	e081      	b.n	8008da2 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008c9e:	69bb      	ldr	r3, [r7, #24]
 8008ca0:	015a      	lsls	r2, r3, #5
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	69ba      	ldr	r2, [r7, #24]
 8008cae:	0151      	lsls	r1, r2, #5
 8008cb0:	69fa      	ldr	r2, [r7, #28]
 8008cb2:	440a      	add	r2, r1
 8008cb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cb8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008cbc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008cbe:	e070      	b.n	8008da2 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	69ba      	ldr	r2, [r7, #24]
 8008cd0:	0151      	lsls	r1, r2, #5
 8008cd2:	69fa      	ldr	r2, [r7, #28]
 8008cd4:	440a      	add	r2, r1
 8008cd6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008cde:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ce0:	e05f      	b.n	8008da2 <USB_HC_Halt+0x232>
            break;
 8008ce2:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ce4:	e05d      	b.n	8008da2 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	015a      	lsls	r2, r3, #5
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	4413      	add	r3, r2
 8008cee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	69ba      	ldr	r2, [r7, #24]
 8008cf6:	0151      	lsls	r1, r2, #5
 8008cf8:	69fa      	ldr	r2, [r7, #28]
 8008cfa:	440a      	add	r2, r1
 8008cfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d04:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d0c:	691b      	ldr	r3, [r3, #16]
 8008d0e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d133      	bne.n	8008d7e <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	015a      	lsls	r2, r3, #5
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	69ba      	ldr	r2, [r7, #24]
 8008d26:	0151      	lsls	r1, r2, #5
 8008d28:	69fa      	ldr	r2, [r7, #28]
 8008d2a:	440a      	add	r2, r1
 8008d2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d34:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	015a      	lsls	r2, r3, #5
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	0151      	lsls	r1, r2, #5
 8008d48:	69fa      	ldr	r2, [r7, #28]
 8008d4a:	440a      	add	r2, r1
 8008d4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d50:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d54:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d62:	d81d      	bhi.n	8008da0 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	015a      	lsls	r2, r3, #5
 8008d68:	69fb      	ldr	r3, [r7, #28]
 8008d6a:	4413      	add	r3, r2
 8008d6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d7a:	d0ec      	beq.n	8008d56 <USB_HC_Halt+0x1e6>
 8008d7c:	e011      	b.n	8008da2 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d7e:	69bb      	ldr	r3, [r7, #24]
 8008d80:	015a      	lsls	r2, r3, #5
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	4413      	add	r3, r2
 8008d86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	69ba      	ldr	r2, [r7, #24]
 8008d8e:	0151      	lsls	r1, r2, #5
 8008d90:	69fa      	ldr	r2, [r7, #28]
 8008d92:	440a      	add	r2, r1
 8008d94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d9c:	6013      	str	r3, [r2, #0]
 8008d9e:	e000      	b.n	8008da2 <USB_HC_Halt+0x232>
          break;
 8008da0:	bf00      	nop
    }
  }

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3724      	adds	r7, #36	@ 0x24
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b088      	sub	sp, #32
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008db8:	2300      	movs	r3, #0
 8008dba:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f7ff fd7a 	bl	80088be <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008dca:	2110      	movs	r1, #16
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f7ff fd87 	bl	80088e0 <USB_FlushTxFifo>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d001      	beq.n	8008ddc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008dd8:	2301      	movs	r3, #1
 8008dda:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f7ff fdb1 	bl	8008944 <USB_FlushRxFifo>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d001      	beq.n	8008dec <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008dec:	2300      	movs	r3, #0
 8008dee:	61bb      	str	r3, [r7, #24]
 8008df0:	e01f      	b.n	8008e32 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008df2:	69bb      	ldr	r3, [r7, #24]
 8008df4:	015a      	lsls	r2, r3, #5
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	4413      	add	r3, r2
 8008dfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e08:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e10:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008e18:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	015a      	lsls	r2, r3, #5
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	4413      	add	r3, r2
 8008e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e26:	461a      	mov	r2, r3
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	3301      	adds	r3, #1
 8008e30:	61bb      	str	r3, [r7, #24]
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	2b0f      	cmp	r3, #15
 8008e36:	d9dc      	bls.n	8008df2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008e38:	2300      	movs	r3, #0
 8008e3a:	61bb      	str	r3, [r7, #24]
 8008e3c:	e034      	b.n	8008ea8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008e3e:	69bb      	ldr	r3, [r7, #24]
 8008e40:	015a      	lsls	r2, r3, #5
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	4413      	add	r3, r2
 8008e46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e54:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008e56:	693b      	ldr	r3, [r7, #16]
 8008e58:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e5c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008e64:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	015a      	lsls	r2, r3, #5
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	4413      	add	r3, r2
 8008e6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e72:	461a      	mov	r2, r3
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e84:	d80c      	bhi.n	8008ea0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	015a      	lsls	r2, r3, #5
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	4413      	add	r3, r2
 8008e8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e9c:	d0ec      	beq.n	8008e78 <USB_StopHost+0xc8>
 8008e9e:	e000      	b.n	8008ea2 <USB_StopHost+0xf2>
        break;
 8008ea0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	61bb      	str	r3, [r7, #24]
 8008ea8:	69bb      	ldr	r3, [r7, #24]
 8008eaa:	2b0f      	cmp	r3, #15
 8008eac:	d9c7      	bls.n	8008e3e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8008eba:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8008ec2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f7ff fce9 	bl	800889c <USB_EnableGlobalInt>

  return ret;
 8008eca:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3720      	adds	r7, #32
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008ee2:	1c5a      	adds	r2, r3, #1
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 f804 	bl	8008ef8 <USBH_HandleSof>
}
 8008ef0:	bf00      	nop
 8008ef2:	3708      	adds	r7, #8
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	2b0b      	cmp	r3, #11
 8008f08:	d10a      	bne.n	8008f20 <USBH_HandleSof+0x28>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d005      	beq.n	8008f20 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f1a:	699b      	ldr	r3, [r3, #24]
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	4798      	blx	r3
  }
}
 8008f20:	bf00      	nop
 8008f22:	3708      	adds	r7, #8
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2201      	movs	r2, #1
 8008f34:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008f38:	2300      	movs	r3, #0
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f85b 	bl	8008ffa <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8008f44:	bf00      	nop
}
 8008f46:	3708      	adds	r7, #8
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b083      	sub	sp, #12
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8008f64:	bf00      	nop
}
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b082      	sub	sp, #8
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008f90:	2300      	movs	r3, #0
 8008f92:	2200      	movs	r2, #0
 8008f94:	2101      	movs	r1, #1
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 f82f 	bl	8008ffa <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3708      	adds	r7, #8
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b082      	sub	sp, #8
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f001 f992 	bl	800a2f0 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	791b      	ldrb	r3, [r3, #4]
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f847 	bl	8009066 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	795b      	ldrb	r3, [r3, #5]
 8008fdc:	4619      	mov	r1, r3
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 f841 	bl	8009066 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	2101      	movs	r1, #1
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f805 	bl	8008ffa <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3708      	adds	r7, #8
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b086      	sub	sp, #24
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	60f8      	str	r0, [r7, #12]
 8009002:	607a      	str	r2, [r7, #4]
 8009004:	603b      	str	r3, [r7, #0]
 8009006:	460b      	mov	r3, r1
 8009008:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 800900a:	7afa      	ldrb	r2, [r7, #11]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8009018:	4618      	mov	r0, r3
 800901a:	f000 f895 	bl	8009148 <osMessageWaiting>
 800901e:	4603      	mov	r3, r0
 8009020:	f1c3 0310 	rsb	r3, r3, #16
 8009024:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d009      	beq.n	8009040 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	4619      	mov	r1, r3
 800903c:	f000 f844 	bl	80090c8 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8009040:	bf00      	nop
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009050:	2300      	movs	r3, #0
 8009052:	2200      	movs	r2, #0
 8009054:	2101      	movs	r1, #1
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f7ff ffcf 	bl	8008ffa <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	3708      	adds	r7, #8
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009066:	b480      	push	{r7}
 8009068:	b083      	sub	sp, #12
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
 800906e:	460b      	mov	r3, r1
 8009070:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009072:	78fb      	ldrb	r3, [r7, #3]
 8009074:	2b0f      	cmp	r3, #15
 8009076:	d80d      	bhi.n	8009094 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009078:	78fb      	ldrb	r3, [r7, #3]
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	33e0      	adds	r3, #224	@ 0xe0
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	78fb      	ldrb	r3, [r7, #3]
 8009086:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800908a:	6879      	ldr	r1, [r7, #4]
 800908c:	33e0      	adds	r3, #224	@ 0xe0
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	440b      	add	r3, r1
 8009092:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	370c      	adds	r7, #12
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr

080090a2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80090a2:	b480      	push	{r7}
 80090a4:	b083      	sub	sp, #12
 80090a6:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090a8:	f3ef 8305 	mrs	r3, IPSR
 80090ac:	607b      	str	r3, [r7, #4]
  return(result);
 80090ae:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	bf14      	ite	ne
 80090b4:	2301      	movne	r3, #1
 80090b6:	2300      	moveq	r3, #0
 80090b8:	b2db      	uxtb	r3, r3
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	370c      	adds	r7, #12
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr
	...

080090c8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80090d4:	2300      	movs	r3, #0
 80090d6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <osMessagePut+0x1e>
    ticks = 1;
 80090e2:	2301      	movs	r3, #1
 80090e4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80090e6:	f7ff ffdc 	bl	80090a2 <inHandlerMode>
 80090ea:	4603      	mov	r3, r0
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d018      	beq.n	8009122 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80090f0:	f107 0210 	add.w	r2, r7, #16
 80090f4:	f107 0108 	add.w	r1, r7, #8
 80090f8:	2300      	movs	r3, #0
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f000 f9c4 	bl	8009488 <xQueueGenericSendFromISR>
 8009100:	4603      	mov	r3, r0
 8009102:	2b01      	cmp	r3, #1
 8009104:	d001      	beq.n	800910a <osMessagePut+0x42>
      return osErrorOS;
 8009106:	23ff      	movs	r3, #255	@ 0xff
 8009108:	e018      	b.n	800913c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d014      	beq.n	800913a <osMessagePut+0x72>
 8009110:	4b0c      	ldr	r3, [pc, #48]	@ (8009144 <osMessagePut+0x7c>)
 8009112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009116:	601a      	str	r2, [r3, #0]
 8009118:	f3bf 8f4f 	dsb	sy
 800911c:	f3bf 8f6f 	isb	sy
 8009120:	e00b      	b.n	800913a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009122:	f107 0108 	add.w	r1, r7, #8
 8009126:	2300      	movs	r3, #0
 8009128:	697a      	ldr	r2, [r7, #20]
 800912a:	68f8      	ldr	r0, [r7, #12]
 800912c:	f000 f8aa 	bl	8009284 <xQueueGenericSend>
 8009130:	4603      	mov	r3, r0
 8009132:	2b01      	cmp	r3, #1
 8009134:	d001      	beq.n	800913a <osMessagePut+0x72>
      return osErrorOS;
 8009136:	23ff      	movs	r3, #255	@ 0xff
 8009138:	e000      	b.n	800913c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800913a:	2300      	movs	r3, #0
}
 800913c:	4618      	mov	r0, r3
 800913e:	3718      	adds	r7, #24
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}
 8009144:	e000ed04 	.word	0xe000ed04

08009148 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009150:	f7ff ffa7 	bl	80090a2 <inHandlerMode>
 8009154:	4603      	mov	r3, r0
 8009156:	2b00      	cmp	r3, #0
 8009158:	d004      	beq.n	8009164 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f000 fa51 	bl	8009602 <uxQueueMessagesWaitingFromISR>
 8009160:	4603      	mov	r3, r0
 8009162:	e003      	b.n	800916c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 fa2d 	bl	80095c4 <uxQueueMessagesWaiting>
 800916a:	4603      	mov	r3, r0
  }
}
 800916c:	4618      	mov	r0, r3
 800916e:	3708      	adds	r7, #8
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009174:	b480      	push	{r7}
 8009176:	b085      	sub	sp, #20
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	68fa      	ldr	r2, [r7, #12]
 8009188:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	689a      	ldr	r2, [r3, #8]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	683a      	ldr	r2, [r7, #0]
 8009198:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	683a      	ldr	r2, [r7, #0]
 800919e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	1c5a      	adds	r2, r3, #1
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	601a      	str	r2, [r3, #0]
}
 80091b0:	bf00      	nop
 80091b2:	3714      	adds	r7, #20
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091bc:	b480      	push	{r7}
 80091be:	b085      	sub	sp, #20
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d2:	d103      	bne.n	80091dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	691b      	ldr	r3, [r3, #16]
 80091d8:	60fb      	str	r3, [r7, #12]
 80091da:	e00c      	b.n	80091f6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	3308      	adds	r3, #8
 80091e0:	60fb      	str	r3, [r7, #12]
 80091e2:	e002      	b.n	80091ea <vListInsert+0x2e>
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	60fb      	str	r3, [r7, #12]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d2f6      	bcs.n	80091e4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	685a      	ldr	r2, [r3, #4]
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	68fa      	ldr	r2, [r7, #12]
 800920a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	683a      	ldr	r2, [r7, #0]
 8009210:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	1c5a      	adds	r2, r3, #1
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	601a      	str	r2, [r3, #0]
}
 8009222:	bf00      	nop
 8009224:	3714      	adds	r7, #20
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr

0800922e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800922e:	b480      	push	{r7}
 8009230:	b085      	sub	sp, #20
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	691b      	ldr	r3, [r3, #16]
 800923a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	6892      	ldr	r2, [r2, #8]
 8009244:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	6852      	ldr	r2, [r2, #4]
 800924e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	429a      	cmp	r2, r3
 8009258:	d103      	bne.n	8009262 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	689a      	ldr	r2, [r3, #8]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	1e5a      	subs	r2, r3, #1
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
}
 8009276:	4618      	mov	r0, r3
 8009278:	3714      	adds	r7, #20
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
	...

08009284 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b08e      	sub	sp, #56	@ 0x38
 8009288:	af00      	add	r7, sp, #0
 800928a:	60f8      	str	r0, [r7, #12]
 800928c:	60b9      	str	r1, [r7, #8]
 800928e:	607a      	str	r2, [r7, #4]
 8009290:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009292:	2300      	movs	r3, #0
 8009294:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929c:	2b00      	cmp	r3, #0
 800929e:	d10b      	bne.n	80092b8 <xQueueGenericSend+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80092a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a4:	f383 8811 	msr	BASEPRI, r3
 80092a8:	f3bf 8f6f 	isb	sy
 80092ac:	f3bf 8f4f 	dsb	sy
 80092b0:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80092b2:	bf00      	nop
 80092b4:	bf00      	nop
 80092b6:	e7fd      	b.n	80092b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d103      	bne.n	80092c6 <xQueueGenericSend+0x42>
 80092be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d101      	bne.n	80092ca <xQueueGenericSend+0x46>
 80092c6:	2301      	movs	r3, #1
 80092c8:	e000      	b.n	80092cc <xQueueGenericSend+0x48>
 80092ca:	2300      	movs	r3, #0
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d10b      	bne.n	80092e8 <xQueueGenericSend+0x64>
	__asm volatile
 80092d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d4:	f383 8811 	msr	BASEPRI, r3
 80092d8:	f3bf 8f6f 	isb	sy
 80092dc:	f3bf 8f4f 	dsb	sy
 80092e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80092e2:	bf00      	nop
 80092e4:	bf00      	nop
 80092e6:	e7fd      	b.n	80092e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2b02      	cmp	r3, #2
 80092ec:	d103      	bne.n	80092f6 <xQueueGenericSend+0x72>
 80092ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	d101      	bne.n	80092fa <xQueueGenericSend+0x76>
 80092f6:	2301      	movs	r3, #1
 80092f8:	e000      	b.n	80092fc <xQueueGenericSend+0x78>
 80092fa:	2300      	movs	r3, #0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10b      	bne.n	8009318 <xQueueGenericSend+0x94>
	__asm volatile
 8009300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009304:	f383 8811 	msr	BASEPRI, r3
 8009308:	f3bf 8f6f 	isb	sy
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	623b      	str	r3, [r7, #32]
}
 8009312:	bf00      	nop
 8009314:	bf00      	nop
 8009316:	e7fd      	b.n	8009314 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009318:	f000 fd7e 	bl	8009e18 <xTaskGetSchedulerState>
 800931c:	4603      	mov	r3, r0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d102      	bne.n	8009328 <xQueueGenericSend+0xa4>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d101      	bne.n	800932c <xQueueGenericSend+0xa8>
 8009328:	2301      	movs	r3, #1
 800932a:	e000      	b.n	800932e <xQueueGenericSend+0xaa>
 800932c:	2300      	movs	r3, #0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d10b      	bne.n	800934a <xQueueGenericSend+0xc6>
	__asm volatile
 8009332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009336:	f383 8811 	msr	BASEPRI, r3
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	61fb      	str	r3, [r7, #28]
}
 8009344:	bf00      	nop
 8009346:	bf00      	nop
 8009348:	e7fd      	b.n	8009346 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800934a:	f000 fe85 	bl	800a058 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800934e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009350:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009356:	429a      	cmp	r2, r3
 8009358:	d302      	bcc.n	8009360 <xQueueGenericSend+0xdc>
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	2b02      	cmp	r3, #2
 800935e:	d129      	bne.n	80093b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009360:	683a      	ldr	r2, [r7, #0]
 8009362:	68b9      	ldr	r1, [r7, #8]
 8009364:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009366:	f000 f96b 	bl	8009640 <prvCopyDataToQueue>
 800936a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800936c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800936e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009370:	2b00      	cmp	r3, #0
 8009372:	d010      	beq.n	8009396 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009376:	3324      	adds	r3, #36	@ 0x24
 8009378:	4618      	mov	r0, r3
 800937a:	f000 fc43 	bl	8009c04 <xTaskRemoveFromEventList>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d013      	beq.n	80093ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009384:	4b3f      	ldr	r3, [pc, #252]	@ (8009484 <xQueueGenericSend+0x200>)
 8009386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800938a:	601a      	str	r2, [r3, #0]
 800938c:	f3bf 8f4f 	dsb	sy
 8009390:	f3bf 8f6f 	isb	sy
 8009394:	e00a      	b.n	80093ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009398:	2b00      	cmp	r3, #0
 800939a:	d007      	beq.n	80093ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800939c:	4b39      	ldr	r3, [pc, #228]	@ (8009484 <xQueueGenericSend+0x200>)
 800939e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093a2:	601a      	str	r2, [r3, #0]
 80093a4:	f3bf 8f4f 	dsb	sy
 80093a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80093ac:	f000 fe86 	bl	800a0bc <vPortExitCritical>
				return pdPASS;
 80093b0:	2301      	movs	r3, #1
 80093b2:	e063      	b.n	800947c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d103      	bne.n	80093c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80093ba:	f000 fe7f 	bl	800a0bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80093be:	2300      	movs	r3, #0
 80093c0:	e05c      	b.n	800947c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d106      	bne.n	80093d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093c8:	f107 0314 	add.w	r3, r7, #20
 80093cc:	4618      	mov	r0, r3
 80093ce:	f000 fc7d 	bl	8009ccc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093d2:	2301      	movs	r3, #1
 80093d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093d6:	f000 fe71 	bl	800a0bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093da:	f000 fa05 	bl	80097e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093de:	f000 fe3b 	bl	800a058 <vPortEnterCritical>
 80093e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093e8:	b25b      	sxtb	r3, r3
 80093ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ee:	d103      	bne.n	80093f8 <xQueueGenericSend+0x174>
 80093f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f2:	2200      	movs	r2, #0
 80093f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093fe:	b25b      	sxtb	r3, r3
 8009400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009404:	d103      	bne.n	800940e <xQueueGenericSend+0x18a>
 8009406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009408:	2200      	movs	r2, #0
 800940a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800940e:	f000 fe55 	bl	800a0bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009412:	1d3a      	adds	r2, r7, #4
 8009414:	f107 0314 	add.w	r3, r7, #20
 8009418:	4611      	mov	r1, r2
 800941a:	4618      	mov	r0, r3
 800941c:	f000 fc6c 	bl	8009cf8 <xTaskCheckForTimeOut>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d124      	bne.n	8009470 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009426:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009428:	f000 f9c6 	bl	80097b8 <prvIsQueueFull>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d018      	beq.n	8009464 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009434:	3310      	adds	r3, #16
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	4611      	mov	r1, r2
 800943a:	4618      	mov	r0, r3
 800943c:	f000 fbbc 	bl	8009bb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009440:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009442:	f000 f967 	bl	8009714 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009446:	f000 f9dd 	bl	8009804 <xTaskResumeAll>
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	f47f af7c 	bne.w	800934a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009452:	4b0c      	ldr	r3, [pc, #48]	@ (8009484 <xQueueGenericSend+0x200>)
 8009454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009458:	601a      	str	r2, [r3, #0]
 800945a:	f3bf 8f4f 	dsb	sy
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	e772      	b.n	800934a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009464:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009466:	f000 f955 	bl	8009714 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800946a:	f000 f9cb 	bl	8009804 <xTaskResumeAll>
 800946e:	e76c      	b.n	800934a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009470:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009472:	f000 f94f 	bl	8009714 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009476:	f000 f9c5 	bl	8009804 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800947a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800947c:	4618      	mov	r0, r3
 800947e:	3738      	adds	r7, #56	@ 0x38
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}
 8009484:	e000ed04 	.word	0xe000ed04

08009488 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b090      	sub	sp, #64	@ 0x40
 800948c:	af00      	add	r7, sp, #0
 800948e:	60f8      	str	r0, [r7, #12]
 8009490:	60b9      	str	r1, [r7, #8]
 8009492:	607a      	str	r2, [r7, #4]
 8009494:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800949a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800949c:	2b00      	cmp	r3, #0
 800949e:	d10b      	bne.n	80094b8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80094a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a4:	f383 8811 	msr	BASEPRI, r3
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80094b2:	bf00      	nop
 80094b4:	bf00      	nop
 80094b6:	e7fd      	b.n	80094b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d103      	bne.n	80094c6 <xQueueGenericSendFromISR+0x3e>
 80094be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d101      	bne.n	80094ca <xQueueGenericSendFromISR+0x42>
 80094c6:	2301      	movs	r3, #1
 80094c8:	e000      	b.n	80094cc <xQueueGenericSendFromISR+0x44>
 80094ca:	2300      	movs	r3, #0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d10b      	bne.n	80094e8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80094d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d4:	f383 8811 	msr	BASEPRI, r3
 80094d8:	f3bf 8f6f 	isb	sy
 80094dc:	f3bf 8f4f 	dsb	sy
 80094e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094e2:	bf00      	nop
 80094e4:	bf00      	nop
 80094e6:	e7fd      	b.n	80094e4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	d103      	bne.n	80094f6 <xQueueGenericSendFromISR+0x6e>
 80094ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d101      	bne.n	80094fa <xQueueGenericSendFromISR+0x72>
 80094f6:	2301      	movs	r3, #1
 80094f8:	e000      	b.n	80094fc <xQueueGenericSendFromISR+0x74>
 80094fa:	2300      	movs	r3, #0
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d10b      	bne.n	8009518 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009504:	f383 8811 	msr	BASEPRI, r3
 8009508:	f3bf 8f6f 	isb	sy
 800950c:	f3bf 8f4f 	dsb	sy
 8009510:	623b      	str	r3, [r7, #32]
}
 8009512:	bf00      	nop
 8009514:	bf00      	nop
 8009516:	e7fd      	b.n	8009514 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009518:	f000 fe50 	bl	800a1bc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800951c:	f3ef 8211 	mrs	r2, BASEPRI
 8009520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009524:	f383 8811 	msr	BASEPRI, r3
 8009528:	f3bf 8f6f 	isb	sy
 800952c:	f3bf 8f4f 	dsb	sy
 8009530:	61fa      	str	r2, [r7, #28]
 8009532:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009534:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009536:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800953a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800953c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800953e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009540:	429a      	cmp	r2, r3
 8009542:	d302      	bcc.n	800954a <xQueueGenericSendFromISR+0xc2>
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	2b02      	cmp	r3, #2
 8009548:	d12f      	bne.n	80095aa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800954a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009550:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009558:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800955a:	683a      	ldr	r2, [r7, #0]
 800955c:	68b9      	ldr	r1, [r7, #8]
 800955e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009560:	f000 f86e 	bl	8009640 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009564:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800956c:	d112      	bne.n	8009594 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800956e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009572:	2b00      	cmp	r3, #0
 8009574:	d016      	beq.n	80095a4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009578:	3324      	adds	r3, #36	@ 0x24
 800957a:	4618      	mov	r0, r3
 800957c:	f000 fb42 	bl	8009c04 <xTaskRemoveFromEventList>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d00e      	beq.n	80095a4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d00b      	beq.n	80095a4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	601a      	str	r2, [r3, #0]
 8009592:	e007      	b.n	80095a4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009594:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009598:	3301      	adds	r3, #1
 800959a:	b2db      	uxtb	r3, r3
 800959c:	b25a      	sxtb	r2, r3
 800959e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80095a4:	2301      	movs	r3, #1
 80095a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80095a8:	e001      	b.n	80095ae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80095aa:	2300      	movs	r3, #0
 80095ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80095b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80095ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3740      	adds	r7, #64	@ 0x40
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}

080095c4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b084      	sub	sp, #16
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d10b      	bne.n	80095ea <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80095d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d6:	f383 8811 	msr	BASEPRI, r3
 80095da:	f3bf 8f6f 	isb	sy
 80095de:	f3bf 8f4f 	dsb	sy
 80095e2:	60bb      	str	r3, [r7, #8]
}
 80095e4:	bf00      	nop
 80095e6:	bf00      	nop
 80095e8:	e7fd      	b.n	80095e6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80095ea:	f000 fd35 	bl	800a058 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80095f4:	f000 fd62 	bl	800a0bc <vPortExitCritical>

	return uxReturn;
 80095f8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80095fa:	4618      	mov	r0, r3
 80095fc:	3710      	adds	r7, #16
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8009602:	b480      	push	{r7}
 8009604:	b087      	sub	sp, #28
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d10b      	bne.n	800962c <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 8009614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009618:	f383 8811 	msr	BASEPRI, r3
 800961c:	f3bf 8f6f 	isb	sy
 8009620:	f3bf 8f4f 	dsb	sy
 8009624:	60fb      	str	r3, [r7, #12]
}
 8009626:	bf00      	nop
 8009628:	bf00      	nop
 800962a:	e7fd      	b.n	8009628 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009630:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8009632:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009634:	4618      	mov	r0, r3
 8009636:	371c      	adds	r7, #28
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr

08009640 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800964c:	2300      	movs	r3, #0
 800964e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009654:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800965a:	2b00      	cmp	r3, #0
 800965c:	d10d      	bne.n	800967a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d14d      	bne.n	8009702 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	4618      	mov	r0, r3
 800966c:	f000 fbf2 	bl	8009e54 <xTaskPriorityDisinherit>
 8009670:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2200      	movs	r2, #0
 8009676:	609a      	str	r2, [r3, #8]
 8009678:	e043      	b.n	8009702 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d119      	bne.n	80096b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	6858      	ldr	r0, [r3, #4]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009688:	461a      	mov	r2, r3
 800968a:	68b9      	ldr	r1, [r7, #8]
 800968c:	f000 fea4 	bl	800a3d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	685a      	ldr	r2, [r3, #4]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009698:	441a      	add	r2, r3
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	685a      	ldr	r2, [r3, #4]
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d32b      	bcc.n	8009702 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	605a      	str	r2, [r3, #4]
 80096b2:	e026      	b.n	8009702 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	68d8      	ldr	r0, [r3, #12]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096bc:	461a      	mov	r2, r3
 80096be:	68b9      	ldr	r1, [r7, #8]
 80096c0:	f000 fe8a 	bl	800a3d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	68da      	ldr	r2, [r3, #12]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096cc:	425b      	negs	r3, r3
 80096ce:	441a      	add	r2, r3
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	68da      	ldr	r2, [r3, #12]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	429a      	cmp	r2, r3
 80096de:	d207      	bcs.n	80096f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	689a      	ldr	r2, [r3, #8]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096e8:	425b      	negs	r3, r3
 80096ea:	441a      	add	r2, r3
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2b02      	cmp	r3, #2
 80096f4:	d105      	bne.n	8009702 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d002      	beq.n	8009702 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	3b01      	subs	r3, #1
 8009700:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	1c5a      	adds	r2, r3, #1
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800970a:	697b      	ldr	r3, [r7, #20]
}
 800970c:	4618      	mov	r0, r3
 800970e:	3718      	adds	r7, #24
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800971c:	f000 fc9c 	bl	800a058 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009726:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009728:	e011      	b.n	800974e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800972e:	2b00      	cmp	r3, #0
 8009730:	d012      	beq.n	8009758 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	3324      	adds	r3, #36	@ 0x24
 8009736:	4618      	mov	r0, r3
 8009738:	f000 fa64 	bl	8009c04 <xTaskRemoveFromEventList>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d001      	beq.n	8009746 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009742:	f000 fb3d 	bl	8009dc0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009746:	7bfb      	ldrb	r3, [r7, #15]
 8009748:	3b01      	subs	r3, #1
 800974a:	b2db      	uxtb	r3, r3
 800974c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800974e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009752:	2b00      	cmp	r3, #0
 8009754:	dce9      	bgt.n	800972a <prvUnlockQueue+0x16>
 8009756:	e000      	b.n	800975a <prvUnlockQueue+0x46>
					break;
 8009758:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	22ff      	movs	r2, #255	@ 0xff
 800975e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009762:	f000 fcab 	bl	800a0bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009766:	f000 fc77 	bl	800a058 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009770:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009772:	e011      	b.n	8009798 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	691b      	ldr	r3, [r3, #16]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d012      	beq.n	80097a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	3310      	adds	r3, #16
 8009780:	4618      	mov	r0, r3
 8009782:	f000 fa3f 	bl	8009c04 <xTaskRemoveFromEventList>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d001      	beq.n	8009790 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800978c:	f000 fb18 	bl	8009dc0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009790:	7bbb      	ldrb	r3, [r7, #14]
 8009792:	3b01      	subs	r3, #1
 8009794:	b2db      	uxtb	r3, r3
 8009796:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009798:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800979c:	2b00      	cmp	r3, #0
 800979e:	dce9      	bgt.n	8009774 <prvUnlockQueue+0x60>
 80097a0:	e000      	b.n	80097a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80097a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	22ff      	movs	r2, #255	@ 0xff
 80097a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80097ac:	f000 fc86 	bl	800a0bc <vPortExitCritical>
}
 80097b0:	bf00      	nop
 80097b2:	3710      	adds	r7, #16
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80097c0:	f000 fc4a 	bl	800a058 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d102      	bne.n	80097d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80097d0:	2301      	movs	r3, #1
 80097d2:	60fb      	str	r3, [r7, #12]
 80097d4:	e001      	b.n	80097da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80097d6:	2300      	movs	r3, #0
 80097d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80097da:	f000 fc6f 	bl	800a0bc <vPortExitCritical>

	return xReturn;
 80097de:	68fb      	ldr	r3, [r7, #12]
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3710      	adds	r7, #16
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80097e8:	b480      	push	{r7}
 80097ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80097ec:	4b04      	ldr	r3, [pc, #16]	@ (8009800 <vTaskSuspendAll+0x18>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3301      	adds	r3, #1
 80097f2:	4a03      	ldr	r2, [pc, #12]	@ (8009800 <vTaskSuspendAll+0x18>)
 80097f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80097f6:	bf00      	nop
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr
 8009800:	20000524 	.word	0x20000524

08009804 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b084      	sub	sp, #16
 8009808:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800980a:	2300      	movs	r3, #0
 800980c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800980e:	2300      	movs	r3, #0
 8009810:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009812:	4b42      	ldr	r3, [pc, #264]	@ (800991c <xTaskResumeAll+0x118>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d10b      	bne.n	8009832 <xTaskResumeAll+0x2e>
	__asm volatile
 800981a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800981e:	f383 8811 	msr	BASEPRI, r3
 8009822:	f3bf 8f6f 	isb	sy
 8009826:	f3bf 8f4f 	dsb	sy
 800982a:	603b      	str	r3, [r7, #0]
}
 800982c:	bf00      	nop
 800982e:	bf00      	nop
 8009830:	e7fd      	b.n	800982e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009832:	f000 fc11 	bl	800a058 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009836:	4b39      	ldr	r3, [pc, #228]	@ (800991c <xTaskResumeAll+0x118>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	3b01      	subs	r3, #1
 800983c:	4a37      	ldr	r2, [pc, #220]	@ (800991c <xTaskResumeAll+0x118>)
 800983e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009840:	4b36      	ldr	r3, [pc, #216]	@ (800991c <xTaskResumeAll+0x118>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d161      	bne.n	800990c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009848:	4b35      	ldr	r3, [pc, #212]	@ (8009920 <xTaskResumeAll+0x11c>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d05d      	beq.n	800990c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009850:	e02e      	b.n	80098b0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009852:	4b34      	ldr	r3, [pc, #208]	@ (8009924 <xTaskResumeAll+0x120>)
 8009854:	68db      	ldr	r3, [r3, #12]
 8009856:	68db      	ldr	r3, [r3, #12]
 8009858:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	3318      	adds	r3, #24
 800985e:	4618      	mov	r0, r3
 8009860:	f7ff fce5 	bl	800922e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	3304      	adds	r3, #4
 8009868:	4618      	mov	r0, r3
 800986a:	f7ff fce0 	bl	800922e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009872:	2201      	movs	r2, #1
 8009874:	409a      	lsls	r2, r3
 8009876:	4b2c      	ldr	r3, [pc, #176]	@ (8009928 <xTaskResumeAll+0x124>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4313      	orrs	r3, r2
 800987c:	4a2a      	ldr	r2, [pc, #168]	@ (8009928 <xTaskResumeAll+0x124>)
 800987e:	6013      	str	r3, [r2, #0]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009884:	4613      	mov	r3, r2
 8009886:	009b      	lsls	r3, r3, #2
 8009888:	4413      	add	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4a27      	ldr	r2, [pc, #156]	@ (800992c <xTaskResumeAll+0x128>)
 800988e:	441a      	add	r2, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	3304      	adds	r3, #4
 8009894:	4619      	mov	r1, r3
 8009896:	4610      	mov	r0, r2
 8009898:	f7ff fc6c 	bl	8009174 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098a0:	4b23      	ldr	r3, [pc, #140]	@ (8009930 <xTaskResumeAll+0x12c>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d302      	bcc.n	80098b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80098aa:	4b22      	ldr	r3, [pc, #136]	@ (8009934 <xTaskResumeAll+0x130>)
 80098ac:	2201      	movs	r2, #1
 80098ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098b0:	4b1c      	ldr	r3, [pc, #112]	@ (8009924 <xTaskResumeAll+0x120>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d1cc      	bne.n	8009852 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d001      	beq.n	80098c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80098be:	f000 fa8b 	bl	8009dd8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80098c2:	4b1d      	ldr	r3, [pc, #116]	@ (8009938 <xTaskResumeAll+0x134>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d010      	beq.n	80098f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80098ce:	f000 f837 	bl	8009940 <xTaskIncrementTick>
 80098d2:	4603      	mov	r3, r0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d002      	beq.n	80098de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80098d8:	4b16      	ldr	r3, [pc, #88]	@ (8009934 <xTaskResumeAll+0x130>)
 80098da:	2201      	movs	r2, #1
 80098dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	3b01      	subs	r3, #1
 80098e2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1f1      	bne.n	80098ce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80098ea:	4b13      	ldr	r3, [pc, #76]	@ (8009938 <xTaskResumeAll+0x134>)
 80098ec:	2200      	movs	r2, #0
 80098ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80098f0:	4b10      	ldr	r3, [pc, #64]	@ (8009934 <xTaskResumeAll+0x130>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d009      	beq.n	800990c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80098f8:	2301      	movs	r3, #1
 80098fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80098fc:	4b0f      	ldr	r3, [pc, #60]	@ (800993c <xTaskResumeAll+0x138>)
 80098fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009902:	601a      	str	r2, [r3, #0]
 8009904:	f3bf 8f4f 	dsb	sy
 8009908:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800990c:	f000 fbd6 	bl	800a0bc <vPortExitCritical>

	return xAlreadyYielded;
 8009910:	68bb      	ldr	r3, [r7, #8]
}
 8009912:	4618      	mov	r0, r3
 8009914:	3710      	adds	r7, #16
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	20000524 	.word	0x20000524
 8009920:	20000504 	.word	0x20000504
 8009924:	200004dc 	.word	0x200004dc
 8009928:	2000050c 	.word	0x2000050c
 800992c:	20000448 	.word	0x20000448
 8009930:	20000444 	.word	0x20000444
 8009934:	20000518 	.word	0x20000518
 8009938:	20000514 	.word	0x20000514
 800993c:	e000ed04 	.word	0xe000ed04

08009940 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b086      	sub	sp, #24
 8009944:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009946:	2300      	movs	r3, #0
 8009948:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800994a:	4b4f      	ldr	r3, [pc, #316]	@ (8009a88 <xTaskIncrementTick+0x148>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2b00      	cmp	r3, #0
 8009950:	f040 808f 	bne.w	8009a72 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009954:	4b4d      	ldr	r3, [pc, #308]	@ (8009a8c <xTaskIncrementTick+0x14c>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	3301      	adds	r3, #1
 800995a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800995c:	4a4b      	ldr	r2, [pc, #300]	@ (8009a8c <xTaskIncrementTick+0x14c>)
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d121      	bne.n	80099ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009968:	4b49      	ldr	r3, [pc, #292]	@ (8009a90 <xTaskIncrementTick+0x150>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d00b      	beq.n	800998a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009976:	f383 8811 	msr	BASEPRI, r3
 800997a:	f3bf 8f6f 	isb	sy
 800997e:	f3bf 8f4f 	dsb	sy
 8009982:	603b      	str	r3, [r7, #0]
}
 8009984:	bf00      	nop
 8009986:	bf00      	nop
 8009988:	e7fd      	b.n	8009986 <xTaskIncrementTick+0x46>
 800998a:	4b41      	ldr	r3, [pc, #260]	@ (8009a90 <xTaskIncrementTick+0x150>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	60fb      	str	r3, [r7, #12]
 8009990:	4b40      	ldr	r3, [pc, #256]	@ (8009a94 <xTaskIncrementTick+0x154>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a3e      	ldr	r2, [pc, #248]	@ (8009a90 <xTaskIncrementTick+0x150>)
 8009996:	6013      	str	r3, [r2, #0]
 8009998:	4a3e      	ldr	r2, [pc, #248]	@ (8009a94 <xTaskIncrementTick+0x154>)
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	6013      	str	r3, [r2, #0]
 800999e:	4b3e      	ldr	r3, [pc, #248]	@ (8009a98 <xTaskIncrementTick+0x158>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	3301      	adds	r3, #1
 80099a4:	4a3c      	ldr	r2, [pc, #240]	@ (8009a98 <xTaskIncrementTick+0x158>)
 80099a6:	6013      	str	r3, [r2, #0]
 80099a8:	f000 fa16 	bl	8009dd8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80099ac:	4b3b      	ldr	r3, [pc, #236]	@ (8009a9c <xTaskIncrementTick+0x15c>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	693a      	ldr	r2, [r7, #16]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d348      	bcc.n	8009a48 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099b6:	4b36      	ldr	r3, [pc, #216]	@ (8009a90 <xTaskIncrementTick+0x150>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d104      	bne.n	80099ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099c0:	4b36      	ldr	r3, [pc, #216]	@ (8009a9c <xTaskIncrementTick+0x15c>)
 80099c2:	f04f 32ff 	mov.w	r2, #4294967295
 80099c6:	601a      	str	r2, [r3, #0]
					break;
 80099c8:	e03e      	b.n	8009a48 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099ca:	4b31      	ldr	r3, [pc, #196]	@ (8009a90 <xTaskIncrementTick+0x150>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	68db      	ldr	r3, [r3, #12]
 80099d0:	68db      	ldr	r3, [r3, #12]
 80099d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80099da:	693a      	ldr	r2, [r7, #16]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	429a      	cmp	r2, r3
 80099e0:	d203      	bcs.n	80099ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80099e2:	4a2e      	ldr	r2, [pc, #184]	@ (8009a9c <xTaskIncrementTick+0x15c>)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80099e8:	e02e      	b.n	8009a48 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	3304      	adds	r3, #4
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7ff fc1d 	bl	800922e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d004      	beq.n	8009a06 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	3318      	adds	r3, #24
 8009a00:	4618      	mov	r0, r3
 8009a02:	f7ff fc14 	bl	800922e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	409a      	lsls	r2, r3
 8009a0e:	4b24      	ldr	r3, [pc, #144]	@ (8009aa0 <xTaskIncrementTick+0x160>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4313      	orrs	r3, r2
 8009a14:	4a22      	ldr	r2, [pc, #136]	@ (8009aa0 <xTaskIncrementTick+0x160>)
 8009a16:	6013      	str	r3, [r2, #0]
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a1c:	4613      	mov	r3, r2
 8009a1e:	009b      	lsls	r3, r3, #2
 8009a20:	4413      	add	r3, r2
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	4a1f      	ldr	r2, [pc, #124]	@ (8009aa4 <xTaskIncrementTick+0x164>)
 8009a26:	441a      	add	r2, r3
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	3304      	adds	r3, #4
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	4610      	mov	r0, r2
 8009a30:	f7ff fba0 	bl	8009174 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a38:	4b1b      	ldr	r3, [pc, #108]	@ (8009aa8 <xTaskIncrementTick+0x168>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d3b9      	bcc.n	80099b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009a42:	2301      	movs	r3, #1
 8009a44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a46:	e7b6      	b.n	80099b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a48:	4b17      	ldr	r3, [pc, #92]	@ (8009aa8 <xTaskIncrementTick+0x168>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a4e:	4915      	ldr	r1, [pc, #84]	@ (8009aa4 <xTaskIncrementTick+0x164>)
 8009a50:	4613      	mov	r3, r2
 8009a52:	009b      	lsls	r3, r3, #2
 8009a54:	4413      	add	r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	440b      	add	r3, r1
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d901      	bls.n	8009a64 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009a60:	2301      	movs	r3, #1
 8009a62:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009a64:	4b11      	ldr	r3, [pc, #68]	@ (8009aac <xTaskIncrementTick+0x16c>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d007      	beq.n	8009a7c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	617b      	str	r3, [r7, #20]
 8009a70:	e004      	b.n	8009a7c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009a72:	4b0f      	ldr	r3, [pc, #60]	@ (8009ab0 <xTaskIncrementTick+0x170>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	3301      	adds	r3, #1
 8009a78:	4a0d      	ldr	r2, [pc, #52]	@ (8009ab0 <xTaskIncrementTick+0x170>)
 8009a7a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009a7c:	697b      	ldr	r3, [r7, #20]
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3718      	adds	r7, #24
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	20000524 	.word	0x20000524
 8009a8c:	20000508 	.word	0x20000508
 8009a90:	200004d4 	.word	0x200004d4
 8009a94:	200004d8 	.word	0x200004d8
 8009a98:	2000051c 	.word	0x2000051c
 8009a9c:	20000520 	.word	0x20000520
 8009aa0:	2000050c 	.word	0x2000050c
 8009aa4:	20000448 	.word	0x20000448
 8009aa8:	20000444 	.word	0x20000444
 8009aac:	20000518 	.word	0x20000518
 8009ab0:	20000514 	.word	0x20000514

08009ab4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b088      	sub	sp, #32
 8009ab8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009aba:	4b3a      	ldr	r3, [pc, #232]	@ (8009ba4 <vTaskSwitchContext+0xf0>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d003      	beq.n	8009aca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009ac2:	4b39      	ldr	r3, [pc, #228]	@ (8009ba8 <vTaskSwitchContext+0xf4>)
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009ac8:	e067      	b.n	8009b9a <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 8009aca:	4b37      	ldr	r3, [pc, #220]	@ (8009ba8 <vTaskSwitchContext+0xf4>)
 8009acc:	2200      	movs	r2, #0
 8009ace:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8009ad0:	4b36      	ldr	r3, [pc, #216]	@ (8009bac <vTaskSwitchContext+0xf8>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ad6:	61fb      	str	r3, [r7, #28]
 8009ad8:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8009adc:	61bb      	str	r3, [r7, #24]
 8009ade:	69fb      	ldr	r3, [r7, #28]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	69ba      	ldr	r2, [r7, #24]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d111      	bne.n	8009b0c <vTaskSwitchContext+0x58>
 8009ae8:	69fb      	ldr	r3, [r7, #28]
 8009aea:	3304      	adds	r3, #4
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	69ba      	ldr	r2, [r7, #24]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d10b      	bne.n	8009b0c <vTaskSwitchContext+0x58>
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	3308      	adds	r3, #8
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	69ba      	ldr	r2, [r7, #24]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d105      	bne.n	8009b0c <vTaskSwitchContext+0x58>
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	330c      	adds	r3, #12
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	69ba      	ldr	r2, [r7, #24]
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d008      	beq.n	8009b1e <vTaskSwitchContext+0x6a>
 8009b0c:	4b27      	ldr	r3, [pc, #156]	@ (8009bac <vTaskSwitchContext+0xf8>)
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	4b26      	ldr	r3, [pc, #152]	@ (8009bac <vTaskSwitchContext+0xf8>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	3334      	adds	r3, #52	@ 0x34
 8009b16:	4619      	mov	r1, r3
 8009b18:	4610      	mov	r0, r2
 8009b1a:	f7f6 fcff 	bl	800051c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b1e:	4b24      	ldr	r3, [pc, #144]	@ (8009bb0 <vTaskSwitchContext+0xfc>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	fab3 f383 	clz	r3, r3
 8009b2a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009b2c:	7afb      	ldrb	r3, [r7, #11]
 8009b2e:	f1c3 031f 	rsb	r3, r3, #31
 8009b32:	617b      	str	r3, [r7, #20]
 8009b34:	491f      	ldr	r1, [pc, #124]	@ (8009bb4 <vTaskSwitchContext+0x100>)
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	4613      	mov	r3, r2
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	4413      	add	r3, r2
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	440b      	add	r3, r1
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10b      	bne.n	8009b60 <vTaskSwitchContext+0xac>
	__asm volatile
 8009b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b4c:	f383 8811 	msr	BASEPRI, r3
 8009b50:	f3bf 8f6f 	isb	sy
 8009b54:	f3bf 8f4f 	dsb	sy
 8009b58:	607b      	str	r3, [r7, #4]
}
 8009b5a:	bf00      	nop
 8009b5c:	bf00      	nop
 8009b5e:	e7fd      	b.n	8009b5c <vTaskSwitchContext+0xa8>
 8009b60:	697a      	ldr	r2, [r7, #20]
 8009b62:	4613      	mov	r3, r2
 8009b64:	009b      	lsls	r3, r3, #2
 8009b66:	4413      	add	r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	4a12      	ldr	r2, [pc, #72]	@ (8009bb4 <vTaskSwitchContext+0x100>)
 8009b6c:	4413      	add	r3, r2
 8009b6e:	613b      	str	r3, [r7, #16]
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	685a      	ldr	r2, [r3, #4]
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	605a      	str	r2, [r3, #4]
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	685a      	ldr	r2, [r3, #4]
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	3308      	adds	r3, #8
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d104      	bne.n	8009b90 <vTaskSwitchContext+0xdc>
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	685a      	ldr	r2, [r3, #4]
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	605a      	str	r2, [r3, #4]
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	68db      	ldr	r3, [r3, #12]
 8009b96:	4a05      	ldr	r2, [pc, #20]	@ (8009bac <vTaskSwitchContext+0xf8>)
 8009b98:	6013      	str	r3, [r2, #0]
}
 8009b9a:	bf00      	nop
 8009b9c:	3720      	adds	r7, #32
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	20000524 	.word	0x20000524
 8009ba8:	20000518 	.word	0x20000518
 8009bac:	20000444 	.word	0x20000444
 8009bb0:	2000050c 	.word	0x2000050c
 8009bb4:	20000448 	.word	0x20000448

08009bb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b084      	sub	sp, #16
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d10b      	bne.n	8009be0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bcc:	f383 8811 	msr	BASEPRI, r3
 8009bd0:	f3bf 8f6f 	isb	sy
 8009bd4:	f3bf 8f4f 	dsb	sy
 8009bd8:	60fb      	str	r3, [r7, #12]
}
 8009bda:	bf00      	nop
 8009bdc:	bf00      	nop
 8009bde:	e7fd      	b.n	8009bdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009be0:	4b07      	ldr	r3, [pc, #28]	@ (8009c00 <vTaskPlaceOnEventList+0x48>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	3318      	adds	r3, #24
 8009be6:	4619      	mov	r1, r3
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f7ff fae7 	bl	80091bc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009bee:	2101      	movs	r1, #1
 8009bf0:	6838      	ldr	r0, [r7, #0]
 8009bf2:	f000 f9b7 	bl	8009f64 <prvAddCurrentTaskToDelayedList>
}
 8009bf6:	bf00      	nop
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	20000444 	.word	0x20000444

08009c04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b086      	sub	sp, #24
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10b      	bne.n	8009c32 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1e:	f383 8811 	msr	BASEPRI, r3
 8009c22:	f3bf 8f6f 	isb	sy
 8009c26:	f3bf 8f4f 	dsb	sy
 8009c2a:	60fb      	str	r3, [r7, #12]
}
 8009c2c:	bf00      	nop
 8009c2e:	bf00      	nop
 8009c30:	e7fd      	b.n	8009c2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	3318      	adds	r3, #24
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7ff faf9 	bl	800922e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8009cb4 <xTaskRemoveFromEventList+0xb0>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d11c      	bne.n	8009c7e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	3304      	adds	r3, #4
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f7ff faf0 	bl	800922e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c52:	2201      	movs	r2, #1
 8009c54:	409a      	lsls	r2, r3
 8009c56:	4b18      	ldr	r3, [pc, #96]	@ (8009cb8 <xTaskRemoveFromEventList+0xb4>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	4a16      	ldr	r2, [pc, #88]	@ (8009cb8 <xTaskRemoveFromEventList+0xb4>)
 8009c5e:	6013      	str	r3, [r2, #0]
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c64:	4613      	mov	r3, r2
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	4413      	add	r3, r2
 8009c6a:	009b      	lsls	r3, r3, #2
 8009c6c:	4a13      	ldr	r2, [pc, #76]	@ (8009cbc <xTaskRemoveFromEventList+0xb8>)
 8009c6e:	441a      	add	r2, r3
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	3304      	adds	r3, #4
 8009c74:	4619      	mov	r1, r3
 8009c76:	4610      	mov	r0, r2
 8009c78:	f7ff fa7c 	bl	8009174 <vListInsertEnd>
 8009c7c:	e005      	b.n	8009c8a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	3318      	adds	r3, #24
 8009c82:	4619      	mov	r1, r3
 8009c84:	480e      	ldr	r0, [pc, #56]	@ (8009cc0 <xTaskRemoveFromEventList+0xbc>)
 8009c86:	f7ff fa75 	bl	8009174 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc4 <xTaskRemoveFromEventList+0xc0>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d905      	bls.n	8009ca4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009c98:	2301      	movs	r3, #1
 8009c9a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc8 <xTaskRemoveFromEventList+0xc4>)
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	601a      	str	r2, [r3, #0]
 8009ca2:	e001      	b.n	8009ca8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009ca8:	697b      	ldr	r3, [r7, #20]
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3718      	adds	r7, #24
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	20000524 	.word	0x20000524
 8009cb8:	2000050c 	.word	0x2000050c
 8009cbc:	20000448 	.word	0x20000448
 8009cc0:	200004dc 	.word	0x200004dc
 8009cc4:	20000444 	.word	0x20000444
 8009cc8:	20000518 	.word	0x20000518

08009ccc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b083      	sub	sp, #12
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009cd4:	4b06      	ldr	r3, [pc, #24]	@ (8009cf0 <vTaskInternalSetTimeOutState+0x24>)
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009cdc:	4b05      	ldr	r3, [pc, #20]	@ (8009cf4 <vTaskInternalSetTimeOutState+0x28>)
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	605a      	str	r2, [r3, #4]
}
 8009ce4:	bf00      	nop
 8009ce6:	370c      	adds	r7, #12
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	2000051c 	.word	0x2000051c
 8009cf4:	20000508 	.word	0x20000508

08009cf8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b088      	sub	sp, #32
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d10b      	bne.n	8009d20 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d0c:	f383 8811 	msr	BASEPRI, r3
 8009d10:	f3bf 8f6f 	isb	sy
 8009d14:	f3bf 8f4f 	dsb	sy
 8009d18:	613b      	str	r3, [r7, #16]
}
 8009d1a:	bf00      	nop
 8009d1c:	bf00      	nop
 8009d1e:	e7fd      	b.n	8009d1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d10b      	bne.n	8009d3e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d2a:	f383 8811 	msr	BASEPRI, r3
 8009d2e:	f3bf 8f6f 	isb	sy
 8009d32:	f3bf 8f4f 	dsb	sy
 8009d36:	60fb      	str	r3, [r7, #12]
}
 8009d38:	bf00      	nop
 8009d3a:	bf00      	nop
 8009d3c:	e7fd      	b.n	8009d3a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009d3e:	f000 f98b 	bl	800a058 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009d42:	4b1d      	ldr	r3, [pc, #116]	@ (8009db8 <xTaskCheckForTimeOut+0xc0>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	69ba      	ldr	r2, [r7, #24]
 8009d4e:	1ad3      	subs	r3, r2, r3
 8009d50:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5a:	d102      	bne.n	8009d62 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	61fb      	str	r3, [r7, #28]
 8009d60:	e023      	b.n	8009daa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	4b15      	ldr	r3, [pc, #84]	@ (8009dbc <xTaskCheckForTimeOut+0xc4>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d007      	beq.n	8009d7e <xTaskCheckForTimeOut+0x86>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	69ba      	ldr	r2, [r7, #24]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d302      	bcc.n	8009d7e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	61fb      	str	r3, [r7, #28]
 8009d7c:	e015      	b.n	8009daa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	697a      	ldr	r2, [r7, #20]
 8009d84:	429a      	cmp	r2, r3
 8009d86:	d20b      	bcs.n	8009da0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	1ad2      	subs	r2, r2, r3
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f7ff ff99 	bl	8009ccc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	61fb      	str	r3, [r7, #28]
 8009d9e:	e004      	b.n	8009daa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	2200      	movs	r2, #0
 8009da4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009da6:	2301      	movs	r3, #1
 8009da8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009daa:	f000 f987 	bl	800a0bc <vPortExitCritical>

	return xReturn;
 8009dae:	69fb      	ldr	r3, [r7, #28]
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3720      	adds	r7, #32
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	20000508 	.word	0x20000508
 8009dbc:	2000051c 	.word	0x2000051c

08009dc0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009dc4:	4b03      	ldr	r3, [pc, #12]	@ (8009dd4 <vTaskMissedYield+0x14>)
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	601a      	str	r2, [r3, #0]
}
 8009dca:	bf00      	nop
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr
 8009dd4:	20000518 	.word	0x20000518

08009dd8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009dde:	4b0c      	ldr	r3, [pc, #48]	@ (8009e10 <prvResetNextTaskUnblockTime+0x38>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d104      	bne.n	8009df2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009de8:	4b0a      	ldr	r3, [pc, #40]	@ (8009e14 <prvResetNextTaskUnblockTime+0x3c>)
 8009dea:	f04f 32ff 	mov.w	r2, #4294967295
 8009dee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009df0:	e008      	b.n	8009e04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009df2:	4b07      	ldr	r3, [pc, #28]	@ (8009e10 <prvResetNextTaskUnblockTime+0x38>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	68db      	ldr	r3, [r3, #12]
 8009dfa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	4a04      	ldr	r2, [pc, #16]	@ (8009e14 <prvResetNextTaskUnblockTime+0x3c>)
 8009e02:	6013      	str	r3, [r2, #0]
}
 8009e04:	bf00      	nop
 8009e06:	370c      	adds	r7, #12
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr
 8009e10:	200004d4 	.word	0x200004d4
 8009e14:	20000520 	.word	0x20000520

08009e18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009e18:	b480      	push	{r7}
 8009e1a:	b083      	sub	sp, #12
 8009e1c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8009e4c <xTaskGetSchedulerState+0x34>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d102      	bne.n	8009e2c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009e26:	2301      	movs	r3, #1
 8009e28:	607b      	str	r3, [r7, #4]
 8009e2a:	e008      	b.n	8009e3e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e2c:	4b08      	ldr	r3, [pc, #32]	@ (8009e50 <xTaskGetSchedulerState+0x38>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d102      	bne.n	8009e3a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009e34:	2302      	movs	r3, #2
 8009e36:	607b      	str	r3, [r7, #4]
 8009e38:	e001      	b.n	8009e3e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009e3e:	687b      	ldr	r3, [r7, #4]
	}
 8009e40:	4618      	mov	r0, r3
 8009e42:	370c      	adds	r7, #12
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr
 8009e4c:	20000510 	.word	0x20000510
 8009e50:	20000524 	.word	0x20000524

08009e54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b086      	sub	sp, #24
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009e60:	2300      	movs	r3, #0
 8009e62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d070      	beq.n	8009f4c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8009f58 <xTaskPriorityDisinherit+0x104>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	693a      	ldr	r2, [r7, #16]
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d00b      	beq.n	8009e8c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e78:	f383 8811 	msr	BASEPRI, r3
 8009e7c:	f3bf 8f6f 	isb	sy
 8009e80:	f3bf 8f4f 	dsb	sy
 8009e84:	60fb      	str	r3, [r7, #12]
}
 8009e86:	bf00      	nop
 8009e88:	bf00      	nop
 8009e8a:	e7fd      	b.n	8009e88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d10b      	bne.n	8009eac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e98:	f383 8811 	msr	BASEPRI, r3
 8009e9c:	f3bf 8f6f 	isb	sy
 8009ea0:	f3bf 8f4f 	dsb	sy
 8009ea4:	60bb      	str	r3, [r7, #8]
}
 8009ea6:	bf00      	nop
 8009ea8:	bf00      	nop
 8009eaa:	e7fd      	b.n	8009ea8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eb0:	1e5a      	subs	r2, r3, #1
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d044      	beq.n	8009f4c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d140      	bne.n	8009f4c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009eca:	693b      	ldr	r3, [r7, #16]
 8009ecc:	3304      	adds	r3, #4
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f7ff f9ad 	bl	800922e <uxListRemove>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d115      	bne.n	8009f06 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ede:	491f      	ldr	r1, [pc, #124]	@ (8009f5c <xTaskPriorityDisinherit+0x108>)
 8009ee0:	4613      	mov	r3, r2
 8009ee2:	009b      	lsls	r3, r3, #2
 8009ee4:	4413      	add	r3, r2
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	440b      	add	r3, r1
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d10a      	bne.n	8009f06 <xTaskPriorityDisinherit+0xb2>
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8009efa:	43da      	mvns	r2, r3
 8009efc:	4b18      	ldr	r3, [pc, #96]	@ (8009f60 <xTaskPriorityDisinherit+0x10c>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4013      	ands	r3, r2
 8009f02:	4a17      	ldr	r2, [pc, #92]	@ (8009f60 <xTaskPriorityDisinherit+0x10c>)
 8009f04:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f12:	f1c3 0207 	rsb	r2, r3, #7
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f1e:	2201      	movs	r2, #1
 8009f20:	409a      	lsls	r2, r3
 8009f22:	4b0f      	ldr	r3, [pc, #60]	@ (8009f60 <xTaskPriorityDisinherit+0x10c>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4313      	orrs	r3, r2
 8009f28:	4a0d      	ldr	r2, [pc, #52]	@ (8009f60 <xTaskPriorityDisinherit+0x10c>)
 8009f2a:	6013      	str	r3, [r2, #0]
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f30:	4613      	mov	r3, r2
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	4413      	add	r3, r2
 8009f36:	009b      	lsls	r3, r3, #2
 8009f38:	4a08      	ldr	r2, [pc, #32]	@ (8009f5c <xTaskPriorityDisinherit+0x108>)
 8009f3a:	441a      	add	r2, r3
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	3304      	adds	r3, #4
 8009f40:	4619      	mov	r1, r3
 8009f42:	4610      	mov	r0, r2
 8009f44:	f7ff f916 	bl	8009174 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009f4c:	697b      	ldr	r3, [r7, #20]
	}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3718      	adds	r7, #24
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	20000444 	.word	0x20000444
 8009f5c:	20000448 	.word	0x20000448
 8009f60:	2000050c 	.word	0x2000050c

08009f64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009f6e:	4b29      	ldr	r3, [pc, #164]	@ (800a014 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f74:	4b28      	ldr	r3, [pc, #160]	@ (800a018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	3304      	adds	r3, #4
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f7ff f957 	bl	800922e <uxListRemove>
 8009f80:	4603      	mov	r3, r0
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d10b      	bne.n	8009f9e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009f86:	4b24      	ldr	r3, [pc, #144]	@ (800a018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f92:	43da      	mvns	r2, r3
 8009f94:	4b21      	ldr	r3, [pc, #132]	@ (800a01c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4013      	ands	r3, r2
 8009f9a:	4a20      	ldr	r2, [pc, #128]	@ (800a01c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009f9c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fa4:	d10a      	bne.n	8009fbc <prvAddCurrentTaskToDelayedList+0x58>
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d007      	beq.n	8009fbc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009fac:	4b1a      	ldr	r3, [pc, #104]	@ (800a018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	3304      	adds	r3, #4
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	481a      	ldr	r0, [pc, #104]	@ (800a020 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009fb6:	f7ff f8dd 	bl	8009174 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009fba:	e026      	b.n	800a00a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009fbc:	68fa      	ldr	r2, [r7, #12]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	4413      	add	r3, r2
 8009fc2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009fc4:	4b14      	ldr	r3, [pc, #80]	@ (800a018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	68ba      	ldr	r2, [r7, #8]
 8009fca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009fcc:	68ba      	ldr	r2, [r7, #8]
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d209      	bcs.n	8009fe8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009fd4:	4b13      	ldr	r3, [pc, #76]	@ (800a024 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009fd6:	681a      	ldr	r2, [r3, #0]
 8009fd8:	4b0f      	ldr	r3, [pc, #60]	@ (800a018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	3304      	adds	r3, #4
 8009fde:	4619      	mov	r1, r3
 8009fe0:	4610      	mov	r0, r2
 8009fe2:	f7ff f8eb 	bl	80091bc <vListInsert>
}
 8009fe6:	e010      	b.n	800a00a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009fe8:	4b0f      	ldr	r3, [pc, #60]	@ (800a028 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	4b0a      	ldr	r3, [pc, #40]	@ (800a018 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	3304      	adds	r3, #4
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	4610      	mov	r0, r2
 8009ff6:	f7ff f8e1 	bl	80091bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800a02c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	68ba      	ldr	r2, [r7, #8]
 800a000:	429a      	cmp	r2, r3
 800a002:	d202      	bcs.n	800a00a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a004:	4a09      	ldr	r2, [pc, #36]	@ (800a02c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	6013      	str	r3, [r2, #0]
}
 800a00a:	bf00      	nop
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	20000508 	.word	0x20000508
 800a018:	20000444 	.word	0x20000444
 800a01c:	2000050c 	.word	0x2000050c
 800a020:	200004f0 	.word	0x200004f0
 800a024:	200004d8 	.word	0x200004d8
 800a028:	200004d4 	.word	0x200004d4
 800a02c:	20000520 	.word	0x20000520

0800a030 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a030:	4b07      	ldr	r3, [pc, #28]	@ (800a050 <pxCurrentTCBConst2>)
 800a032:	6819      	ldr	r1, [r3, #0]
 800a034:	6808      	ldr	r0, [r1, #0]
 800a036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03a:	f380 8809 	msr	PSP, r0
 800a03e:	f3bf 8f6f 	isb	sy
 800a042:	f04f 0000 	mov.w	r0, #0
 800a046:	f380 8811 	msr	BASEPRI, r0
 800a04a:	4770      	bx	lr
 800a04c:	f3af 8000 	nop.w

0800a050 <pxCurrentTCBConst2>:
 800a050:	20000444 	.word	0x20000444
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a054:	bf00      	nop
 800a056:	bf00      	nop

0800a058 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
	__asm volatile
 800a05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a062:	f383 8811 	msr	BASEPRI, r3
 800a066:	f3bf 8f6f 	isb	sy
 800a06a:	f3bf 8f4f 	dsb	sy
 800a06e:	607b      	str	r3, [r7, #4]
}
 800a070:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a072:	4b10      	ldr	r3, [pc, #64]	@ (800a0b4 <vPortEnterCritical+0x5c>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	3301      	adds	r3, #1
 800a078:	4a0e      	ldr	r2, [pc, #56]	@ (800a0b4 <vPortEnterCritical+0x5c>)
 800a07a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a07c:	4b0d      	ldr	r3, [pc, #52]	@ (800a0b4 <vPortEnterCritical+0x5c>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2b01      	cmp	r3, #1
 800a082:	d110      	bne.n	800a0a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a084:	4b0c      	ldr	r3, [pc, #48]	@ (800a0b8 <vPortEnterCritical+0x60>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	b2db      	uxtb	r3, r3
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d00b      	beq.n	800a0a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a092:	f383 8811 	msr	BASEPRI, r3
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	f3bf 8f4f 	dsb	sy
 800a09e:	603b      	str	r3, [r7, #0]
}
 800a0a0:	bf00      	nop
 800a0a2:	bf00      	nop
 800a0a4:	e7fd      	b.n	800a0a2 <vPortEnterCritical+0x4a>
	}
}
 800a0a6:	bf00      	nop
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr
 800a0b2:	bf00      	nop
 800a0b4:	20000054 	.word	0x20000054
 800a0b8:	e000ed04 	.word	0xe000ed04

0800a0bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b083      	sub	sp, #12
 800a0c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a0c2:	4b12      	ldr	r3, [pc, #72]	@ (800a10c <vPortExitCritical+0x50>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d10b      	bne.n	800a0e2 <vPortExitCritical+0x26>
	__asm volatile
 800a0ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ce:	f383 8811 	msr	BASEPRI, r3
 800a0d2:	f3bf 8f6f 	isb	sy
 800a0d6:	f3bf 8f4f 	dsb	sy
 800a0da:	607b      	str	r3, [r7, #4]
}
 800a0dc:	bf00      	nop
 800a0de:	bf00      	nop
 800a0e0:	e7fd      	b.n	800a0de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a0e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a10c <vPortExitCritical+0x50>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	3b01      	subs	r3, #1
 800a0e8:	4a08      	ldr	r2, [pc, #32]	@ (800a10c <vPortExitCritical+0x50>)
 800a0ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a0ec:	4b07      	ldr	r3, [pc, #28]	@ (800a10c <vPortExitCritical+0x50>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d105      	bne.n	800a100 <vPortExitCritical+0x44>
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	f383 8811 	msr	BASEPRI, r3
}
 800a0fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a100:	bf00      	nop
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr
 800a10c:	20000054 	.word	0x20000054

0800a110 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a110:	f3ef 8009 	mrs	r0, PSP
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	4b15      	ldr	r3, [pc, #84]	@ (800a170 <pxCurrentTCBConst>)
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	f01e 0f10 	tst.w	lr, #16
 800a120:	bf08      	it	eq
 800a122:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a126:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a12a:	6010      	str	r0, [r2, #0]
 800a12c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a130:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a134:	f380 8811 	msr	BASEPRI, r0
 800a138:	f3bf 8f4f 	dsb	sy
 800a13c:	f3bf 8f6f 	isb	sy
 800a140:	f7ff fcb8 	bl	8009ab4 <vTaskSwitchContext>
 800a144:	f04f 0000 	mov.w	r0, #0
 800a148:	f380 8811 	msr	BASEPRI, r0
 800a14c:	bc09      	pop	{r0, r3}
 800a14e:	6819      	ldr	r1, [r3, #0]
 800a150:	6808      	ldr	r0, [r1, #0]
 800a152:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a156:	f01e 0f10 	tst.w	lr, #16
 800a15a:	bf08      	it	eq
 800a15c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a160:	f380 8809 	msr	PSP, r0
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	f3af 8000 	nop.w

0800a170 <pxCurrentTCBConst>:
 800a170:	20000444 	.word	0x20000444
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a174:	bf00      	nop
 800a176:	bf00      	nop

0800a178 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b082      	sub	sp, #8
 800a17c:	af00      	add	r7, sp, #0
	__asm volatile
 800a17e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a182:	f383 8811 	msr	BASEPRI, r3
 800a186:	f3bf 8f6f 	isb	sy
 800a18a:	f3bf 8f4f 	dsb	sy
 800a18e:	607b      	str	r3, [r7, #4]
}
 800a190:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a192:	f7ff fbd5 	bl	8009940 <xTaskIncrementTick>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d003      	beq.n	800a1a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a19c:	4b06      	ldr	r3, [pc, #24]	@ (800a1b8 <SysTick_Handler+0x40>)
 800a19e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1a2:	601a      	str	r2, [r3, #0]
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	f383 8811 	msr	BASEPRI, r3
}
 800a1ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a1b0:	bf00      	nop
 800a1b2:	3708      	adds	r7, #8
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	e000ed04 	.word	0xe000ed04

0800a1bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a1bc:	b480      	push	{r7}
 800a1be:	b085      	sub	sp, #20
 800a1c0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a1c2:	f3ef 8305 	mrs	r3, IPSR
 800a1c6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2b0f      	cmp	r3, #15
 800a1cc:	d915      	bls.n	800a1fa <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a1ce:	4a18      	ldr	r2, [pc, #96]	@ (800a230 <vPortValidateInterruptPriority+0x74>)
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	4413      	add	r3, r2
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a1d8:	4b16      	ldr	r3, [pc, #88]	@ (800a234 <vPortValidateInterruptPriority+0x78>)
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	7afa      	ldrb	r2, [r7, #11]
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d20b      	bcs.n	800a1fa <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e6:	f383 8811 	msr	BASEPRI, r3
 800a1ea:	f3bf 8f6f 	isb	sy
 800a1ee:	f3bf 8f4f 	dsb	sy
 800a1f2:	607b      	str	r3, [r7, #4]
}
 800a1f4:	bf00      	nop
 800a1f6:	bf00      	nop
 800a1f8:	e7fd      	b.n	800a1f6 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a1fa:	4b0f      	ldr	r3, [pc, #60]	@ (800a238 <vPortValidateInterruptPriority+0x7c>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a202:	4b0e      	ldr	r3, [pc, #56]	@ (800a23c <vPortValidateInterruptPriority+0x80>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	429a      	cmp	r2, r3
 800a208:	d90b      	bls.n	800a222 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a20e:	f383 8811 	msr	BASEPRI, r3
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	603b      	str	r3, [r7, #0]
}
 800a21c:	bf00      	nop
 800a21e:	bf00      	nop
 800a220:	e7fd      	b.n	800a21e <vPortValidateInterruptPriority+0x62>
	}
 800a222:	bf00      	nop
 800a224:	3714      	adds	r7, #20
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop
 800a230:	e000e3f0 	.word	0xe000e3f0
 800a234:	20000528 	.word	0x20000528
 800a238:	e000ed0c 	.word	0xe000ed0c
 800a23c:	2000052c 	.word	0x2000052c

0800a240 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a24e:	4618      	mov	r0, r3
 800a250:	f7fe fe40 	bl	8008ed4 <USBH_LL_IncTimer>
}
 800a254:	bf00      	nop
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fe fe80 	bl	8008f70 <USBH_LL_Connect>
}
 800a270:	bf00      	nop
 800a272:	3708      	adds	r7, #8
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a286:	4618      	mov	r0, r3
 800a288:	f7fe fe8d 	bl	8008fa6 <USBH_LL_Disconnect>
}
 800a28c:	bf00      	nop
 800a28e:	3708      	adds	r7, #8
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	460b      	mov	r3, r1
 800a29e:	70fb      	strb	r3, [r7, #3]
 800a2a0:	4613      	mov	r3, r2
 800a2a2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f7fe fecc 	bl	8009048 <USBH_LL_NotifyURBChange>
#endif
}
 800a2b0:	bf00      	nop
 800a2b2:	3708      	adds	r7, #8
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fe fe2e 	bl	8008f28 <USBH_LL_PortEnabled>
}
 800a2cc:	bf00      	nop
 800a2ce:	3708      	adds	r7, #8
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7fe fe32 	bl	8008f4c <USBH_LL_PortDisabled>
}
 800a2e8:	bf00      	nop
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a306:	4618      	mov	r0, r3
 800a308:	f7f9 fc7f 	bl	8003c0a <HAL_HCD_Stop>
 800a30c:	4603      	mov	r3, r0
 800a30e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a310:	7bfb      	ldrb	r3, [r7, #15]
 800a312:	4618      	mov	r0, r3
 800a314:	f000 f808 	bl	800a328 <USBH_Get_USB_Status>
 800a318:	4603      	mov	r3, r0
 800a31a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a31c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
	...

0800a328 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a328:	b480      	push	{r7}
 800a32a:	b085      	sub	sp, #20
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	4603      	mov	r3, r0
 800a330:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a332:	2300      	movs	r3, #0
 800a334:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a336:	79fb      	ldrb	r3, [r7, #7]
 800a338:	2b03      	cmp	r3, #3
 800a33a:	d817      	bhi.n	800a36c <USBH_Get_USB_Status+0x44>
 800a33c:	a201      	add	r2, pc, #4	@ (adr r2, 800a344 <USBH_Get_USB_Status+0x1c>)
 800a33e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a342:	bf00      	nop
 800a344:	0800a355 	.word	0x0800a355
 800a348:	0800a35b 	.word	0x0800a35b
 800a34c:	0800a361 	.word	0x0800a361
 800a350:	0800a367 	.word	0x0800a367
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a354:	2300      	movs	r3, #0
 800a356:	73fb      	strb	r3, [r7, #15]
    break;
 800a358:	e00b      	b.n	800a372 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a35a:	2302      	movs	r3, #2
 800a35c:	73fb      	strb	r3, [r7, #15]
    break;
 800a35e:	e008      	b.n	800a372 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a360:	2301      	movs	r3, #1
 800a362:	73fb      	strb	r3, [r7, #15]
    break;
 800a364:	e005      	b.n	800a372 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a366:	2302      	movs	r3, #2
 800a368:	73fb      	strb	r3, [r7, #15]
    break;
 800a36a:	e002      	b.n	800a372 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a36c:	2302      	movs	r3, #2
 800a36e:	73fb      	strb	r3, [r7, #15]
    break;
 800a370:	bf00      	nop
  }
  return usb_status;
 800a372:	7bfb      	ldrb	r3, [r7, #15]
}
 800a374:	4618      	mov	r0, r3
 800a376:	3714      	adds	r7, #20
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr

0800a380 <memset>:
 800a380:	4402      	add	r2, r0
 800a382:	4603      	mov	r3, r0
 800a384:	4293      	cmp	r3, r2
 800a386:	d100      	bne.n	800a38a <memset+0xa>
 800a388:	4770      	bx	lr
 800a38a:	f803 1b01 	strb.w	r1, [r3], #1
 800a38e:	e7f9      	b.n	800a384 <memset+0x4>

0800a390 <__libc_init_array>:
 800a390:	b570      	push	{r4, r5, r6, lr}
 800a392:	4d0d      	ldr	r5, [pc, #52]	@ (800a3c8 <__libc_init_array+0x38>)
 800a394:	4c0d      	ldr	r4, [pc, #52]	@ (800a3cc <__libc_init_array+0x3c>)
 800a396:	1b64      	subs	r4, r4, r5
 800a398:	10a4      	asrs	r4, r4, #2
 800a39a:	2600      	movs	r6, #0
 800a39c:	42a6      	cmp	r6, r4
 800a39e:	d109      	bne.n	800a3b4 <__libc_init_array+0x24>
 800a3a0:	4d0b      	ldr	r5, [pc, #44]	@ (800a3d0 <__libc_init_array+0x40>)
 800a3a2:	4c0c      	ldr	r4, [pc, #48]	@ (800a3d4 <__libc_init_array+0x44>)
 800a3a4:	f000 f826 	bl	800a3f4 <_init>
 800a3a8:	1b64      	subs	r4, r4, r5
 800a3aa:	10a4      	asrs	r4, r4, #2
 800a3ac:	2600      	movs	r6, #0
 800a3ae:	42a6      	cmp	r6, r4
 800a3b0:	d105      	bne.n	800a3be <__libc_init_array+0x2e>
 800a3b2:	bd70      	pop	{r4, r5, r6, pc}
 800a3b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3b8:	4798      	blx	r3
 800a3ba:	3601      	adds	r6, #1
 800a3bc:	e7ee      	b.n	800a39c <__libc_init_array+0xc>
 800a3be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3c2:	4798      	blx	r3
 800a3c4:	3601      	adds	r6, #1
 800a3c6:	e7f2      	b.n	800a3ae <__libc_init_array+0x1e>
 800a3c8:	0800bef8 	.word	0x0800bef8
 800a3cc:	0800bef8 	.word	0x0800bef8
 800a3d0:	0800bef8 	.word	0x0800bef8
 800a3d4:	0800befc 	.word	0x0800befc

0800a3d8 <memcpy>:
 800a3d8:	440a      	add	r2, r1
 800a3da:	4291      	cmp	r1, r2
 800a3dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3e0:	d100      	bne.n	800a3e4 <memcpy+0xc>
 800a3e2:	4770      	bx	lr
 800a3e4:	b510      	push	{r4, lr}
 800a3e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3ee:	4291      	cmp	r1, r2
 800a3f0:	d1f9      	bne.n	800a3e6 <memcpy+0xe>
 800a3f2:	bd10      	pop	{r4, pc}

0800a3f4 <_init>:
 800a3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3f6:	bf00      	nop
 800a3f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3fa:	bc08      	pop	{r3}
 800a3fc:	469e      	mov	lr, r3
 800a3fe:	4770      	bx	lr

0800a400 <_fini>:
 800a400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a402:	bf00      	nop
 800a404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a406:	bc08      	pop	{r3}
 800a408:	469e      	mov	lr, r3
 800a40a:	4770      	bx	lr
