TimeQuest Timing Analyzer report for host_board
Wed Apr 08 21:19:44 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'CLOCK_27'
 14. Slow Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'CLOCK_27'
 18. Slow Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 19. Slow Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 20. Slow Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 22. Slow Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 23. Slow Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 24. Slow Model Minimum Pulse Width: 'CLOCK_27'
 25. Slow Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'CLOCK_27'
 42. Fast Model Setup: 'CLOCK_50'
 43. Fast Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 44. Fast Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 45. Fast Model Hold: 'CLOCK_50'
 46. Fast Model Hold: 'CLOCK_27'
 47. Fast Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 48. Fast Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 49. Fast Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 50. Fast Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 51. Fast Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 52. Fast Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 53. Fast Model Minimum Pulse Width: 'CLOCK_27'
 54. Fast Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'
 55. Fast Model Minimum Pulse Width: 'CLOCK_50'
 56. Fast Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Setup Transfers
 71. Hold Transfers
 72. Recovery Transfers
 73. Removal Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; host_board                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Apr 08 21:19:42 2015 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------+-------------------------------------------------------------+
; CLOCK_27                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                           ; { CLOCK_27 }                                                ;
; CLOCK_50                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                           ; { CLOCK_50 }                                                ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; threedlizer|clocks|DE_Clock_Generator_System|pll|inclk[0] ; { threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] } ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; threedlizer|clocks|DE_Clock_Generator_System|pll|inclk[0] ; { threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] } ;
+---------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                        ;
+------------+-----------------+---------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                  ;
+------------+-----------------+---------------------------------------------------------+-------------------------------------------------------+
; 25.03 MHz  ; 25.03 MHz       ; CLOCK_50                                                ;                                                       ;
; 124.19 MHz ; 124.19 MHz      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;                                                       ;
; 164.07 MHz ; 164.07 MHz      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;                                                       ;
; 262.05 MHz ; 210.08 MHz      ; CLOCK_27                                                ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                          ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; CLOCK_50                                                ; -19.951 ; -39.428       ;
; CLOCK_27                                                ; -2.816  ; -240.512      ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 11.948  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.905  ; 0.000         ;
+---------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK_50                                                ; -1.599 ; -36.538       ;
; CLOCK_27                                                ; 0.391  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.391  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                      ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 8.555  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 18.315 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                       ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 2.914  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 21.429 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK_27                                                ; -1.880 ; -303.820      ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                ; 9.000  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                          ;
+---------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -19.951 ; TILT_ANGLE[0]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 39.994     ;
; -19.950 ; TILT_ANGLE[3]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 39.993     ;
; -19.923 ; TILT_ANGLE[1]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 39.966     ;
; -19.923 ; TILT_ANGLE[2]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 39.966     ;
; -19.747 ; TILT_ANGLE[5]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 39.790     ;
; -19.734 ; TILT_ANGLE[4]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 39.777     ;
; -19.495 ; TILT_ANGLE[6]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 39.538     ;
; -19.477 ; PAN_ANGLE[1]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 39.509     ;
; -19.433 ; PAN_ANGLE[3]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 39.465     ;
; -19.296 ; PAN_ANGLE[2]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 39.328     ;
; -19.265 ; PAN_ANGLE[6]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 39.298     ;
; -19.243 ; PAN_ANGLE[5]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 39.276     ;
; -19.175 ; PAN_ANGLE[4]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 39.208     ;
; -19.155 ; PAN_ANGLE[0]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 39.187     ;
; 9.107   ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.928     ;
; 9.331   ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.704     ;
; 9.376   ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.659     ;
; 9.407   ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 10.625     ;
; 9.407   ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.634     ;
; 9.450   ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.591     ;
; 9.473   ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 10.559     ;
; 9.478   ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.563     ;
; 9.677   ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.364     ;
; 9.679   ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.356     ;
; 9.686   ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.344     ;
; 9.686   ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.344     ;
; 9.687   ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.343     ;
; 9.687   ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.343     ;
; 9.711   ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.319     ;
; 9.752   ; servo_pwm:pan_servo|tickCount[4]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.289     ;
; 9.776   ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.259     ;
; 9.844   ; servo_pwm:pan_servo|tickCount[11] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.191     ;
; 9.910   ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.120     ;
; 9.910   ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.120     ;
; 9.911   ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.119     ;
; 9.911   ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.119     ;
; 9.927   ; servo_pwm:pan_servo|tickCount[12] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.108     ;
; 9.935   ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.095     ;
; 9.955   ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.075     ;
; 9.955   ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.075     ;
; 9.956   ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.074     ;
; 9.956   ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.074     ;
; 9.980   ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.050     ;
; 9.986   ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 10.041     ;
; 9.986   ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.050     ;
; 9.986   ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 10.041     ;
; 9.986   ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.050     ;
; 9.987   ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 10.040     ;
; 9.987   ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.049     ;
; 9.987   ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 10.040     ;
; 9.987   ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.049     ;
; 10.000  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.035     ;
; 10.001  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 10.038     ;
; 10.001  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 10.038     ;
; 10.003  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 10.036     ;
; 10.004  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 10.035     ;
; 10.011  ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 10.016     ;
; 10.011  ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.025     ;
; 10.023  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.013     ;
; 10.023  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.013     ;
; 10.025  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.011     ;
; 10.029  ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.007     ;
; 10.029  ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.007     ;
; 10.030  ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.006     ;
; 10.030  ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.006     ;
; 10.045  ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.990      ;
; 10.046  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.990      ;
; 10.052  ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 9.975      ;
; 10.052  ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 9.975      ;
; 10.053  ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 9.974      ;
; 10.053  ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 9.974      ;
; 10.054  ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.982      ;
; 10.057  ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.979      ;
; 10.057  ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.979      ;
; 10.058  ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.978      ;
; 10.058  ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.978      ;
; 10.076  ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 9.956      ;
; 10.076  ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 9.965      ;
; 10.077  ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 9.950      ;
; 10.082  ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.954      ;
; 10.092  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.947      ;
; 10.119  ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 9.922      ;
; 10.142  ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 9.890      ;
; 10.147  ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 9.894      ;
; 10.196  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.840      ;
; 10.201  ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.835      ;
; 10.225  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.814      ;
; 10.225  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.814      ;
; 10.227  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.812      ;
; 10.228  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.811      ;
; 10.229  ; servo_pwm:pan_servo|tickCount[13] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 9.803      ;
; 10.233  ; servo_pwm:pan_servo|tickCount[14] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 9.799      ;
; 10.247  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.789      ;
; 10.247  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.789      ;
; 10.249  ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.787      ;
; 10.256  ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.780      ;
; 10.256  ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.780      ;
; 10.257  ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.779      ;
; 10.257  ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.779      ;
; 10.258  ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.772      ;
+---------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.816 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.852      ;
; -2.814 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.850      ;
; -2.743 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.778      ;
; -2.741 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.776      ;
; -2.735 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.770      ;
; -2.733 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.768      ;
; -2.722 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.751      ;
; -2.722 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.751      ;
; -2.722 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.751      ;
; -2.719 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.754      ;
; -2.717 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.752      ;
; -2.702 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.732      ;
; -2.702 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.732      ;
; -2.702 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.732      ;
; -2.702 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.732      ;
; -2.701 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.736      ;
; -2.699 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.734      ;
; -2.649 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.677      ;
; -2.649 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.677      ;
; -2.649 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.677      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 3.679      ;
; -2.642 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.675      ;
; -2.642 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.675      ;
; -2.641 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.669      ;
; -2.641 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.669      ;
; -2.641 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.669      ;
; -2.629 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.658      ;
; -2.629 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.658      ;
; -2.629 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.658      ;
; -2.629 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.658      ;
; -2.625 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.653      ;
; -2.625 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.653      ;
; -2.625 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.653      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.059      ; 3.645      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_we_reg       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.060      ; 3.646      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.650      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.650      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.650      ;
; -2.621 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.650      ;
; -2.607 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.635      ;
; -2.607 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.635      ;
; -2.607 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 3.635      ;
; -2.605 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.634      ;
; -2.605 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.634      ;
; -2.605 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.634      ;
; -2.605 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.634      ;
; -2.587 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.616      ;
; -2.587 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.616      ;
; -2.587 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.616      ;
; -2.587 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.616      ;
; -2.584 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.620      ;
; -2.582 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.618      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.572 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.605      ;
; -2.569 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.004     ; 3.601      ;
; -2.569 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.004     ; 3.601      ;
; -2.564 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.597      ;
; -2.564 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.597      ;
; -2.564 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.597      ;
; -2.564 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.597      ;
; -2.564 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 3.597      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 11.948 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 8.081      ;
; 11.950 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 8.079      ;
; 12.014 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 8.018      ;
; 12.016 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 8.016      ;
; 12.062 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.967      ;
; 12.064 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.965      ;
; 12.065 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.009     ; 7.962      ;
; 12.067 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.009     ; 7.960      ;
; 12.113 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                               ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.916      ;
; 12.115 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                               ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.914      ;
; 12.153 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[0]                                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.002     ; 7.881      ;
; 12.155 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[0]                                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.002     ; 7.879      ;
; 12.227 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|empty_dff                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 7.846      ;
; 12.292 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|empty_dff                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 7.781      ;
; 12.310 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.719      ;
; 12.315 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|valid                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.716      ;
; 12.317 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|valid                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.714      ;
; 12.354 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[8]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.718      ;
; 12.373 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a10~portb_address_reg7 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.122      ; 7.714      ;
; 12.376 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 7.656      ;
; 12.419 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[8]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.653      ;
; 12.424 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.605      ;
; 12.427 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.009     ; 7.600      ;
; 12.438 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a10~portb_address_reg7 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.122      ; 7.649      ;
; 12.475 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                               ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.554      ;
; 12.503 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_1_dff                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 7.570      ;
; 12.513 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[7]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.559      ;
; 12.515 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[0]                                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.002     ; 7.519      ;
; 12.521 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[0]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.551      ;
; 12.521 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[1]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.551      ;
; 12.521 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[2]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.551      ;
; 12.521 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[3]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.551      ;
; 12.521 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[4]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.551      ;
; 12.521 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[6]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.551      ;
; 12.521 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[5]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.551      ;
; 12.546 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg6                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.495      ;
; 12.546 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg5                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.495      ;
; 12.546 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg4                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.495      ;
; 12.546 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg3                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.495      ;
; 12.546 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg2                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.495      ;
; 12.546 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg1                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.495      ;
; 12.546 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg0                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.495      ;
; 12.568 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_1_dff                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 7.505      ;
; 12.578 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[7]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.494      ;
; 12.582 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.449      ;
; 12.584 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.447      ;
; 12.586 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[0]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.486      ;
; 12.586 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[1]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.486      ;
; 12.586 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[2]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.486      ;
; 12.586 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[3]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.486      ;
; 12.586 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[4]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.486      ;
; 12.586 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[6]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.486      ;
; 12.586 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[5]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.036      ; 7.486      ;
; 12.612 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg6                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.079      ; 7.432      ;
; 12.612 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg5                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.079      ; 7.432      ;
; 12.612 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg4                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.079      ; 7.432      ;
; 12.612 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg3                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.079      ; 7.432      ;
; 12.612 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg2                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.079      ; 7.432      ;
; 12.612 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg1                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.079      ; 7.432      ;
; 12.612 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg0                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.079      ; 7.432      ;
; 12.614 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 7.414      ;
; 12.614 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 7.414      ;
; 12.614 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 7.414      ;
; 12.614 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 7.414      ;
; 12.614 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 7.414      ;
; 12.614 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 7.414      ;
; 12.614 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 7.414      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|startofpacket                                                                                                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|endofpacket                                                                                                                                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[7]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[4]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[6]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[5]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[3]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[2]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[1]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.639 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[0]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 7.409      ;
; 12.642 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 7.393      ;
; 12.660 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg6                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.381      ;
; 12.660 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg5                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.381      ;
; 12.660 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg4                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.381      ;
; 12.660 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg3                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.381      ;
; 12.660 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg2                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.381      ;
; 12.660 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg1                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.381      ;
; 12.660 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg0                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.076      ; 7.381      ;
; 12.663 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg6                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.074      ; 7.376      ;
; 12.663 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg5                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.074      ; 7.376      ;
; 12.663 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg4                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.074      ; 7.376      ;
; 12.663 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg3                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.074      ; 7.376      ;
; 12.663 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg2                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.074      ; 7.376      ;
; 12.663 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg1                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.074      ; 7.376      ;
; 12.663 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg0                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.074      ; 7.376      ;
; 12.664 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.365      ;
; 12.664 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 7.365      ;
; 12.664 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a20~portb_address_reg7 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.124      ; 7.425      ;
; 12.672 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a7~portb_address_reg7  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.125      ; 7.418      ;
; 12.677 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|valid                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.354      ;
; 12.680 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.351      ;
; 12.680 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.351      ;
; 12.680 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 7.351      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 33.905 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.088     ; 6.043      ;
; 33.905 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.088     ; 6.043      ;
; 33.905 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.088     ; 6.043      ;
; 33.905 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.088     ; 6.043      ;
; 33.905 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.088     ; 6.043      ;
; 33.905 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.088     ; 6.043      ;
; 33.905 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.088     ; 6.043      ;
; 34.064 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.883      ;
; 34.064 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.883      ;
; 34.064 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.883      ;
; 34.064 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.883      ;
; 34.064 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.883      ;
; 34.064 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.883      ;
; 34.064 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.883      ;
; 34.066 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.881      ;
; 34.066 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.881      ;
; 34.066 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.881      ;
; 34.066 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.881      ;
; 34.066 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.881      ;
; 34.066 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.881      ;
; 34.066 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.881      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.403 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.099     ; 5.534      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.466 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.479      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.474 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.473      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
; 34.487 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.460      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------+--------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.599 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[10]    ; pixel_sender:sender|comm_data[10]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.053      ;
; -1.594 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[8]     ; pixel_sender:sender|comm_data[8]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.058      ;
; -1.592 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[6]     ; pixel_sender:sender|comm_data[6]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.060      ;
; -1.591 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[5]     ; pixel_sender:sender|comm_data[5]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.061      ;
; -1.588 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[12]    ; pixel_sender:sender|comm_data[12]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.064      ;
; -1.588 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[15]    ; pixel_sender:sender|comm_data[15]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.064      ;
; -1.587 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[13]    ; pixel_sender:sender|comm_data[13]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.065      ;
; -1.585 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[14]    ; pixel_sender:sender|comm_data[14]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.067      ;
; -1.565 ; nios_system:threedlizer|buffer_reader:buffer_reader|pixel[0] ; pixel_sender:sender|comm_data[0]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.087      ;
; -1.561 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[3]     ; pixel_sender:sender|comm_data[3]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.091      ;
; -1.462 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[4]     ; pixel_sender:sender|comm_data[4]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.193      ;
; -1.457 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[9]     ; pixel_sender:sender|comm_data[9]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.198      ;
; -1.208 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[2]     ; pixel_sender:sender|comm_data[2]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 1.457      ;
; -1.205 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[1]     ; pixel_sender:sender|comm_data[1]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 1.460      ;
; -1.193 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[13]    ; pixel_sender:sender|pi_data[13]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.459      ;
; -1.192 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[7]     ; pixel_sender:sender|comm_data[7]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 1.473      ;
; -1.191 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[14]    ; pixel_sender:sender|pi_data[14]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.461      ;
; -1.167 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[3]     ; pixel_sender:sender|pi_data[3]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.386      ; 1.485      ;
; -1.073 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[4]     ; pixel_sender:sender|pi_data[4]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.582      ;
; -1.065 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[9]     ; pixel_sender:sender|pi_data[9]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.590      ;
; -0.905 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[11]    ; pixel_sender:sender|comm_data[11]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 1.760      ;
; -0.812 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[2]     ; pixel_sender:sender|pi_data[2]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 1.853      ;
; -0.809 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[1]     ; pixel_sender:sender|pi_data[1]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 1.856      ;
; -0.808 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[10]    ; pixel_sender:sender|pi_data[10]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.847      ;
; -0.797 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[8]     ; pixel_sender:sender|pi_data[8]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.858      ;
; -0.796 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[7]     ; pixel_sender:sender|pi_data[7]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 1.869      ;
; -0.792 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[6]     ; pixel_sender:sender|pi_data[6]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.863      ;
; -0.750 ; nios_system:threedlizer|buffer_reader:buffer_reader|pixel[0] ; pixel_sender:sender|pi_data[0]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.389      ; 1.905      ;
; -0.549 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[5]     ; pixel_sender:sender|pi_data[5]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 2.116      ;
; -0.537 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[15]    ; pixel_sender:sender|pi_data[15]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 2.128      ;
; -0.515 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[11]    ; pixel_sender:sender|pi_data[11]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 2.150      ;
; -0.405 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[12]    ; pixel_sender:sender|pi_data[12]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.399      ; 2.260      ;
; 0.020  ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|state[1]         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.400      ; 2.686      ;
; 0.022  ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|red_led[0]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.400      ; 2.688      ;
; 0.022  ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|red_led[1]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.400      ; 2.688      ;
; 0.024  ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|state[0]         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 2.400      ; 2.690      ;
; 0.391  ; pixel_sender:sender|state[2]                                 ; pixel_sender:sender|state[2]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|set                                      ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|offset[9]                                ; pixel_sender:sender|offset[9]        ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|offset[13]                               ; pixel_sender:sender|offset[13]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|offset[14]                               ; pixel_sender:sender|offset[14]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|offset[17]                               ; pixel_sender:sender|offset[17]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pan_angle_saved[4]                                           ; pan_angle_saved[4]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pan_angle_saved[0]                                           ; pan_angle_saved[0]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pan_angle_saved[2]                                           ; pan_angle_saved[2]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pan_angle_saved[3]                                           ; pan_angle_saved[3]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pan_angle_saved[1]                                           ; pan_angle_saved[1]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pan_angle_saved[5]                                           ; pan_angle_saved[5]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pan_angle_saved[6]                                           ; pan_angle_saved[6]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; servo_pwm:pan_servo|tickCount[0]                             ; servo_pwm:pan_servo|tickCount[0]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; tilt_angle_saved[0]                                          ; tilt_angle_saved[0]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; tilt_angle_saved[1]                                          ; tilt_angle_saved[1]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; tilt_angle_saved[2]                                          ; tilt_angle_saved[2]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; tilt_angle_saved[3]                                          ; tilt_angle_saved[3]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; tilt_angle_saved[4]                                          ; tilt_angle_saved[4]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; tilt_angle_saved[5]                                          ; tilt_angle_saved[5]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; tilt_angle_saved[6]                                          ; tilt_angle_saved[6]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|ready                                    ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[0]                             ; pixel_sender:sender|comm_data[0]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[1]                             ; pixel_sender:sender|comm_data[1]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[2]                             ; pixel_sender:sender|comm_data[2]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[3]                             ; pixel_sender:sender|comm_data[3]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[4]                             ; pixel_sender:sender|comm_data[4]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[5]                             ; pixel_sender:sender|comm_data[5]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[6]                             ; pixel_sender:sender|comm_data[6]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[7]                             ; pixel_sender:sender|comm_data[7]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[8]                             ; pixel_sender:sender|comm_data[8]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[9]                             ; pixel_sender:sender|comm_data[9]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[10]                            ; pixel_sender:sender|comm_data[10]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[11]                            ; pixel_sender:sender|comm_data[11]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[12]                            ; pixel_sender:sender|comm_data[12]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[13]                            ; pixel_sender:sender|comm_data[13]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[14]                            ; pixel_sender:sender|comm_data[14]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; pixel_sender:sender|comm_data[15]                            ; pixel_sender:sender|comm_data[15]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.663  ; pixel_sender:sender|offset[10]                               ; pixel_sender:sender|pixel_offset[10] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.671  ; pixel_sender:sender|offset[5]                                ; pixel_sender:sender|pixel_offset[5]  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.728  ; pixel_sender:sender|state[2]                                 ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.994      ;
; 0.728  ; pixel_sender:sender|state[2]                                 ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.994      ;
; 0.780  ; pixel_sender:sender|offset[13]                               ; pixel_sender:sender|pixel_offset[13] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.046      ;
; 0.780  ; pixel_sender:sender|comm_data[4]                             ; pixel_sender:sender|pi_data[4]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.046      ;
; 0.781  ; pixel_sender:sender|comm_data[11]                            ; pixel_sender:sender|pi_data[11]      ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.783  ; pixel_sender:sender|comm_data[9]                             ; pixel_sender:sender|pi_data[9]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.785  ; pixel_sender:sender|comm_data[3]                             ; pixel_sender:sender|pi_data[3]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.785  ; pixel_sender:sender|comm_data[13]                            ; pixel_sender:sender|pi_data[13]      ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.785  ; pixel_sender:sender|comm_data[14]                            ; pixel_sender:sender|pi_data[14]      ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.787  ; pixel_sender:sender|comm_data[1]                             ; pixel_sender:sender|pi_data[1]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.787  ; pixel_sender:sender|comm_data[2]                             ; pixel_sender:sender|pi_data[2]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.787  ; pixel_sender:sender|comm_data[7]                             ; pixel_sender:sender|pi_data[7]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.811  ; pixel_sender:sender|offset[16]                               ; pixel_sender:sender|pixel_offset[16] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.847  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.849  ; pixel_sender:sender|offset[12]                               ; pixel_sender:sender|pixel_offset[12] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.851  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|state[2]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.117      ;
; 0.853  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.866  ; pixel_sender:sender|state[1]                                 ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.132      ;
; 0.869  ; pixel_sender:sender|state[1]                                 ; pixel_sender:sender|state[2]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.872  ; pixel_sender:sender|state[1]                                 ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.138      ;
; 0.924  ; pixel_sender:sender|offset[17]                               ; pixel_sender:sender|pixel_offset[17] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.926  ; pixel_sender:sender|state[2]                                 ; pixel_sender:sender|red_led[2]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.192      ;
; 0.926  ; pixel_sender:sender|ready                                    ; pixel_sender:sender|pi_rdy           ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.192      ;
; 0.927  ; pixel_sender:sender|offset[9]                                ; pixel_sender:sender|pixel_offset[9]  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
+--------+--------------------------------------------------------------+--------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][5]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[13]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.790      ;
; 0.529 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.801      ;
; 0.539 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.805      ;
; 0.636 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.058      ; 0.928      ;
; 0.645 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.911      ;
; 0.646 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.912      ;
; 0.652 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.918      ;
; 0.653 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.919      ;
; 0.654 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[7]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.921      ;
; 0.654 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.920      ;
; 0.654 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.921      ;
; 0.654 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.920      ;
; 0.657 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][3]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[6] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.925      ;
; 0.665 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.931      ;
; 0.670 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[14]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.937      ;
; 0.687 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.953      ;
; 0.694 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[5]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.962      ;
; 0.695 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[1]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.962      ;
; 0.703 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[3]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.970      ;
; 0.706 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[15]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.974      ;
; 0.707 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[6]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.975      ;
; 0.722 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.988      ;
; 0.749 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.014      ;
; 0.766 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.032      ;
; 0.768 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[8]                                                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.034      ;
; 0.769 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.035      ;
; 0.769 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.035      ;
; 0.770 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[15]                                                                                                     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.036      ;
; 0.772 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.038      ;
; 0.773 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.039      ;
; 0.794 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                                ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.060      ;
; 0.800 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.066      ;
; 0.810 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.076      ;
; 0.824 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.091      ;
; 0.826 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.092      ;
; 0.828 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.094      ;
; 0.830 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                                ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.097      ;
; 0.833 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.100      ;
; 0.833 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.008      ; 1.107      ;
; 0.834 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.101      ;
; 0.835 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[2]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 1.103      ;
; 0.839 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.106      ;
; 0.840 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.107      ;
; 0.841 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][3]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][3]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.002     ; 1.105      ;
; 0.841 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[1] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[1] ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.109      ;
; 0.844 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[8]                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.008      ; 1.118      ;
; 0.845 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][4]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.002     ; 1.109      ;
; 0.846 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[4]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][4]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 1.114      ;
; 0.847 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.114      ;
; 0.847 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[12]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.114      ;
; 0.848 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[3] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[3] ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.115      ;
; 0.857 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[0]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 1.125      ;
; 0.862 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.128      ;
; 0.871 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.137      ;
; 0.872 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.137      ;
; 0.878 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.143      ;
; 0.879 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.060      ; 1.173      ;
; 0.881 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.066      ; 1.181      ;
; 0.882 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.060      ; 1.176      ;
; 0.883 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.060      ; 1.177      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                                          ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                                      ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|valid                                                                                                                                           ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|valid                                                                                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                     ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                      ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                              ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                        ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                               ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                                       ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                                    ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|buffer_reader:buffer_reader|master_rd_en                                                                                                                                                                ; nios_system:threedlizer|buffer_reader:buffer_reader|master_rd_en                                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                        ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                           ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|reading_first_pixel_in_image                                                                                                                                      ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|reading_first_pixel_in_image                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                           ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                    ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|rd_ptr_lsb                             ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|rd_ptr_lsb                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[8]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[8]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[7]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[7]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[6]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[6]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[5]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[5]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[4]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[4]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[3]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[3]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[2]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[2]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[1]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[1]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[0]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[0]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|full_dff                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|full_dff                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                      ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                            ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                    ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                                      ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                                          ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                                          ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                                      ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                                    ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                         ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                            ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                                              ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[5]                                                                                                                                                                     ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[5]                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.514 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[1]                                                                                                 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[1]                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.517 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|startofpacket_shift_reg[0]                                                                        ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|startofpacket_shift_reg[1]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|stream_out_startofpacket                                                                          ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_startofpacket                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[21]                                                                                                                             ; nios_system:threedlizer|nios_system_v_rgb_resampler:v_rgb_resampler|stream_out_data[13]                                                                                                                                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[12]                                                                                                                       ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[12]                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_v_dma_controller:v_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory|temp_data[8]                                                                                          ; nios_system:threedlizer|nios_system_p_buffer:p_buffer|writedata_reg[8]                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[4] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[4] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[15]                                                                                                                                                                    ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[15]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[10]                                                                                                                                                                    ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[10]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[10]                                                                                                                             ; nios_system:threedlizer|nios_system_v_rgb_resampler:v_rgb_resampler|stream_out_data[5]                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[5]                                                      ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[5]                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[15]                                                                                                           ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[15]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[15]                                                                                                                       ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[15]                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[13]                                                                                                                       ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[13]                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[11]                                                                                                                                                                    ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[11]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[10]                                                                                                           ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[10]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[8]                                                                                                                                                                     ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[8]                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[6]                                                      ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[6]                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[11]                                                                                                           ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[11]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|G[7]                                                                                              ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[15]                                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[9]                                                                                                                                                                     ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[9]                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[7]                                                                                                            ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[7]                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|G[3]                                                                                              ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[11]                                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|s_mode                                                                                                  ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|s_mode                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.515 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[9]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[8]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[8]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[6]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.539 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.546 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.812      ;
; 0.552 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.559 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.825      ;
; 0.647 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.913      ;
; 0.650 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.916      ;
; 0.653 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.654 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.920      ;
; 0.656 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[5]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.660 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[5]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.927      ;
; 0.661 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.664 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.929      ;
; 0.667 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[7]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.931      ;
; 0.673 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.939      ;
; 0.675 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.941      ;
; 0.678 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.944      ;
; 0.686 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.697 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.962      ;
; 0.698 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[6]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.962      ;
; 0.698 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.962      ;
; 0.701 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.966      ;
; 0.701 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[7]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.968      ;
; 0.701 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[7]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.968      ;
; 0.703 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[9]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[9]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.968      ;
; 0.739 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.004      ;
; 0.757 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.023      ;
; 0.759 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.025      ;
; 0.797 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.805 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_VS                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.069      ;
; 0.806 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.813 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.079      ;
; 0.816 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.087      ;
; 0.824 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.091      ;
; 0.826 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.092      ;
; 0.826 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.092      ;
; 0.828 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.094      ;
; 0.829 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.095      ;
; 0.837 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[5]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.104      ;
; 0.838 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.105      ;
; 0.841 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[8]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[8]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.106      ;
; 0.844 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.848 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.115      ;
; 0.860 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.126      ;
; 0.860 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.126      ;
; 0.862 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.128      ;
; 0.863 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.866 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.132      ;
; 0.920 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 1.243      ;
; 0.920 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 1.243      ;
; 0.920 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[8]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.188      ;
; 0.921 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[9]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.189      ;
; 0.924 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 1.247      ;
; 0.931 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                  ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_BLANK                                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.193      ;
; 0.939 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.203      ;
; 0.946 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.210      ;
; 0.950 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 1.214      ;
; 0.986 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.089      ; 1.309      ;
; 0.999 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.265      ;
; 1.000 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.266      ;
; 1.012 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.277      ;
; 1.015 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.282      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.555  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.481      ;
; 8.739  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.297      ;
; 16.254 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.021      ; 3.803      ;
; 16.254 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.021      ; 3.803      ;
; 16.254 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[1]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.021      ; 3.803      ;
; 16.254 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.021      ; 3.803      ;
; 16.254 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[0]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.021      ; 3.803      ;
; 16.254 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[1]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.021      ; 3.803      ;
; 16.276 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.792      ;
; 16.276 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.792      ;
; 16.276 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.792      ;
; 16.276 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.792      ;
; 16.309 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.759      ;
; 16.309 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.759      ;
; 16.309 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.759      ;
; 16.309 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.759      ;
; 16.454 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 3.613      ;
; 16.494 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.574      ;
; 16.494 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.574      ;
; 16.494 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.574      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[3]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[2]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.516 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[4]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.552      ;
; 16.523 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 3.544      ;
; 16.523 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 3.544      ;
; 16.523 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 3.544      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.539 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.529      ;
; 16.856 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_agent:buffer_reader_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 3.208      ;
; 16.856 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 3.208      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.315 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.723      ;
; 18.341 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 1.698      ;
; 18.341 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 1.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.914  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_agent:buffer_reader_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 3.208      ;
; 2.914  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 3.208      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.231  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.529      ;
; 3.247  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 3.544      ;
; 3.247  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 3.544      ;
; 3.247  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 3.544      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[3]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[2]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.254  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[4]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.552      ;
; 3.276  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.574      ;
; 3.276  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.574      ;
; 3.276  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.574      ;
; 3.316  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 3.613      ;
; 3.461  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.759      ;
; 3.461  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.759      ;
; 3.461  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.759      ;
; 3.461  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.759      ;
; 3.494  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.792      ;
; 3.494  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.792      ;
; 3.494  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.792      ;
; 3.494  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 3.792      ;
; 3.516  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 3.803      ;
; 3.516  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 3.803      ;
; 3.516  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[1]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 3.803      ;
; 3.516  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 3.803      ;
; 3.516  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[0]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 3.803      ;
; 3.516  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[1]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 3.803      ;
; 11.031 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.297      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
; 11.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.481      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 21.429 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 1.698      ;
; 21.429 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 1.698      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
; 21.455 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.723      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                                                                                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[0]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[0]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[1]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[1]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[2]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[2]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[3]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[3]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[4]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[4]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[5]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[5]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[6]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[6]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[0]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[0]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[1]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[1]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[2]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[2]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[3]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[3]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[4]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[4]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[5]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[5]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[6]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[6]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[0]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[0]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[1]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[1]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[2]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[2]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[3]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[3]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[4]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[4]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[5]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[5]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[6]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[6]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[13]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[14]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[14]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[15]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[15]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[16]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[16]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[17]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[17]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[4]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[4]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[5]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[5]     ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_BLANK                                                                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_BLANK                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+
; KEY[*]       ; CLOCK_27   ; 6.254 ; 6.254 ; Rise       ; CLOCK_27                                                ;
;  KEY[1]      ; CLOCK_27   ; 6.254 ; 6.254 ; Rise       ; CLOCK_27                                                ;
; TD_DATA[*]   ; CLOCK_27   ; 4.290 ; 4.290 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[0]  ; CLOCK_27   ; 4.034 ; 4.034 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[1]  ; CLOCK_27   ; 4.223 ; 4.223 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[2]  ; CLOCK_27   ; 4.290 ; 4.290 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[3]  ; CLOCK_27   ; 4.080 ; 4.080 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[4]  ; CLOCK_27   ; 4.044 ; 4.044 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[5]  ; CLOCK_27   ; 4.051 ; 4.051 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[6]  ; CLOCK_27   ; 4.187 ; 4.187 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[7]  ; CLOCK_27   ; 4.061 ; 4.061 ; Rise       ; CLOCK_27                                                ;
; COMM_ACK     ; CLOCK_50   ; 5.199 ; 5.199 ; Rise       ; CLOCK_50                                                ;
; GPIO_0[*]    ; CLOCK_50   ; 5.496 ; 5.496 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[28]  ; CLOCK_50   ; 5.496 ; 5.496 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[29]  ; CLOCK_50   ; 5.039 ; 5.039 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[30]  ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[31]  ; CLOCK_50   ; 5.220 ; 5.220 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[32]  ; CLOCK_50   ; 5.310 ; 5.310 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[33]  ; CLOCK_50   ; 5.218 ; 5.218 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[34]  ; CLOCK_50   ; 5.472 ; 5.472 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[35]  ; CLOCK_50   ; 5.403 ; 5.403 ; Rise       ; CLOCK_50                                                ;
; KEY[*]       ; CLOCK_50   ; 6.079 ; 6.079 ; Rise       ; CLOCK_50                                                ;
;  KEY[0]      ; CLOCK_50   ; 6.079 ; 6.079 ; Rise       ; CLOCK_50                                                ;
; GPIO_1[*]    ; CLOCK_50   ; 6.141 ; 6.141 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]   ; CLOCK_50   ; 6.141 ; 6.141 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]   ; CLOCK_50   ; 5.950 ; 5.950 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]   ; CLOCK_50   ; 5.951 ; 5.951 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]   ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]   ; CLOCK_50   ; 5.948 ; 5.948 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]   ; CLOCK_50   ; 6.025 ; 6.025 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]  ; CLOCK_50   ; 5.913 ; 5.913 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]  ; CLOCK_50   ; 6.019 ; 6.019 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]  ; CLOCK_50   ; 5.844 ; 5.844 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]  ; CLOCK_50   ; 5.803 ; 5.803 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]  ; CLOCK_50   ; 5.953 ; 5.953 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]  ; CLOCK_50   ; 5.648 ; 5.648 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 5.838 ; 5.838 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 6.009 ; 6.009 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 6.009 ; 6.009 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]  ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]  ; CLOCK_50   ; 5.823 ; 5.823 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]  ; CLOCK_50   ; 5.853 ; 5.853 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]  ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]  ; CLOCK_50   ; 6.004 ; 6.004 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]  ; CLOCK_50   ; 5.865 ; 5.865 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]  ; CLOCK_50   ; 5.907 ; 5.907 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_RDY_IN    ; CLOCK_50   ; 6.768 ; 6.768 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.676 ; 6.676 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.676 ; 6.676 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.255 ; 6.255 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.549 ; 6.549 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.606 ; 6.606 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.182 ; 6.182 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.488 ; 6.488 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.234 ; 6.234 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.442 ; 6.442 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.294 ; 6.294 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.545 ; 6.545 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.992 ; 5.992 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.221 ; 6.221 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.254 ; 6.254 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.455 ; 6.455 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.236 ; 6.236 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.285 ; 6.285 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+
; KEY[*]       ; CLOCK_27   ; -4.276 ; -4.276 ; Rise       ; CLOCK_27                                                ;
;  KEY[1]      ; CLOCK_27   ; -4.276 ; -4.276 ; Rise       ; CLOCK_27                                                ;
; TD_DATA[*]   ; CLOCK_27   ; -3.804 ; -3.804 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[0]  ; CLOCK_27   ; -3.804 ; -3.804 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[1]  ; CLOCK_27   ; -3.993 ; -3.993 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[2]  ; CLOCK_27   ; -4.060 ; -4.060 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[3]  ; CLOCK_27   ; -3.850 ; -3.850 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[4]  ; CLOCK_27   ; -3.814 ; -3.814 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[5]  ; CLOCK_27   ; -3.821 ; -3.821 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[6]  ; CLOCK_27   ; -3.957 ; -3.957 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[7]  ; CLOCK_27   ; -3.831 ; -3.831 ; Rise       ; CLOCK_27                                                ;
; COMM_ACK     ; CLOCK_50   ; -3.592 ; -3.592 ; Rise       ; CLOCK_50                                                ;
; GPIO_0[*]    ; CLOCK_50   ; -3.719 ; -3.719 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[28]  ; CLOCK_50   ; -3.888 ; -3.888 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[29]  ; CLOCK_50   ; -3.719 ; -3.719 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[30]  ; CLOCK_50   ; -3.823 ; -3.823 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[31]  ; CLOCK_50   ; -3.891 ; -3.891 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[32]  ; CLOCK_50   ; -4.085 ; -4.085 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[33]  ; CLOCK_50   ; -3.985 ; -3.985 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[34]  ; CLOCK_50   ; -4.045 ; -4.045 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[35]  ; CLOCK_50   ; -3.995 ; -3.995 ; Rise       ; CLOCK_50                                                ;
; KEY[*]       ; CLOCK_50   ; -4.296 ; -4.296 ; Rise       ; CLOCK_50                                                ;
;  KEY[0]      ; CLOCK_50   ; -4.296 ; -4.296 ; Rise       ; CLOCK_50                                                ;
; GPIO_1[*]    ; CLOCK_50   ; -5.418 ; -5.418 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]   ; CLOCK_50   ; -5.911 ; -5.911 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]   ; CLOCK_50   ; -5.720 ; -5.720 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]   ; CLOCK_50   ; -5.721 ; -5.721 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]   ; CLOCK_50   ; -5.801 ; -5.801 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]   ; CLOCK_50   ; -5.718 ; -5.718 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]   ; CLOCK_50   ; -5.795 ; -5.795 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]  ; CLOCK_50   ; -5.683 ; -5.683 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]  ; CLOCK_50   ; -5.789 ; -5.789 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]  ; CLOCK_50   ; -5.614 ; -5.614 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]  ; CLOCK_50   ; -5.573 ; -5.573 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]  ; CLOCK_50   ; -5.723 ; -5.723 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]  ; CLOCK_50   ; -5.418 ; -5.418 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; -5.608 ; -5.608 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; -5.779 ; -5.779 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; -5.779 ; -5.779 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]  ; CLOCK_50   ; -5.664 ; -5.664 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]  ; CLOCK_50   ; -5.593 ; -5.593 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]  ; CLOCK_50   ; -5.623 ; -5.623 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]  ; CLOCK_50   ; -5.842 ; -5.842 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]  ; CLOCK_50   ; -5.774 ; -5.774 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]  ; CLOCK_50   ; -5.635 ; -5.635 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]  ; CLOCK_50   ; -5.677 ; -5.677 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_RDY_IN    ; CLOCK_50   ; -6.139 ; -6.139 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -5.762 ; -5.762 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.446 ; -6.446 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.025 ; -6.025 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.319 ; -6.319 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -6.376 ; -6.376 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -5.952 ; -5.952 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.258 ; -6.258 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.004 ; -6.004 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -6.212 ; -6.212 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.064 ; -6.064 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.315 ; -6.315 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -5.762 ; -5.762 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -5.991 ; -5.991 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.024 ; -6.024 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.225 ; -6.225 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -6.006 ; -6.006 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.055 ; -6.055 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; COMM_DATA[*]   ; CLOCK_50   ; 8.174  ; 8.174  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[2]  ; CLOCK_50   ; 7.757  ; 7.757  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[3]  ; CLOCK_50   ; 7.773  ; 7.773  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[4]  ; CLOCK_50   ; 7.484  ; 7.484  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[5]  ; CLOCK_50   ; 8.174  ; 8.174  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[6]  ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[7]  ; CLOCK_50   ; 7.394  ; 7.394  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[8]  ; CLOCK_50   ; 7.450  ; 7.450  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[9]  ; CLOCK_50   ; 7.424  ; 7.424  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[10] ; CLOCK_50   ; 7.150  ; 7.150  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[11] ; CLOCK_50   ; 7.144  ; 7.144  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[12] ; CLOCK_50   ; 7.160  ; 7.160  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[13] ; CLOCK_50   ; 7.108  ; 7.108  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[14] ; CLOCK_50   ; 7.163  ; 7.163  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[15] ; CLOCK_50   ; 7.543  ; 7.543  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[16] ; CLOCK_50   ; 7.324  ; 7.324  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[17] ; CLOCK_50   ; 7.099  ; 7.099  ; Rise       ; CLOCK_50                                                ;
; COMM_RDY       ; CLOCK_50   ; 7.119  ; 7.119  ; Rise       ; CLOCK_50                                                ;
; LEDG[*]        ; CLOCK_50   ; 7.881  ; 7.881  ; Rise       ; CLOCK_50                                                ;
;  LEDG[0]       ; CLOCK_50   ; 7.854  ; 7.854  ; Rise       ; CLOCK_50                                                ;
;  LEDG[1]       ; CLOCK_50   ; 7.881  ; 7.881  ; Rise       ; CLOCK_50                                                ;
;  LEDG[2]       ; CLOCK_50   ; 7.728  ; 7.728  ; Rise       ; CLOCK_50                                                ;
; PWM_PAN        ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; CLOCK_50                                                ;
; PWM_TILT       ; CLOCK_50   ; 8.894  ; 8.894  ; Rise       ; CLOCK_50                                                ;
; LEDR[*]        ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 5.924  ; 5.924  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_DONE_OUT    ; CLOCK_50   ; 4.905  ; 4.905  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; RESET_OUT      ; CLOCK_50   ; 7.182  ; 7.182  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.961  ; 7.961  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.799  ; 5.799  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.622  ; 6.622  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.788  ; 6.788  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.628  ; 5.628  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.961  ; 7.961  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.977  ; 5.977  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.759  ; 7.759  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.989  ; 5.989  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.454  ; 6.454  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.782  ; 6.782  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.704  ; 5.704  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.760  ; 6.760  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.205  ; 6.205  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.625  ; 5.625  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.891  ; 6.891  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.474  ; 6.474  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.169  ; 6.169  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 5.662  ; 5.662  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.503  ; 7.503  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.374  ; 7.374  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.351  ; 7.351  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.424  ; 6.424  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.808  ; 6.808  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.061  ; 6.061  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.503  ; 7.503  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.711  ; 5.711  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.449  ; 5.449  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.646  ; 6.646  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.454  ; 6.454  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.669  ; 5.669  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.696  ; 6.696  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.873  ; 6.873  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.882  ; 6.882  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.952  ; 5.952  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 6.344  ; 6.344  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 7.338  ; 7.338  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 6.422  ; 6.422  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.525  ; 6.525  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 24.371 ; 24.371 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 24.035 ; 24.035 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 24.036 ; 24.036 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 24.276 ; 24.276 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 24.272 ; 24.272 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 24.344 ; 24.344 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 24.371 ; 24.371 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 24.314 ; 24.314 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 24.339 ; 24.339 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 24.335 ; 24.335 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 24.338 ; 24.338 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 24.536 ; 24.536 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 22.938 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 24.822 ; 24.822 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.977 ; 23.977 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 24.279 ; 24.279 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 24.806 ; 24.806 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 24.188 ; 24.188 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 24.062 ; 24.062 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 24.822 ; 24.822 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 24.026 ; 24.026 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 24.577 ; 24.577 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 24.051 ; 24.051 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 24.048 ; 24.048 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 24.540 ; 24.540 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 25.007 ; 25.007 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 25.007 ; 25.007 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 24.495 ; 24.495 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 24.491 ; 24.491 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 24.747 ; 24.747 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 24.554 ; 24.554 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 24.511 ; 24.511 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 24.263 ; 24.263 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 24.274 ; 24.274 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 24.253 ; 24.253 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 24.254 ; 24.254 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 24.510 ; 24.510 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 22.938 ;        ; Fall       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; COMM_DATA[*]   ; CLOCK_50   ; 7.099  ; 7.099  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[2]  ; CLOCK_50   ; 7.757  ; 7.757  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[3]  ; CLOCK_50   ; 7.773  ; 7.773  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[4]  ; CLOCK_50   ; 7.484  ; 7.484  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[5]  ; CLOCK_50   ; 8.174  ; 8.174  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[6]  ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[7]  ; CLOCK_50   ; 7.394  ; 7.394  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[8]  ; CLOCK_50   ; 7.450  ; 7.450  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[9]  ; CLOCK_50   ; 7.424  ; 7.424  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[10] ; CLOCK_50   ; 7.150  ; 7.150  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[11] ; CLOCK_50   ; 7.144  ; 7.144  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[12] ; CLOCK_50   ; 7.160  ; 7.160  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[13] ; CLOCK_50   ; 7.108  ; 7.108  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[14] ; CLOCK_50   ; 7.163  ; 7.163  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[15] ; CLOCK_50   ; 7.543  ; 7.543  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[16] ; CLOCK_50   ; 7.324  ; 7.324  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[17] ; CLOCK_50   ; 7.099  ; 7.099  ; Rise       ; CLOCK_50                                                ;
; COMM_RDY       ; CLOCK_50   ; 7.119  ; 7.119  ; Rise       ; CLOCK_50                                                ;
; LEDG[*]        ; CLOCK_50   ; 7.728  ; 7.728  ; Rise       ; CLOCK_50                                                ;
;  LEDG[0]       ; CLOCK_50   ; 7.854  ; 7.854  ; Rise       ; CLOCK_50                                                ;
;  LEDG[1]       ; CLOCK_50   ; 7.881  ; 7.881  ; Rise       ; CLOCK_50                                                ;
;  LEDG[2]       ; CLOCK_50   ; 7.728  ; 7.728  ; Rise       ; CLOCK_50                                                ;
; PWM_PAN        ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; CLOCK_50                                                ;
; PWM_TILT       ; CLOCK_50   ; 8.894  ; 8.894  ; Rise       ; CLOCK_50                                                ;
; LEDR[*]        ; CLOCK_50   ; 5.924  ; 5.924  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 5.924  ; 5.924  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_DONE_OUT    ; CLOCK_50   ; 4.905  ; 4.905  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; RESET_OUT      ; CLOCK_50   ; 7.182  ; 7.182  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.625  ; 5.625  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.799  ; 5.799  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.622  ; 6.622  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.788  ; 6.788  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.628  ; 5.628  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.961  ; 7.961  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.977  ; 5.977  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.759  ; 7.759  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.989  ; 5.989  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.454  ; 6.454  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.782  ; 6.782  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.704  ; 5.704  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.760  ; 6.760  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.205  ; 6.205  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.625  ; 5.625  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.891  ; 6.891  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.474  ; 6.474  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.169  ; 6.169  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 5.662  ; 5.662  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.449  ; 5.449  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.374  ; 7.374  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.351  ; 7.351  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.424  ; 6.424  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.808  ; 6.808  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.061  ; 6.061  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.503  ; 7.503  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.711  ; 5.711  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.449  ; 5.449  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.646  ; 6.646  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.454  ; 6.454  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.669  ; 5.669  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.696  ; 6.696  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.873  ; 6.873  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.882  ; 6.882  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.952  ; 5.952  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 6.344  ; 6.344  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 7.338  ; 7.338  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 6.422  ; 6.422  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.525  ; 6.525  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 24.035 ; 24.035 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 24.035 ; 24.035 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 24.036 ; 24.036 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 24.276 ; 24.276 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 24.272 ; 24.272 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 24.344 ; 24.344 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 24.371 ; 24.371 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 24.314 ; 24.314 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 24.339 ; 24.339 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 24.335 ; 24.335 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 24.338 ; 24.338 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 24.536 ; 24.536 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 22.938 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.977 ; 23.977 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.977 ; 23.977 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 24.279 ; 24.279 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 24.806 ; 24.806 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 24.188 ; 24.188 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 24.062 ; 24.062 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 24.822 ; 24.822 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 24.026 ; 24.026 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 24.577 ; 24.577 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 24.051 ; 24.051 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 24.048 ; 24.048 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 24.540 ; 24.540 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 24.253 ; 24.253 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 25.007 ; 25.007 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 24.495 ; 24.495 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 24.491 ; 24.491 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 24.747 ; 24.747 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 24.554 ; 24.554 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 24.511 ; 24.511 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 24.263 ; 24.263 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 24.274 ; 24.274 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 24.253 ; 24.253 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 24.254 ; 24.254 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 24.510 ; 24.510 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 22.938 ;        ; Fall       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.592 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.265 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.275 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.257 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.237 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.929 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.929 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.929 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.906 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.956 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.956 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.648 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.648 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.638 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.638 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.599 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.592 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.592 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.265 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.275 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.257 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.237 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.929 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.929 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.929 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.906 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.956 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.956 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.648 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.648 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.638 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.638 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.599 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.592 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.592     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.265     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.275     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.257     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.237     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.929     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.929     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.929     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.906     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.956     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.956     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.648     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.648     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.638     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.638     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.599     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.592     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.592     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.265     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.275     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.257     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.237     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.929     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.929     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.929     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.906     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.956     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.956     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.648     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.648     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.638     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.638     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.599     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.592     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK_27                                                ; -1.460 ; -74.076       ;
; CLOCK_50                                                ; 3.191  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 16.380 ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 36.684 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK_50                                                ; -1.246 ; -35.704       ;
; CLOCK_27                                                ; 0.215  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.215  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                      ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 9.216  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 19.106 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                       ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 1.476  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.759 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK_27                                                ; -1.880 ; -303.820      ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                ; 9.000  ; 0.000         ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg0     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a1~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a2~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a3~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a4~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a5~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a6~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a7~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a8~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a9~porta_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a10~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a11~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a12~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a13~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a14~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a15~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a16~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a17~porta_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.017     ; 2.442      ;
; -0.744 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.769      ;
; -0.744 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.769      ;
; -0.744 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.769      ;
; -0.733 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.759      ;
; -0.733 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.759      ;
; -0.733 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.759      ;
; -0.733 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.759      ;
; -0.705 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.004     ; 1.733      ;
; -0.705 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.004     ; 1.733      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.704 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.002     ; 1.734      ;
; -0.701 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.725      ;
; -0.701 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.725      ;
; -0.701 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.725      ;
; -0.699 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.723      ;
; -0.699 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.723      ;
; -0.699 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.723      ;
; -0.694 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.718      ;
; -0.694 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.718      ;
; -0.694 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.718      ;
; -0.692 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.716      ;
; -0.692 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.716      ;
; -0.692 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.008     ; 1.716      ;
; -0.690 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.715      ;
; -0.690 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.715      ;
; -0.690 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.715      ;
; -0.690 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.715      ;
; -0.688 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.720      ;
; -0.688 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.713      ;
; -0.688 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.713      ;
; -0.688 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.713      ;
; -0.688 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.713      ;
; -0.685 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.717      ;
; -0.683 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.708      ;
; -0.683 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.708      ;
; -0.683 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.708      ;
; -0.683 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.708      ;
; -0.681 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                             ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.706      ;
; -0.681 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                     ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.706      ;
; -0.681 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                   ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.706      ;
; -0.681 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.706      ;
; -0.662 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.689      ;
; -0.662 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.689      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                        ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                          ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[4]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                           ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.661 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                         ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.003     ; 1.690      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.725      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 1.726      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 1.726      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 1.726      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 1.726      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 1.726      ;
; -0.660 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 1.726      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 3.191  ; TILT_ANGLE[3]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 16.847     ;
; 3.204  ; TILT_ANGLE[2]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 16.834     ;
; 3.208  ; TILT_ANGLE[0]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 16.830     ;
; 3.213  ; TILT_ANGLE[1]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 16.825     ;
; 3.299  ; TILT_ANGLE[4]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 16.739     ;
; 3.304  ; TILT_ANGLE[5]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 16.734     ;
; 3.397  ; TILT_ANGLE[6]                     ; servo_pwm:tilt_servo|PWM          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 16.641     ;
; 3.519  ; PAN_ANGLE[1]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 16.509     ;
; 3.540  ; PAN_ANGLE[3]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 16.488     ;
; 3.600  ; PAN_ANGLE[2]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 16.428     ;
; 3.624  ; PAN_ANGLE[6]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 16.405     ;
; 3.630  ; PAN_ANGLE[5]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 16.399     ;
; 3.649  ; PAN_ANGLE[4]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 16.380     ;
; 3.657  ; PAN_ANGLE[0]                      ; servo_pwm:pan_servo|PWM           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 16.371     ;
; 15.121 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.910      ;
; 15.225 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.806      ;
; 15.227 ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.810      ;
; 15.245 ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.792      ;
; 15.248 ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.780      ;
; 15.252 ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.779      ;
; 15.269 ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.768      ;
; 15.280 ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.748      ;
; 15.367 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.659      ;
; 15.370 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.656      ;
; 15.371 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.655      ;
; 15.371 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.655      ;
; 15.371 ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.666      ;
; 15.372 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.654      ;
; 15.381 ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.650      ;
; 15.408 ; servo_pwm:pan_servo|tickCount[4]  ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.629      ;
; 15.432 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.599      ;
; 15.468 ; servo_pwm:pan_servo|tickCount[11] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.563      ;
; 15.471 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.555      ;
; 15.473 ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.559      ;
; 15.474 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.552      ;
; 15.475 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.551      ;
; 15.475 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.551      ;
; 15.476 ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.556      ;
; 15.476 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.550      ;
; 15.477 ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.555      ;
; 15.477 ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.555      ;
; 15.478 ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.554      ;
; 15.491 ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.541      ;
; 15.494 ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.529      ;
; 15.494 ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.538      ;
; 15.495 ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.537      ;
; 15.495 ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.537      ;
; 15.496 ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.536      ;
; 15.497 ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.526      ;
; 15.498 ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.528      ;
; 15.498 ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.525      ;
; 15.498 ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.525      ;
; 15.499 ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.524      ;
; 15.501 ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.525      ;
; 15.502 ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.524      ;
; 15.502 ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.524      ;
; 15.503 ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.523      ;
; 15.510 ; servo_pwm:pan_servo|tickCount[12] ; servo_pwm:pan_servo|tickCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.521      ;
; 15.515 ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.517      ;
; 15.518 ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.514      ;
; 15.519 ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.513      ;
; 15.519 ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.513      ;
; 15.520 ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.512      ;
; 15.526 ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.497      ;
; 15.529 ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.494      ;
; 15.530 ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.493      ;
; 15.530 ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.493      ;
; 15.531 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.501      ;
; 15.531 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.501      ;
; 15.531 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.501      ;
; 15.531 ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.492      ;
; 15.532 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.503      ;
; 15.533 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.499      ;
; 15.533 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.502      ;
; 15.535 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.500      ;
; 15.535 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.500      ;
; 15.536 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.495      ;
; 15.538 ; servo_pwm:pan_servo|tickCount[0]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.499      ;
; 15.556 ; servo_pwm:pan_servo|tickCount[1]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.481      ;
; 15.559 ; servo_pwm:pan_servo|tickCount[6]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.469      ;
; 15.563 ; servo_pwm:pan_servo|tickCount[9]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.468      ;
; 15.573 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.462      ;
; 15.580 ; servo_pwm:pan_servo|tickCount[2]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.457      ;
; 15.591 ; servo_pwm:pan_servo|tickCount[7]  ; servo_pwm:pan_servo|tickCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.437      ;
; 15.611 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.421      ;
; 15.612 ; servo_pwm:pan_servo|tickCount[5]  ; servo_pwm:pan_servo|tickCount[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.420      ;
; 15.617 ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.415      ;
; 15.620 ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.412      ;
; 15.621 ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.411      ;
; 15.621 ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.411      ;
; 15.622 ; servo_pwm:pan_servo|tickCount[3]  ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.410      ;
; 15.627 ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.399      ;
; 15.630 ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.396      ;
; 15.631 ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.395      ;
; 15.631 ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.395      ;
; 15.632 ; servo_pwm:pan_servo|tickCount[10] ; servo_pwm:pan_servo|tickCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.394      ;
; 15.635 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.397      ;
; 15.635 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.397      ;
; 15.635 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.397      ;
; 15.636 ; servo_pwm:pan_servo|tickCount[8]  ; servo_pwm:pan_servo|tickCount[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.399      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 16.380 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.644      ;
; 16.382 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.642      ;
; 16.387 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.639      ;
; 16.389 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.637      ;
; 16.423 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.601      ;
; 16.425 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.599      ;
; 16.437 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                               ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.587      ;
; 16.437 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.585      ;
; 16.439 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                               ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.585      ;
; 16.439 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.583      ;
; 16.452 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[0]                                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.575      ;
; 16.454 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[0]                                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.573      ;
; 16.523 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.501      ;
; 16.530 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.496      ;
; 16.536 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|valid                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.488      ;
; 16.538 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|valid                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.486      ;
; 16.547 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|empty_dff                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.518      ;
; 16.554 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[8]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.510      ;
; 16.558 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a10~portb_address_reg7 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.099      ; 3.540      ;
; 16.566 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.458      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[0]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[1]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[2]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[3]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[4]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[6]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[7]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.567 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[5]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.497      ;
; 16.573 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.451      ;
; 16.573 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.451      ;
; 16.573 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.451      ;
; 16.573 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.451      ;
; 16.573 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.451      ;
; 16.573 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.451      ;
; 16.573 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.451      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                               ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.444      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.442      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.446      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.446      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.446      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.446      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.446      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.446      ;
; 16.580 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 3.446      ;
; 16.583 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|empty_dff                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.482      ;
; 16.590 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[8]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.474      ;
; 16.592 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.002     ; 3.438      ;
; 16.594 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a10~portb_address_reg7 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.099      ; 3.504      ;
; 16.595 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[0]                                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.005     ; 3.432      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|startofpacket                                                                                                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|endofpacket                                                                                                                                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[7]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[4]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[6]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[5]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[3]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[2]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[1]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.597 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[0]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 3.445      ;
; 16.599 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.433      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[0]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[1]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[2]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[3]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[4]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[6]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[7]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.603 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[5]                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 3.461      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|startofpacket                                                                                                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|endofpacket                                                                                                                                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[7]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[4]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[6]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[5]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[3]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[2]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[1]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.604 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|data[0]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 3.440      ;
; 16.616 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.408      ;
; 16.616 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.408      ;
; 16.616 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.408      ;
; 16.616 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.408      ;
; 16.616 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.408      ;
; 16.616 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.408      ;
; 16.616 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.408      ;
; 16.619 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg6                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.057      ; 3.437      ;
; 16.619 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg5                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.057      ; 3.437      ;
; 16.619 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg4                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.057      ; 3.437      ;
; 16.619 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg3                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.057      ; 3.437      ;
; 16.619 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg2                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.057      ; 3.437      ;
; 16.619 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg1                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.057      ; 3.437      ;
; 16.619 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg0                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.057      ; 3.437      ;
; 16.626 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg6                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.059      ; 3.432      ;
; 16.626 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg5                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.059      ; 3.432      ;
; 16.626 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg4                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.059      ; 3.432      ;
; 16.626 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg3                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.059      ; 3.432      ;
; 16.626 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg2                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.059      ; 3.432      ;
; 16.626 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg1                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.059      ; 3.432      ;
; 16.626 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_valid                                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~portb_address_reg0                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.059      ; 3.432      ;
; 16.630 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_0_WAIT_FOR_START                               ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 3.394      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 36.684 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.070     ; 3.278      ;
; 36.684 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.070     ; 3.278      ;
; 36.684 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.070     ; 3.278      ;
; 36.684 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.070     ; 3.278      ;
; 36.684 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.070     ; 3.278      ;
; 36.684 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.070     ; 3.278      ;
; 36.684 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.070     ; 3.278      ;
; 36.748 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.213      ;
; 36.748 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.213      ;
; 36.748 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.213      ;
; 36.748 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.213      ;
; 36.748 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.213      ;
; 36.748 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.213      ;
; 36.748 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.213      ;
; 36.750 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.211      ;
; 36.750 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.211      ;
; 36.750 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.211      ;
; 36.750 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.211      ;
; 36.750 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.211      ;
; 36.750 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.211      ;
; 36.750 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.211      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.786 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.166      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.827 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 3.132      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.832 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.129      ;
; 36.923 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.038      ;
; 36.923 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.038      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------+--------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.246 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[10]    ; pixel_sender:sender|comm_data[10]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.511      ;
; -1.245 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[8]     ; pixel_sender:sender|comm_data[8]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.512      ;
; -1.243 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[5]     ; pixel_sender:sender|comm_data[5]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.514      ;
; -1.243 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[6]     ; pixel_sender:sender|comm_data[6]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.514      ;
; -1.242 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[12]    ; pixel_sender:sender|comm_data[12]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.515      ;
; -1.242 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[15]    ; pixel_sender:sender|comm_data[15]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.515      ;
; -1.240 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[13]    ; pixel_sender:sender|comm_data[13]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.517      ;
; -1.238 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[14]    ; pixel_sender:sender|comm_data[14]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.519      ;
; -1.233 ; nios_system:threedlizer|buffer_reader:buffer_reader|pixel[0] ; pixel_sender:sender|comm_data[0]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.524      ;
; -1.232 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[3]     ; pixel_sender:sender|comm_data[3]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.525      ;
; -1.189 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[4]     ; pixel_sender:sender|comm_data[4]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.573      ;
; -1.187 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[9]     ; pixel_sender:sender|comm_data[9]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.575      ;
; -1.075 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[13]    ; pixel_sender:sender|pi_data[13]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.682      ;
; -1.074 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[2]     ; pixel_sender:sender|comm_data[2]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 0.698      ;
; -1.073 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[14]    ; pixel_sender:sender|pi_data[14]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.684      ;
; -1.072 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[1]     ; pixel_sender:sender|comm_data[1]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 0.700      ;
; -1.067 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[3]     ; pixel_sender:sender|pi_data[3]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.605      ; 0.690      ;
; -1.065 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[7]     ; pixel_sender:sender|comm_data[7]     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 0.707      ;
; -1.028 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[4]     ; pixel_sender:sender|pi_data[4]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.734      ;
; -1.024 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[9]     ; pixel_sender:sender|pi_data[9]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.738      ;
; -0.934 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[11]    ; pixel_sender:sender|comm_data[11]    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 0.838      ;
; -0.912 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[10]    ; pixel_sender:sender|pi_data[10]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.850      ;
; -0.908 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[2]     ; pixel_sender:sender|pi_data[2]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 0.864      ;
; -0.907 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[8]     ; pixel_sender:sender|pi_data[8]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.855      ;
; -0.906 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[1]     ; pixel_sender:sender|pi_data[1]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 0.866      ;
; -0.903 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[6]     ; pixel_sender:sender|pi_data[6]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.859      ;
; -0.899 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[7]     ; pixel_sender:sender|pi_data[7]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 0.873      ;
; -0.885 ; nios_system:threedlizer|buffer_reader:buffer_reader|pixel[0] ; pixel_sender:sender|pi_data[0]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.610      ; 0.877      ;
; -0.792 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[5]     ; pixel_sender:sender|pi_data[5]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.618      ; 0.978      ;
; -0.787 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[15]    ; pixel_sender:sender|pi_data[15]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.618      ; 0.983      ;
; -0.771 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[11]    ; pixel_sender:sender|pi_data[11]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 1.001      ;
; -0.703 ; nios_system:threedlizer|buffer_reader:buffer_reader|p[12]    ; pixel_sender:sender|pi_data[12]      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.618      ; 1.067      ;
; -0.541 ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|red_led[0]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 1.231      ;
; -0.540 ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|state[1]         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 1.232      ;
; -0.539 ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|state[0]         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 1.233      ;
; -0.519 ; nios_system:threedlizer|buffer_reader:buffer_reader|ready    ; pixel_sender:sender|red_led[1]       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50    ; 0.000        ; 1.620      ; 1.253      ;
; 0.215  ; pixel_sender:sender|state[2]                                 ; pixel_sender:sender|state[2]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|set                                      ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|offset[9]                                ; pixel_sender:sender|offset[9]        ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|offset[13]                               ; pixel_sender:sender|offset[13]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|offset[14]                               ; pixel_sender:sender|offset[14]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|offset[17]                               ; pixel_sender:sender|offset[17]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pan_angle_saved[4]                                           ; pan_angle_saved[4]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pan_angle_saved[0]                                           ; pan_angle_saved[0]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pan_angle_saved[2]                                           ; pan_angle_saved[2]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pan_angle_saved[3]                                           ; pan_angle_saved[3]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pan_angle_saved[1]                                           ; pan_angle_saved[1]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pan_angle_saved[5]                                           ; pan_angle_saved[5]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pan_angle_saved[6]                                           ; pan_angle_saved[6]                   ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; servo_pwm:pan_servo|tickCount[0]                             ; servo_pwm:pan_servo|tickCount[0]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; tilt_angle_saved[0]                                          ; tilt_angle_saved[0]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; tilt_angle_saved[1]                                          ; tilt_angle_saved[1]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; tilt_angle_saved[2]                                          ; tilt_angle_saved[2]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; tilt_angle_saved[3]                                          ; tilt_angle_saved[3]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; tilt_angle_saved[4]                                          ; tilt_angle_saved[4]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; tilt_angle_saved[5]                                          ; tilt_angle_saved[5]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; tilt_angle_saved[6]                                          ; tilt_angle_saved[6]                  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|ready                                    ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[0]                             ; pixel_sender:sender|comm_data[0]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[1]                             ; pixel_sender:sender|comm_data[1]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[2]                             ; pixel_sender:sender|comm_data[2]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[3]                             ; pixel_sender:sender|comm_data[3]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[4]                             ; pixel_sender:sender|comm_data[4]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[5]                             ; pixel_sender:sender|comm_data[5]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[6]                             ; pixel_sender:sender|comm_data[6]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[7]                             ; pixel_sender:sender|comm_data[7]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[8]                             ; pixel_sender:sender|comm_data[8]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[9]                             ; pixel_sender:sender|comm_data[9]     ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[10]                            ; pixel_sender:sender|comm_data[10]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[11]                            ; pixel_sender:sender|comm_data[11]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[12]                            ; pixel_sender:sender|comm_data[12]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[13]                            ; pixel_sender:sender|comm_data[13]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[14]                            ; pixel_sender:sender|comm_data[14]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pixel_sender:sender|comm_data[15]                            ; pixel_sender:sender|comm_data[15]    ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.295  ; pixel_sender:sender|offset[10]                               ; pixel_sender:sender|pixel_offset[10] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.447      ;
; 0.301  ; pixel_sender:sender|offset[5]                                ; pixel_sender:sender|pixel_offset[5]  ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.453      ;
; 0.348  ; pixel_sender:sender|state[2]                                 ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.500      ;
; 0.348  ; pixel_sender:sender|state[2]                                 ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.500      ;
; 0.364  ; pixel_sender:sender|offset[16]                               ; pixel_sender:sender|pixel_offset[16] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.376  ; pixel_sender:sender|offset[13]                               ; pixel_sender:sender|pixel_offset[13] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; pixel_sender:sender|comm_data[4]                             ; pixel_sender:sender|pi_data[4]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; pixel_sender:sender|comm_data[9]                             ; pixel_sender:sender|pi_data[9]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; pixel_sender:sender|comm_data[11]                            ; pixel_sender:sender|pi_data[11]      ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; pixel_sender:sender|offset[12]                               ; pixel_sender:sender|pixel_offset[12] ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; pixel_sender:sender|comm_data[3]                             ; pixel_sender:sender|pi_data[3]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; pixel_sender:sender|comm_data[13]                            ; pixel_sender:sender|pi_data[13]      ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; pixel_sender:sender|comm_data[14]                            ; pixel_sender:sender|pi_data[14]      ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; pixel_sender:sender|comm_data[1]                             ; pixel_sender:sender|pi_data[1]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; pixel_sender:sender|comm_data[2]                             ; pixel_sender:sender|pi_data[2]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; pixel_sender:sender|comm_data[7]                             ; pixel_sender:sender|pi_data[7]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.387  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.389  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|state[2]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.390  ; pixel_sender:sender|state[1]                                 ; pixel_sender:sender|set              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.391  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.395  ; pixel_sender:sender|state[1]                                 ; pixel_sender:sender|state[2]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.398  ; pixel_sender:sender|state[1]                                 ; pixel_sender:sender|ready            ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.550      ;
; 0.437  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|state[1]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.589      ;
; 0.439  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|red_led[0]       ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.441  ; pixel_sender:sender|state[0]                                 ; pixel_sender:sender|state[0]         ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.449  ; servo_pwm:pan_servo|tickCount[17]                            ; servo_pwm:pan_servo|PWM              ; CLOCK_50                                                ; CLOCK_50    ; 0.000        ; 0.005      ; 0.606      ;
+--------+--------------------------------------------------------------+--------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|last_line                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[7] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][5]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[13]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][4]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[8]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.065      ; 0.454      ;
; 0.252 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.404      ;
; 0.305 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.459      ;
; 0.306 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[7]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.459      ;
; 0.313 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[13]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.465      ;
; 0.313 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.465      ;
; 0.315 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[5]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.469      ;
; 0.316 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[1]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.469      ;
; 0.317 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[12]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[3]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.470      ;
; 0.318 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[5]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[6]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[3]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.473      ;
; 0.322 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[7]                                                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[15]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.475      ;
; 0.324 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[6] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|io_register[6]                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.478      ;
; 0.324 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[4][3]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][3]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.480      ;
; 0.331 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][6]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[14]                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][7]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.484      ;
; 0.338 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.490      ;
; 0.344 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.495      ;
; 0.361 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[11]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[8]                                                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[8]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[14]                                             ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[15]                                                                                                     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[15]                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[11]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.569      ;
; 0.365 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.073      ; 0.576      ;
; 0.366 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[7]                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[7]                                            ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][5]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[5]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[10]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.573      ;
; 0.368 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[9]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.573      ;
; 0.370 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[13]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.576      ;
; 0.370 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[5]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.576      ;
; 0.370 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[0]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg0     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.576      ;
; 0.371 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[6]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.576      ;
; 0.371 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[2]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.577      ;
; 0.371 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_startofpacket                                                                                                ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[15]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.072      ; 0.582      ;
; 0.372 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[12]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.577      ;
; 0.373 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                                ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[3]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.578      ;
; 0.374 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|reached_start_of_frame                                                                                                                                                  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[14]                                           ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.580      ;
; 0.376 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_startofpacket                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.072      ; 0.586      ;
; 0.376 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[1]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.581      ;
; 0.376 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_valid                                                ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[1]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_valid                                                                                                        ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_valid                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_startofpacket                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.072      ; 0.589      ;
; 0.379 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][2]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[2]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|stream_out_data[4]                                            ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.067      ; 0.585      ;
; 0.387 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.538      ;
; 0.391 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.542      ;
; 0.392 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[10]                                                                                                     ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[10]                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.546      ;
; 0.394 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[4]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.546      ;
; 0.394 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][1]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[1]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.547      ;
; 0.395 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[2]                                                                                                       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|active_video[3]                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.547      ;
; 0.397 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[5][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[0]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.008      ; 0.557      ;
; 0.399 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|internal_data[9]                                                                                                      ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|altera_up_video_decoder_add_endofpacket:Add_EndofPacket|internal_data[9]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.552      ;
; 0.401 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                                                                 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_itu_656_decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.554      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                                          ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                                      ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|valid                                                                                                                                           ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|valid                                                                                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                     ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                      ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                              ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                        ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                               ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                                       ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                                    ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|buffer_reader:buffer_reader|master_rd_en                                                                                                                                                                ; nios_system:threedlizer|buffer_reader:buffer_reader|master_rd_en                                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                        ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                           ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|reading_first_pixel_in_image                                                                                                                                      ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|reading_first_pixel_in_image                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                           ; nios_system:threedlizer|nios_system_chroma_resampler:chroma_resampler|cur_is_Cr_or_Cb                                                                                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                    ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                               ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|rd_ptr_lsb                             ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|rd_ptr_lsb                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[8]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[8]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[7]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[7]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[6]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[6]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[5]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[5]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[4]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[4]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[3]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[3]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[2]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[2]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[1]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[1]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[0]                        ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|low_addressa[0]                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                        ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|full_dff                               ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|full_dff                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                      ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                            ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                    ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                                      ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                          ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                ; nios_system:threedlizer|nios_system_p_buffer_dma:p_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                                          ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                                          ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                                      ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                                    ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                         ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                            ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                                              ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[5]                                                                                                                                                                     ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[5]                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|startofpacket_shift_reg[0]                                                                        ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|startofpacket_shift_reg[1]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|stream_out_startofpacket                                                                          ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_startofpacket                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[12]                                                                                                                       ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[12]                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nios_system:threedlizer|nios_system_v_dma_controller:v_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory|temp_data[8]                                                                                          ; nios_system:threedlizer|nios_system_p_buffer:p_buffer|writedata_reg[8]                                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[1]                                                                                                 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[1]                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[21]                                                                                                                             ; nios_system:threedlizer|nios_system_v_rgb_resampler:v_rgb_resampler|stream_out_data[13]                                                                                                                                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[11]                                                                                                                                                                    ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[11]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[10]                                                                                                                                                                    ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[10]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_f5b:rd_ptr_msb|safe_q[7]          ; nios_system:threedlizer|nios_system_p_scaler:p_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_f5b:rd_ptr_msb|safe_q[7]          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[5]                                                      ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[5]                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[2] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[4] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[4] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[15]                                                                                                                                                                    ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[15]                                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[15]                                                                                                           ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[15]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[15]                                                                                                                       ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[15]                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[13]                                                                                                                       ; nios_system:threedlizer|nios_system_v_scaler:v_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[13]                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[11]                                                                                                           ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[11]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|G[7]                                                                                              ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[15]                                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[10]                                                                                                           ; nios_system:threedlizer|nios_system_v_clipper:v_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[10]                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|threeDlizer:id3dlizer|write_data[8]                                                                                                                                                                     ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wd[8]                                                                                                                                                                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|G[3]                                                                                              ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[11]                                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|G[2]                                                                                              ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[10]                                                                                                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_color_space_converter:color_space_converter|stream_out_data[10]                                                                                                                             ; nios_system:threedlizer|nios_system_v_rgb_resampler:v_rgb_resampler|stream_out_data[5]                                                                                                                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[6]                                                      ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[6]                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|s_mode                                                                                                  ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|s_mode                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[9]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[8]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[8]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[6]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.250 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.257 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.287 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.439      ;
; 0.301 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.453      ;
; 0.303 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.455      ;
; 0.307 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.459      ;
; 0.310 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[5]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.463      ;
; 0.311 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.462      ;
; 0.312 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[7]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.463      ;
; 0.314 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.466      ;
; 0.318 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.469      ;
; 0.318 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[6]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.469      ;
; 0.318 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.469      ;
; 0.320 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[7]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[7]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[9]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[9]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.473      ;
; 0.323 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[5]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.334 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.486      ;
; 0.339 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.490      ;
; 0.359 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.540      ;
; 0.397 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_VS                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.548      ;
; 0.404 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.557      ;
; 0.404 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                               ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_G[5]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.557      ;
; 0.406 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.615      ;
; 0.406 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.615      ;
; 0.407 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[8]                                                 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_R[8]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.558      ;
; 0.409 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.618      ;
; 0.410 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.563      ;
; 0.416 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[8]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.569      ;
; 0.417 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_B[9]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.570      ;
; 0.424 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.574      ;
; 0.425 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                  ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_BLANK                                                                                               ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 0.573      ;
; 0.430 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.580      ;
; 0.431 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.581      ;
; 0.443 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.071      ; 0.652      ;
; 0.451 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.605      ;
; 0.453 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.605      ;
; 0.456 ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.607      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.216  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.816      ;
; 9.299  ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.733      ;
; 18.122 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 1.927      ;
; 18.122 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 1.927      ;
; 18.122 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[1]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 1.927      ;
; 18.122 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 1.927      ;
; 18.122 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[0]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 1.927      ;
; 18.122 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[1]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 1.927      ;
; 18.141 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 1.922      ;
; 18.141 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 1.922      ;
; 18.141 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 1.922      ;
; 18.141 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 1.922      ;
; 18.147 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.915      ;
; 18.147 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.915      ;
; 18.147 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.915      ;
; 18.147 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.915      ;
; 18.223 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.839      ;
; 18.246 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.816      ;
; 18.246 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.816      ;
; 18.246 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.816      ;
; 18.253 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.808      ;
; 18.253 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.808      ;
; 18.253 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.808      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[3]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[2]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.256 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[4]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 1.806      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.257 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 1.804      ;
; 18.404 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_agent:buffer_reader_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 1.654      ;
; 18.404 ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 1.654      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.106 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.928      ;
; 19.121 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.914      ;
; 19.121 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.914      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.476  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_agent:buffer_reader_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 1.654      ;
; 1.476  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                              ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 1.654      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.623  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[4]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[3]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[2]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.624  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[4]                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.806      ;
; 1.627  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.808      ;
; 1.627  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.808      ;
; 1.627  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.808      ;
; 1.634  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_wr_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.816      ;
; 1.634  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:id3dlizer_avalon_master_r_translator|read_accepted                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.816      ;
; 1.634  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|master_rd_en                                                                                                                                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.816      ;
; 1.657  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|nios_system_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.839      ;
; 1.733  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.915      ;
; 1.733  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.915      ;
; 1.733  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.915      ;
; 1.733  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_avalon_sc_fifo:p_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.030      ; 1.915      ;
; 1.739  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[1]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.922      ;
; 1.739  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[0]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.922      ;
; 1.739  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|state[2]                                                                                                                                                        ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.922      ;
; 1.739  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|threeDlizer:id3dlizer|done                                                                                                                                                            ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.922      ;
; 1.758  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|ready                                                                                                                                                     ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 1.927      ;
; 1.758  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[0]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 1.927      ;
; 1.758  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|state[1]                                                                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 1.927      ;
; 1.758  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|altera_merlin_master_translator:buffer_reader_avalon_master_translator|read_accepted                                                                                                  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 1.927      ;
; 1.758  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[0]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 1.927      ;
; 1.758  ; nios_system:threedlizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; nios_system:threedlizer|buffer_reader:buffer_reader|red_led[1]                                                                                                                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 1.927      ;
; 10.581 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.733      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
; 10.664 ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.816      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 20.759 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.914      ;
; 20.759 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.914      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
; 20.774 ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.928      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_fku:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                                                                                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; nios_system:threedlizer|nios_system_v_decoder:v_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[0]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[0]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[1]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[1]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[2]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[2]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[3]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[3]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[4]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[4]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[5]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[5]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PAN_ANGLE[6]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PAN_ANGLE[6]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[0]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[0]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[1]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[1]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[2]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[2]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[3]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[3]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[4]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[4]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[5]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[5]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; TILT_ANGLE[6]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; TILT_ANGLE[6]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[0]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[0]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[1]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[1]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[2]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[2]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[3]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[3]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[4]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[4]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[5]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[5]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pan_angle_saved[6]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pan_angle_saved[6]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|comm_data[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[13]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[14]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[14]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[15]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[15]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[16]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[16]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[17]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[17]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[4]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[4]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[5]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pixel_sender:sender|offset[5]     ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_BLANK                                                                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:threedlizer|nios_system_vga_controller:vga_controller|VGA_BLANK                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+
; KEY[*]       ; CLOCK_27   ; 3.313 ; 3.313 ; Rise       ; CLOCK_27                                                ;
;  KEY[1]      ; CLOCK_27   ; 3.313 ; 3.313 ; Rise       ; CLOCK_27                                                ;
; TD_DATA[*]   ; CLOCK_27   ; 2.364 ; 2.364 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[0]  ; CLOCK_27   ; 2.197 ; 2.197 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[1]  ; CLOCK_27   ; 2.303 ; 2.303 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[2]  ; CLOCK_27   ; 2.364 ; 2.364 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[3]  ; CLOCK_27   ; 2.213 ; 2.213 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[4]  ; CLOCK_27   ; 2.198 ; 2.198 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[5]  ; CLOCK_27   ; 2.195 ; 2.195 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[6]  ; CLOCK_27   ; 2.288 ; 2.288 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[7]  ; CLOCK_27   ; 2.214 ; 2.214 ; Rise       ; CLOCK_27                                                ;
; COMM_ACK     ; CLOCK_50   ; 2.685 ; 2.685 ; Rise       ; CLOCK_50                                                ;
; GPIO_0[*]    ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[28]  ; CLOCK_50   ; 2.853 ; 2.853 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[29]  ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[30]  ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[31]  ; CLOCK_50   ; 2.741 ; 2.741 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[32]  ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[33]  ; CLOCK_50   ; 2.728 ; 2.728 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[34]  ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[35]  ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; CLOCK_50                                                ;
; KEY[*]       ; CLOCK_50   ; 3.285 ; 3.285 ; Rise       ; CLOCK_50                                                ;
;  KEY[0]      ; CLOCK_50   ; 3.285 ; 3.285 ; Rise       ; CLOCK_50                                                ;
; GPIO_1[*]    ; CLOCK_50   ; 3.640 ; 3.640 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]   ; CLOCK_50   ; 3.640 ; 3.640 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]   ; CLOCK_50   ; 3.564 ; 3.564 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]   ; CLOCK_50   ; 3.567 ; 3.567 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]   ; CLOCK_50   ; 3.599 ; 3.599 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]   ; CLOCK_50   ; 3.553 ; 3.553 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]   ; CLOCK_50   ; 3.607 ; 3.607 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]  ; CLOCK_50   ; 3.533 ; 3.533 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]  ; CLOCK_50   ; 3.592 ; 3.592 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]  ; CLOCK_50   ; 3.497 ; 3.497 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]  ; CLOCK_50   ; 3.469 ; 3.469 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]  ; CLOCK_50   ; 3.535 ; 3.535 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]  ; CLOCK_50   ; 3.372 ; 3.372 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 3.476 ; 3.476 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 3.585 ; 3.585 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 3.591 ; 3.591 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]  ; CLOCK_50   ; 3.521 ; 3.521 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]  ; CLOCK_50   ; 3.465 ; 3.465 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]  ; CLOCK_50   ; 3.481 ; 3.481 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]  ; CLOCK_50   ; 3.640 ; 3.640 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]  ; CLOCK_50   ; 3.584 ; 3.584 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]  ; CLOCK_50   ; 3.501 ; 3.501 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]  ; CLOCK_50   ; 3.530 ; 3.530 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_RDY_IN    ; CLOCK_50   ; 3.914 ; 3.914 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.971 ; 3.971 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.971 ; 3.971 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.882 ; 3.882 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.642 ; 3.642 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.824 ; 3.824 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.687 ; 3.687 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.723 ; 3.723 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.876 ; 3.876 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.584 ; 3.584 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.678 ; 3.678 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.802 ; 3.802 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.680 ; 3.680 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.707 ; 3.707 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+
; KEY[*]       ; CLOCK_27   ; -2.351 ; -2.351 ; Rise       ; CLOCK_27                                                ;
;  KEY[1]      ; CLOCK_27   ; -2.351 ; -2.351 ; Rise       ; CLOCK_27                                                ;
; TD_DATA[*]   ; CLOCK_27   ; -2.075 ; -2.075 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[0]  ; CLOCK_27   ; -2.077 ; -2.077 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[1]  ; CLOCK_27   ; -2.183 ; -2.183 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[2]  ; CLOCK_27   ; -2.244 ; -2.244 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[3]  ; CLOCK_27   ; -2.093 ; -2.093 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[4]  ; CLOCK_27   ; -2.078 ; -2.078 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[5]  ; CLOCK_27   ; -2.075 ; -2.075 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[6]  ; CLOCK_27   ; -2.168 ; -2.168 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[7]  ; CLOCK_27   ; -2.094 ; -2.094 ; Rise       ; CLOCK_27                                                ;
; COMM_ACK     ; CLOCK_50   ; -1.953 ; -1.953 ; Rise       ; CLOCK_50                                                ;
; GPIO_0[*]    ; CLOCK_50   ; -2.029 ; -2.029 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[28]  ; CLOCK_50   ; -2.131 ; -2.131 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[29]  ; CLOCK_50   ; -2.029 ; -2.029 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[30]  ; CLOCK_50   ; -2.104 ; -2.104 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[31]  ; CLOCK_50   ; -2.142 ; -2.142 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[32]  ; CLOCK_50   ; -2.201 ; -2.201 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[33]  ; CLOCK_50   ; -2.148 ; -2.148 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[34]  ; CLOCK_50   ; -2.184 ; -2.184 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[35]  ; CLOCK_50   ; -2.142 ; -2.142 ; Rise       ; CLOCK_50                                                ;
; KEY[*]       ; CLOCK_50   ; -2.430 ; -2.430 ; Rise       ; CLOCK_50                                                ;
;  KEY[0]      ; CLOCK_50   ; -2.430 ; -2.430 ; Rise       ; CLOCK_50                                                ;
; GPIO_1[*]    ; CLOCK_50   ; -3.252 ; -3.252 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]   ; CLOCK_50   ; -3.520 ; -3.520 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]   ; CLOCK_50   ; -3.444 ; -3.444 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]   ; CLOCK_50   ; -3.447 ; -3.447 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]   ; CLOCK_50   ; -3.479 ; -3.479 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]   ; CLOCK_50   ; -3.433 ; -3.433 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]   ; CLOCK_50   ; -3.487 ; -3.487 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]  ; CLOCK_50   ; -3.413 ; -3.413 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]  ; CLOCK_50   ; -3.472 ; -3.472 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]  ; CLOCK_50   ; -3.377 ; -3.377 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]  ; CLOCK_50   ; -3.349 ; -3.349 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]  ; CLOCK_50   ; -3.415 ; -3.415 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]  ; CLOCK_50   ; -3.252 ; -3.252 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; -3.356 ; -3.356 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; -3.465 ; -3.465 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; -3.471 ; -3.471 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]  ; CLOCK_50   ; -3.401 ; -3.401 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]  ; CLOCK_50   ; -3.345 ; -3.345 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]  ; CLOCK_50   ; -3.361 ; -3.361 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]  ; CLOCK_50   ; -3.520 ; -3.520 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]  ; CLOCK_50   ; -3.464 ; -3.464 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]  ; CLOCK_50   ; -3.381 ; -3.381 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]  ; CLOCK_50   ; -3.410 ; -3.410 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_RDY_IN    ; CLOCK_50   ; -3.623 ; -3.623 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.464 ; -3.464 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.851 ; -3.851 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.586 ; -3.586 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.796 ; -3.796 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.522 ; -3.522 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.704 ; -3.704 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.567 ; -3.567 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.658 ; -3.658 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.603 ; -3.603 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.756 ; -3.756 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.464 ; -3.464 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.581 ; -3.581 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.682 ; -3.682 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.560 ; -3.560 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.587 ; -3.587 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; COMM_DATA[*]   ; CLOCK_50   ; 4.546  ; 4.546  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[2]  ; CLOCK_50   ; 4.282  ; 4.282  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[3]  ; CLOCK_50   ; 4.289  ; 4.289  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[4]  ; CLOCK_50   ; 4.154  ; 4.154  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[5]  ; CLOCK_50   ; 4.546  ; 4.546  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[6]  ; CLOCK_50   ; 4.099  ; 4.099  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[7]  ; CLOCK_50   ; 4.088  ; 4.088  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[8]  ; CLOCK_50   ; 4.129  ; 4.129  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[9]  ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[10] ; CLOCK_50   ; 3.985  ; 3.985  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[11] ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[12] ; CLOCK_50   ; 3.995  ; 3.995  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[13] ; CLOCK_50   ; 3.962  ; 3.962  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[14] ; CLOCK_50   ; 4.012  ; 4.012  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[15] ; CLOCK_50   ; 4.139  ; 4.139  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[16] ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[17] ; CLOCK_50   ; 3.943  ; 3.943  ; Rise       ; CLOCK_50                                                ;
; COMM_RDY       ; CLOCK_50   ; 3.961  ; 3.961  ; Rise       ; CLOCK_50                                                ;
; LEDG[*]        ; CLOCK_50   ; 4.386  ; 4.386  ; Rise       ; CLOCK_50                                                ;
;  LEDG[0]       ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                                ;
;  LEDG[1]       ; CLOCK_50   ; 4.386  ; 4.386  ; Rise       ; CLOCK_50                                                ;
;  LEDG[2]       ; CLOCK_50   ; 4.303  ; 4.303  ; Rise       ; CLOCK_50                                                ;
; PWM_PAN        ; CLOCK_50   ; 4.631  ; 4.631  ; Rise       ; CLOCK_50                                                ;
; PWM_TILT       ; CLOCK_50   ; 4.768  ; 4.768  ; Rise       ; CLOCK_50                                                ;
; LEDR[*]        ; CLOCK_50   ; 3.037  ; 3.037  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.037  ; 3.037  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_DONE_OUT    ; CLOCK_50   ; 2.419  ; 2.419  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; RESET_OUT      ; CLOCK_50   ; 3.516  ; 3.516  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.063  ; 4.063  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.026  ; 3.026  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.063  ; 4.063  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.085  ; 3.085  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.825  ; 3.825  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.281  ; 3.281  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.962  ; 2.962  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.407  ; 3.407  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.179  ; 3.179  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.519  ; 3.519  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.276  ; 3.276  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.154  ; 3.154  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.794  ; 3.794  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.628  ; 3.628  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.715  ; 3.715  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.234  ; 3.234  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.348  ; 3.348  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.112  ; 3.112  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.794  ; 3.794  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.337  ; 3.337  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.258  ; 3.258  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.405  ; 3.405  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.398  ; 3.398  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.394  ; 3.394  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.059  ; 3.059  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.159  ; 3.159  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.741  ; 3.741  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.206  ; 3.206  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 22.247 ; 22.247 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 22.179 ; 22.179 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 22.174 ; 22.174 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 22.245 ; 22.245 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 22.247 ; 22.247 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 22.215 ; 22.215 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 22.221 ; 22.221 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 22.214 ; 22.214 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 22.213 ; 22.213 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 22.312 ; 22.312 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.474 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 22.444 ; 22.444 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 22.041 ; 22.041 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 22.192 ; 22.192 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 22.430 ; 22.430 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 22.130 ; 22.130 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 22.093 ; 22.093 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 22.444 ; 22.444 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 22.056 ; 22.056 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 22.324 ; 22.324 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 22.086 ; 22.086 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 22.085 ; 22.085 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 22.319 ; 22.319 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 22.517 ; 22.517 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 22.517 ; 22.517 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 22.279 ; 22.279 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 22.276 ; 22.276 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 22.393 ; 22.393 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 22.325 ; 22.325 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 22.297 ; 22.297 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 22.173 ; 22.173 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 22.183 ; 22.183 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 22.163 ; 22.163 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 22.164 ; 22.164 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 22.296 ; 22.296 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.474 ;        ; Fall       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; COMM_DATA[*]   ; CLOCK_50   ; 3.943  ; 3.943  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[2]  ; CLOCK_50   ; 4.282  ; 4.282  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[3]  ; CLOCK_50   ; 4.289  ; 4.289  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[4]  ; CLOCK_50   ; 4.154  ; 4.154  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[5]  ; CLOCK_50   ; 4.546  ; 4.546  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[6]  ; CLOCK_50   ; 4.099  ; 4.099  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[7]  ; CLOCK_50   ; 4.088  ; 4.088  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[8]  ; CLOCK_50   ; 4.129  ; 4.129  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[9]  ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[10] ; CLOCK_50   ; 3.985  ; 3.985  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[11] ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[12] ; CLOCK_50   ; 3.995  ; 3.995  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[13] ; CLOCK_50   ; 3.962  ; 3.962  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[14] ; CLOCK_50   ; 4.012  ; 4.012  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[15] ; CLOCK_50   ; 4.139  ; 4.139  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[16] ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[17] ; CLOCK_50   ; 3.943  ; 3.943  ; Rise       ; CLOCK_50                                                ;
; COMM_RDY       ; CLOCK_50   ; 3.961  ; 3.961  ; Rise       ; CLOCK_50                                                ;
; LEDG[*]        ; CLOCK_50   ; 4.303  ; 4.303  ; Rise       ; CLOCK_50                                                ;
;  LEDG[0]       ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                                ;
;  LEDG[1]       ; CLOCK_50   ; 4.386  ; 4.386  ; Rise       ; CLOCK_50                                                ;
;  LEDG[2]       ; CLOCK_50   ; 4.303  ; 4.303  ; Rise       ; CLOCK_50                                                ;
; PWM_PAN        ; CLOCK_50   ; 4.631  ; 4.631  ; Rise       ; CLOCK_50                                                ;
; PWM_TILT       ; CLOCK_50   ; 4.768  ; 4.768  ; Rise       ; CLOCK_50                                                ;
; LEDR[*]        ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.037  ; 3.037  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_DONE_OUT    ; CLOCK_50   ; 2.419  ; 2.419  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; RESET_OUT      ; CLOCK_50   ; 3.516  ; 3.516  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.026  ; 3.026  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.063  ; 4.063  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.085  ; 3.085  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.825  ; 3.825  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.281  ; 3.281  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.962  ; 2.962  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.407  ; 3.407  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.179  ; 3.179  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.519  ; 3.519  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.276  ; 3.276  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.154  ; 3.154  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.628  ; 3.628  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.715  ; 3.715  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.234  ; 3.234  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.348  ; 3.348  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.112  ; 3.112  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.794  ; 3.794  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.337  ; 3.337  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.258  ; 3.258  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.405  ; 3.405  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.398  ; 3.398  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.394  ; 3.394  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.059  ; 3.059  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.159  ; 3.159  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.741  ; 3.741  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.206  ; 3.206  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 22.179 ; 22.179 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 22.174 ; 22.174 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 22.245 ; 22.245 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 22.247 ; 22.247 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 22.215 ; 22.215 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 22.221 ; 22.221 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 22.214 ; 22.214 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 22.213 ; 22.213 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 22.312 ; 22.312 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.474 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 22.041 ; 22.041 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 22.041 ; 22.041 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 22.192 ; 22.192 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 22.430 ; 22.430 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 22.130 ; 22.130 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 22.093 ; 22.093 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 22.444 ; 22.444 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 22.056 ; 22.056 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 22.324 ; 22.324 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 22.086 ; 22.086 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 22.085 ; 22.085 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 22.319 ; 22.319 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 22.163 ; 22.163 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 22.517 ; 22.517 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 22.279 ; 22.279 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 22.276 ; 22.276 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 22.393 ; 22.393 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 22.325 ; 22.325 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 22.297 ; 22.297 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 22.173 ; 22.173 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 22.183 ; 22.183 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 22.163 ; 22.163 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 22.164 ; 22.164 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 22.296 ; 22.296 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.474 ;        ; Fall       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.249 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.609 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.619 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.606 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.586 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.424 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.424 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.424 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.402 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.452 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.452 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.298 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.298 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.288 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.288 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.256 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.249 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.249 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.609 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.619 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.606 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.586 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.424 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.424 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.424 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.402 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.452 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.452 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.298 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.298 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.288 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.288 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.256 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.249 ;      ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.249     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.609     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.619     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.606     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.586     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.424     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.424     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.424     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.402     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.452     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.452     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.298     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.298     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.288     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.288     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.256     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.249     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.249     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.609     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.619     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.606     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.586     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.424     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.424     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.424     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.402     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.452     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.452     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.298     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.298     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.288     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.288     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.256     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.249     ;           ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                         ; -19.951  ; -1.599  ; 8.555    ; 1.476   ; -1.880              ;
;  CLOCK_27                                                ; -2.816   ; 0.215   ; N/A      ; N/A     ; -1.880              ;
;  CLOCK_50                                                ; -19.951  ; -1.599  ; N/A      ; N/A     ; 9.000               ;
;  threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 11.948   ; 0.215   ; 8.555    ; 1.476   ; 7.873               ;
;  threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.905   ; 0.215   ; 18.315   ; 20.759  ; 17.873              ;
; Design-wide TNS                                          ; -279.94  ; -36.538 ; 0.0      ; 0.0     ; -303.82             ;
;  CLOCK_27                                                ; -240.512 ; 0.000   ; N/A      ; N/A     ; -303.820            ;
;  CLOCK_50                                                ; -39.428  ; -36.538 ; N/A      ; N/A     ; 0.000               ;
;  threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+
; KEY[*]       ; CLOCK_27   ; 6.254 ; 6.254 ; Rise       ; CLOCK_27                                                ;
;  KEY[1]      ; CLOCK_27   ; 6.254 ; 6.254 ; Rise       ; CLOCK_27                                                ;
; TD_DATA[*]   ; CLOCK_27   ; 4.290 ; 4.290 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[0]  ; CLOCK_27   ; 4.034 ; 4.034 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[1]  ; CLOCK_27   ; 4.223 ; 4.223 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[2]  ; CLOCK_27   ; 4.290 ; 4.290 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[3]  ; CLOCK_27   ; 4.080 ; 4.080 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[4]  ; CLOCK_27   ; 4.044 ; 4.044 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[5]  ; CLOCK_27   ; 4.051 ; 4.051 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[6]  ; CLOCK_27   ; 4.187 ; 4.187 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[7]  ; CLOCK_27   ; 4.061 ; 4.061 ; Rise       ; CLOCK_27                                                ;
; COMM_ACK     ; CLOCK_50   ; 5.199 ; 5.199 ; Rise       ; CLOCK_50                                                ;
; GPIO_0[*]    ; CLOCK_50   ; 5.496 ; 5.496 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[28]  ; CLOCK_50   ; 5.496 ; 5.496 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[29]  ; CLOCK_50   ; 5.039 ; 5.039 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[30]  ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[31]  ; CLOCK_50   ; 5.220 ; 5.220 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[32]  ; CLOCK_50   ; 5.310 ; 5.310 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[33]  ; CLOCK_50   ; 5.218 ; 5.218 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[34]  ; CLOCK_50   ; 5.472 ; 5.472 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[35]  ; CLOCK_50   ; 5.403 ; 5.403 ; Rise       ; CLOCK_50                                                ;
; KEY[*]       ; CLOCK_50   ; 6.079 ; 6.079 ; Rise       ; CLOCK_50                                                ;
;  KEY[0]      ; CLOCK_50   ; 6.079 ; 6.079 ; Rise       ; CLOCK_50                                                ;
; GPIO_1[*]    ; CLOCK_50   ; 6.141 ; 6.141 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]   ; CLOCK_50   ; 6.141 ; 6.141 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]   ; CLOCK_50   ; 5.950 ; 5.950 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]   ; CLOCK_50   ; 5.951 ; 5.951 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]   ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]   ; CLOCK_50   ; 5.948 ; 5.948 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]   ; CLOCK_50   ; 6.025 ; 6.025 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]  ; CLOCK_50   ; 5.913 ; 5.913 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]  ; CLOCK_50   ; 6.019 ; 6.019 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]  ; CLOCK_50   ; 5.844 ; 5.844 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]  ; CLOCK_50   ; 5.803 ; 5.803 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]  ; CLOCK_50   ; 5.953 ; 5.953 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]  ; CLOCK_50   ; 5.648 ; 5.648 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; 5.838 ; 5.838 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; 6.009 ; 6.009 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; 6.009 ; 6.009 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]  ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]  ; CLOCK_50   ; 5.823 ; 5.823 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]  ; CLOCK_50   ; 5.853 ; 5.853 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]  ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]  ; CLOCK_50   ; 6.004 ; 6.004 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]  ; CLOCK_50   ; 5.865 ; 5.865 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]  ; CLOCK_50   ; 5.907 ; 5.907 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_RDY_IN    ; CLOCK_50   ; 6.768 ; 6.768 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.676 ; 6.676 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.676 ; 6.676 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.255 ; 6.255 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.549 ; 6.549 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.606 ; 6.606 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.182 ; 6.182 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.488 ; 6.488 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.234 ; 6.234 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.442 ; 6.442 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.294 ; 6.294 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.545 ; 6.545 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.992 ; 5.992 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.221 ; 6.221 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.254 ; 6.254 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.455 ; 6.455 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.236 ; 6.236 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.285 ; 6.285 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+
; KEY[*]       ; CLOCK_27   ; -2.351 ; -2.351 ; Rise       ; CLOCK_27                                                ;
;  KEY[1]      ; CLOCK_27   ; -2.351 ; -2.351 ; Rise       ; CLOCK_27                                                ;
; TD_DATA[*]   ; CLOCK_27   ; -2.075 ; -2.075 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[0]  ; CLOCK_27   ; -2.077 ; -2.077 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[1]  ; CLOCK_27   ; -2.183 ; -2.183 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[2]  ; CLOCK_27   ; -2.244 ; -2.244 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[3]  ; CLOCK_27   ; -2.093 ; -2.093 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[4]  ; CLOCK_27   ; -2.078 ; -2.078 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[5]  ; CLOCK_27   ; -2.075 ; -2.075 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[6]  ; CLOCK_27   ; -2.168 ; -2.168 ; Rise       ; CLOCK_27                                                ;
;  TD_DATA[7]  ; CLOCK_27   ; -2.094 ; -2.094 ; Rise       ; CLOCK_27                                                ;
; COMM_ACK     ; CLOCK_50   ; -1.953 ; -1.953 ; Rise       ; CLOCK_50                                                ;
; GPIO_0[*]    ; CLOCK_50   ; -2.029 ; -2.029 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[28]  ; CLOCK_50   ; -2.131 ; -2.131 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[29]  ; CLOCK_50   ; -2.029 ; -2.029 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[30]  ; CLOCK_50   ; -2.104 ; -2.104 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[31]  ; CLOCK_50   ; -2.142 ; -2.142 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[32]  ; CLOCK_50   ; -2.201 ; -2.201 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[33]  ; CLOCK_50   ; -2.148 ; -2.148 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[34]  ; CLOCK_50   ; -2.184 ; -2.184 ; Rise       ; CLOCK_50                                                ;
;  GPIO_0[35]  ; CLOCK_50   ; -2.142 ; -2.142 ; Rise       ; CLOCK_50                                                ;
; KEY[*]       ; CLOCK_50   ; -2.430 ; -2.430 ; Rise       ; CLOCK_50                                                ;
;  KEY[0]      ; CLOCK_50   ; -2.430 ; -2.430 ; Rise       ; CLOCK_50                                                ;
; GPIO_1[*]    ; CLOCK_50   ; -3.252 ; -3.252 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]   ; CLOCK_50   ; -3.520 ; -3.520 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]   ; CLOCK_50   ; -3.444 ; -3.444 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]   ; CLOCK_50   ; -3.447 ; -3.447 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]   ; CLOCK_50   ; -3.479 ; -3.479 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]   ; CLOCK_50   ; -3.433 ; -3.433 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]   ; CLOCK_50   ; -3.487 ; -3.487 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]  ; CLOCK_50   ; -3.413 ; -3.413 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]  ; CLOCK_50   ; -3.472 ; -3.472 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]  ; CLOCK_50   ; -3.377 ; -3.377 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]  ; CLOCK_50   ; -3.349 ; -3.349 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]  ; CLOCK_50   ; -3.415 ; -3.415 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]  ; CLOCK_50   ; -3.252 ; -3.252 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[16]  ; CLOCK_50   ; -3.356 ; -3.356 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]  ; CLOCK_50   ; -3.465 ; -3.465 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[18]  ; CLOCK_50   ; -3.471 ; -3.471 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]  ; CLOCK_50   ; -3.401 ; -3.401 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]  ; CLOCK_50   ; -3.345 ; -3.345 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]  ; CLOCK_50   ; -3.361 ; -3.361 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]  ; CLOCK_50   ; -3.520 ; -3.520 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]  ; CLOCK_50   ; -3.464 ; -3.464 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]  ; CLOCK_50   ; -3.381 ; -3.381 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]  ; CLOCK_50   ; -3.410 ; -3.410 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_RDY_IN    ; CLOCK_50   ; -3.623 ; -3.623 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.464 ; -3.464 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.851 ; -3.851 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.586 ; -3.586 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.796 ; -3.796 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.522 ; -3.522 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.704 ; -3.704 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.567 ; -3.567 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.658 ; -3.658 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.603 ; -3.603 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.756 ; -3.756 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.464 ; -3.464 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.581 ; -3.581 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.682 ; -3.682 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.560 ; -3.560 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.587 ; -3.587 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; COMM_DATA[*]   ; CLOCK_50   ; 8.174  ; 8.174  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[2]  ; CLOCK_50   ; 7.757  ; 7.757  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[3]  ; CLOCK_50   ; 7.773  ; 7.773  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[4]  ; CLOCK_50   ; 7.484  ; 7.484  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[5]  ; CLOCK_50   ; 8.174  ; 8.174  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[6]  ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[7]  ; CLOCK_50   ; 7.394  ; 7.394  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[8]  ; CLOCK_50   ; 7.450  ; 7.450  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[9]  ; CLOCK_50   ; 7.424  ; 7.424  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[10] ; CLOCK_50   ; 7.150  ; 7.150  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[11] ; CLOCK_50   ; 7.144  ; 7.144  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[12] ; CLOCK_50   ; 7.160  ; 7.160  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[13] ; CLOCK_50   ; 7.108  ; 7.108  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[14] ; CLOCK_50   ; 7.163  ; 7.163  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[15] ; CLOCK_50   ; 7.543  ; 7.543  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[16] ; CLOCK_50   ; 7.324  ; 7.324  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[17] ; CLOCK_50   ; 7.099  ; 7.099  ; Rise       ; CLOCK_50                                                ;
; COMM_RDY       ; CLOCK_50   ; 7.119  ; 7.119  ; Rise       ; CLOCK_50                                                ;
; LEDG[*]        ; CLOCK_50   ; 7.881  ; 7.881  ; Rise       ; CLOCK_50                                                ;
;  LEDG[0]       ; CLOCK_50   ; 7.854  ; 7.854  ; Rise       ; CLOCK_50                                                ;
;  LEDG[1]       ; CLOCK_50   ; 7.881  ; 7.881  ; Rise       ; CLOCK_50                                                ;
;  LEDG[2]       ; CLOCK_50   ; 7.728  ; 7.728  ; Rise       ; CLOCK_50                                                ;
; PWM_PAN        ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; CLOCK_50                                                ;
; PWM_TILT       ; CLOCK_50   ; 8.894  ; 8.894  ; Rise       ; CLOCK_50                                                ;
; LEDR[*]        ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 5.924  ; 5.924  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 6.020  ; 6.020  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_DONE_OUT    ; CLOCK_50   ; 4.905  ; 4.905  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; RESET_OUT      ; CLOCK_50   ; 7.182  ; 7.182  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.961  ; 7.961  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.799  ; 5.799  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.622  ; 6.622  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.788  ; 6.788  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.628  ; 5.628  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.961  ; 7.961  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.977  ; 5.977  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.759  ; 7.759  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.989  ; 5.989  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.454  ; 6.454  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.782  ; 6.782  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.704  ; 5.704  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.760  ; 6.760  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.205  ; 6.205  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.625  ; 5.625  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.891  ; 6.891  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.474  ; 6.474  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.169  ; 6.169  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 5.662  ; 5.662  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.503  ; 7.503  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.374  ; 7.374  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.351  ; 7.351  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.424  ; 6.424  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.808  ; 6.808  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.061  ; 6.061  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.503  ; 7.503  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.711  ; 5.711  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.449  ; 5.449  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.646  ; 6.646  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.454  ; 6.454  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.669  ; 5.669  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.696  ; 6.696  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.873  ; 6.873  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.882  ; 6.882  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.952  ; 5.952  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 6.344  ; 6.344  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 7.338  ; 7.338  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 6.422  ; 6.422  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.525  ; 6.525  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 24.371 ; 24.371 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 24.035 ; 24.035 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 24.036 ; 24.036 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 24.276 ; 24.276 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 24.272 ; 24.272 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 24.344 ; 24.344 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 24.371 ; 24.371 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 24.314 ; 24.314 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 24.339 ; 24.339 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 24.335 ; 24.335 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 24.338 ; 24.338 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 24.536 ; 24.536 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 22.938 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 24.822 ; 24.822 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.977 ; 23.977 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 24.279 ; 24.279 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 24.806 ; 24.806 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 24.188 ; 24.188 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 24.062 ; 24.062 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 24.822 ; 24.822 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 24.026 ; 24.026 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 24.577 ; 24.577 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 24.051 ; 24.051 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 24.048 ; 24.048 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 24.540 ; 24.540 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 25.007 ; 25.007 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 25.007 ; 25.007 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 24.495 ; 24.495 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 24.491 ; 24.491 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 24.747 ; 24.747 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 24.554 ; 24.554 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 24.511 ; 24.511 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 24.263 ; 24.263 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 24.274 ; 24.274 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 24.253 ; 24.253 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 24.254 ; 24.254 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 24.510 ; 24.510 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 22.938 ;        ; Fall       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+
; COMM_DATA[*]   ; CLOCK_50   ; 3.943  ; 3.943  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[2]  ; CLOCK_50   ; 4.282  ; 4.282  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[3]  ; CLOCK_50   ; 4.289  ; 4.289  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[4]  ; CLOCK_50   ; 4.154  ; 4.154  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[5]  ; CLOCK_50   ; 4.546  ; 4.546  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[6]  ; CLOCK_50   ; 4.099  ; 4.099  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[7]  ; CLOCK_50   ; 4.088  ; 4.088  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[8]  ; CLOCK_50   ; 4.129  ; 4.129  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[9]  ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[10] ; CLOCK_50   ; 3.985  ; 3.985  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[11] ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[12] ; CLOCK_50   ; 3.995  ; 3.995  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[13] ; CLOCK_50   ; 3.962  ; 3.962  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[14] ; CLOCK_50   ; 4.012  ; 4.012  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[15] ; CLOCK_50   ; 4.139  ; 4.139  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[16] ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; CLOCK_50                                                ;
;  COMM_DATA[17] ; CLOCK_50   ; 3.943  ; 3.943  ; Rise       ; CLOCK_50                                                ;
; COMM_RDY       ; CLOCK_50   ; 3.961  ; 3.961  ; Rise       ; CLOCK_50                                                ;
; LEDG[*]        ; CLOCK_50   ; 4.303  ; 4.303  ; Rise       ; CLOCK_50                                                ;
;  LEDG[0]       ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                                ;
;  LEDG[1]       ; CLOCK_50   ; 4.386  ; 4.386  ; Rise       ; CLOCK_50                                                ;
;  LEDG[2]       ; CLOCK_50   ; 4.303  ; 4.303  ; Rise       ; CLOCK_50                                                ;
; PWM_PAN        ; CLOCK_50   ; 4.631  ; 4.631  ; Rise       ; CLOCK_50                                                ;
; PWM_TILT       ; CLOCK_50   ; 4.768  ; 4.768  ; Rise       ; CLOCK_50                                                ;
; LEDR[*]        ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 2.998  ; 2.998  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.037  ; 3.037  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PX_DONE_OUT    ; CLOCK_50   ; 2.419  ; 2.419  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; RESET_OUT      ; CLOCK_50   ; 3.516  ; 3.516  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.026  ; 3.026  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.063  ; 4.063  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.085  ; 3.085  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.825  ; 3.825  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.078  ; 3.078  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.281  ; 3.281  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.962  ; 2.962  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.407  ; 3.407  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.179  ; 3.179  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.519  ; 3.519  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.276  ; 3.276  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.154  ; 3.154  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.628  ; 3.628  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.715  ; 3.715  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.234  ; 3.234  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.348  ; 3.348  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.112  ; 3.112  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.794  ; 3.794  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.337  ; 3.337  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.258  ; 3.258  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.405  ; 3.405  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.398  ; 3.398  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.394  ; 3.394  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.059  ; 3.059  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.159  ; 3.159  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.741  ; 3.741  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.206  ; 3.206  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 22.074 ; 22.074 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 22.179 ; 22.179 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 22.174 ; 22.174 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 22.245 ; 22.245 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 22.247 ; 22.247 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 22.215 ; 22.215 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 22.221 ; 22.221 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 22.214 ; 22.214 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 22.213 ; 22.213 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 22.312 ; 22.312 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.474 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 22.041 ; 22.041 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 22.041 ; 22.041 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 22.192 ; 22.192 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 22.430 ; 22.430 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 22.130 ; 22.130 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 22.093 ; 22.093 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 22.444 ; 22.444 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 22.056 ; 22.056 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 22.324 ; 22.324 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 22.086 ; 22.086 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 22.085 ; 22.085 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 22.319 ; 22.319 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 22.163 ; 22.163 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 22.517 ; 22.517 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 22.279 ; 22.279 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 22.276 ; 22.276 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 22.393 ; 22.393 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 22.325 ; 22.325 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 22.297 ; 22.297 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 22.173 ; 22.173 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 22.183 ; 22.183 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 22.163 ; 22.163 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 22.164 ; 22.164 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 22.296 ; 22.296 ; Rise       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.474 ;        ; Fall       ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_27                                                ; CLOCK_27                                                ; 1681         ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_27                                                ; 8            ; 0        ; 0        ; 0        ;
; CLOCK_50                                                ; CLOCK_50                                                ; > 2147483647 ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50                                                ; 36           ; 0        ; 0        ; 0        ;
; CLOCK_27                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 8            ; 0        ; 0        ; 0        ;
; CLOCK_50                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 49           ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 36406        ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 8            ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 8            ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_27                                                ; CLOCK_27                                                ; 1681         ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_27                                                ; 8            ; 0        ; 0        ; 0        ;
; CLOCK_50                                                ; CLOCK_50                                                ; > 2147483647 ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; CLOCK_50                                                ; 36           ; 0        ; 0        ; 0        ;
; CLOCK_27                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 8            ; 0        ; 0        ; 0        ;
; CLOCK_50                                                ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 49           ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 36406        ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 8            ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 8            ; 0        ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 41       ; 12       ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] ; 41       ; 12       ; 0        ; 0        ;
; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 58    ; 58   ;
; Unconstrained Input Port Paths  ; 279   ; 279  ;
; Unconstrained Output Ports      ; 99    ; 99   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 08 21:19:41 2015
Info: Command: quartus_sta HostBoard -c host_board
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "top_servo_pwm" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_servo_pwm -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_servo_pwm -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_h2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a* 
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {threedlizer|clocks|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]} {threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {threedlizer|clocks|DE_Clock_Generator_System|pll|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]} {threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_27 CLOCK_27
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -19.951
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -19.951       -39.428 CLOCK_50 
    Info (332119):    -2.816      -240.512 CLOCK_27 
    Info (332119):    11.948         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    33.905         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599       -36.538 CLOCK_50 
    Info (332119):     0.391         0.000 CLOCK_27 
    Info (332119):     0.391         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.391         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 8.555
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.555         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.315         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 2.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.914         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    21.429         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -303.820 CLOCK_27 
    Info (332119):     7.873         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -74.076 CLOCK_27 
    Info (332119):     3.191         0.000 CLOCK_50 
    Info (332119):    16.380         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    36.684         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is -1.246
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.246       -35.704 CLOCK_50 
    Info (332119):     0.215         0.000 CLOCK_27 
    Info (332119):     0.215         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.215         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 9.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.216         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.106         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.476
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.476         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    20.759         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -303.820 CLOCK_27 
    Info (332119):     7.873         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 threedlizer|clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 447 megabytes
    Info: Processing ended: Wed Apr 08 21:19:44 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


