# ğŸ” 4-bit Up/Down Counter

A 4-bit up/down counter implemented in Verilog.  
This design includes enable and synchronous reset functionality, and has been tested using Icarus Verilog and GTKWave.

Verilog ã§å®Ÿè£…ã•ã‚ŒãŸ 4 ãƒ“ãƒƒãƒˆã®ã‚¢ãƒƒãƒ—ãƒ»ãƒ€ã‚¦ãƒ³ã‚«ã‚¦ãƒ³ã‚¿ã§ã™ã€‚
ã“ã®è¨­è¨ˆã«ã¯ enable ä¿¡å·ã¨åŒæœŸãƒªã‚»ãƒƒãƒˆæ©Ÿèƒ½ãŒå«ã¾ã‚Œã¦ãŠã‚Šã€Icarus Verilog ã¨ GTKWave ã‚’ç”¨ã„ã¦å‹•ä½œç¢ºèªæ¸ˆã¿ã§ã™ã€‚
---

## ğŸ“˜ Features

- 4-bit binary counter
- Up/Down mode selection via `updown` signal
- Enable control via `enable` signal
- Synchronous reset using `rst` input

---

## ğŸ“‚ File Overview

| File                  | Description |
|-----------------------|-------------|
| `updown_counter.v`    | The main module implementing the up/down counter logic. |
| `tb_updown_counter.v` | Testbench that generates the clock, applies control signals, and runs the simulation. |
| `counter.vcd`         | Waveform file generated by simulation (used with GTKWave). |
| `screenshot.png`      | Screenshot of the waveform output. |

---

## ğŸ’» How to Simulate

To simulate this design using Icarus Verilog and view the waveform in GTKWave:

```bash
iverilog -o sim.out tb_updown_counter.v updown_counter.v
vvp sim.out
gtkwave counter.vcd

