

================================================================
== Vitis HLS Report for 'write_attn_matmul_v'
================================================================
* Date:           Wed Jul 31 17:01:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3107|     3107|  31.070 us|  31.070 us|  3107|  3107|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                 |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                     Instance                                    |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66  |write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim  |     3099|     3099|  30.990 us|  30.990 us|  3099|  3099|       no|
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 10 [1/1] (1.86ns)   --->   "%attn_matmul_v_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %attn_matmul_v"   --->   Operation 10 'read' 'attn_matmul_v_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %attn_matmul_v_read, i32 5, i32 63" [Deit_cpp/src/attention.cpp:403]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln403 = sext i59 %trunc_ln" [Deit_cpp/src/attention.cpp:403]   --->   Operation 12 'sext' 'sext_ln403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln403" [Deit_cpp/src/attention.cpp:403]   --->   Operation 13 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout1_addr, i32 3096" [Deit_cpp/src/attention.cpp:403]   --->   Operation 14 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty_179 = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln403 = call void @write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim, i256 %inout1, i59 %trunc_ln, i256 %attn_matmul_v_stream" [Deit_cpp/src/attention.cpp:403]   --->   Operation 16 'call' 'call_ln403' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln403 = call void @write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim, i256 %inout1, i59 %trunc_ln, i256 %attn_matmul_v_stream" [Deit_cpp/src/attention.cpp:403]   --->   Operation 17 'call' 'call_ln403' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 18 [5/5] (7.30ns)   --->   "%empty_180 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:412]   --->   Operation 18 'writeresp' 'empty_180' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 19 [4/5] (7.30ns)   --->   "%empty_180 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:412]   --->   Operation 19 'writeresp' 'empty_180' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 20 [3/5] (7.30ns)   --->   "%empty_180 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:412]   --->   Operation 20 'writeresp' 'empty_180' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 21 [2/5] (7.30ns)   --->   "%empty_180 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:412]   --->   Operation 21 'writeresp' 'empty_180' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_matmul_v, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_matmul_v_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/5] (7.30ns)   --->   "%empty_180 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:412]   --->   Operation 25 'writeresp' 'empty_180' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln412 = ret" [Deit_cpp/src/attention.cpp:412]   --->   Operation 26 'ret' 'ret_ln412' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ attn_matmul_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ attn_matmul_v_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
attn_matmul_v_read (read         ) [ 0000000000]
trunc_ln           (partselect   ) [ 0011100000]
sext_ln403         (sext         ) [ 0000000000]
inout1_addr        (getelementptr) [ 0001111111]
empty              (writereq     ) [ 0000000000]
empty_179          (wait         ) [ 0000000000]
call_ln403         (call         ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
empty_180          (writeresp    ) [ 0000000000]
ret_ln412          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="attn_matmul_v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_matmul_v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="attn_matmul_v_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_matmul_v_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="attn_matmul_v_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_matmul_v_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_writeresp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="256" slack="0"/>
<pin id="61" dir="0" index="2" bw="13" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_180/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="0"/>
<pin id="69" dir="0" index="2" bw="59" slack="2"/>
<pin id="70" dir="0" index="3" bw="256" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln403/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="trunc_ln_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="59" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="0" index="3" bw="7" slack="0"/>
<pin id="80" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln403_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="59" slack="1"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln403/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="inout1_addr_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="0" index="1" bw="59" slack="0"/>
<pin id="91" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout1_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="trunc_ln_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="59" slack="1"/>
<pin id="97" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="101" class="1005" name="inout1_addr_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="256" slack="3"/>
<pin id="103" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="inout1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="52" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="85" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="88" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="98"><net_src comp="75" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="104"><net_src comp="88" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout1 | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: write_attn_matmul_v : attn_matmul_v | {1 }
	Port: write_attn_matmul_v : attn_matmul_v_stream | {3 4 }
  - Chain level:
	State 1
	State 2
		inout1_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|
| Operation|                                 Functional Unit                                 |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   call   | grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66 |   589   |    31   |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   read   |                          attn_matmul_v_read_read_fu_52                          |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|
| writeresp|                               grp_writeresp_fu_58                               |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|
|partselect|                                  trunc_ln_fu_75                                 |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   sext   |                                 sext_ln403_fu_85                                |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                 |   589   |    31   |
|----------|---------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|inout1_addr_reg_101|   256  |
|  trunc_ln_reg_95  |   59   |
+-------------------+--------+
|       Total       |   315  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_58 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_58 |  p1  |   2  |  256 |   512  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   514  ||  0.854  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   589  |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   315  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   904  |   40   |
+-----------+--------+--------+--------+
