

================================================================
== Vivado HLS Report for 'Conv2d_2'
================================================================
* Date:           Thu May 11 11:34:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1051|  1051|  1051|  1051|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  1050|  1050|       350|          -|          -|     3|    no    |
        | + Loop 1.1           |   348|   348|       116|          -|          -|     3|    no    |
        |  ++ Loop 1.1.1       |   114|   114|        38|          -|          -|     3|    no    |
        |   +++ Conv2d_label0  |    36|    36|        12|          -|          -|     3|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv5 = phi i3 [ %add_ln28, %6 ], [ 3, %0 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 18 'phi' 'indvars_iv5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col = phi i2 [ %i, %6 ], [ 0, %0 ]"   --->   Operation 19 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%col_cast6 = zext i2 %col to i3" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 20 'zext' 'col_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col_cast5 = zext i2 %col to i5" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 21 'zext' 'col_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%col_cast = zext i2 %col to i4" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 22 'zext' 'col_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln28 = icmp eq i3 %indvars_iv5, -2" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 24 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.56ns)   --->   "%i = add i2 %col, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %7, label %.preheader1.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %col, i2 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i4 %shl_ln to i5" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 28 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%sub_ln30 = sub i5 %zext_ln30_5, %col_cast5" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 29 'sub' 'sub_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 30 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:35]   --->   Operation 31 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ %add_ln29, %5 ], [ 3, %.preheader1.preheader ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 32 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%row = phi i2 [ %j, %5 ], [ 0, %.preheader1.preheader ]"   --->   Operation 33 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i2 %row to i5" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 34 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i2 %row to i3" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 35 'zext' 'zext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i2 %row to i8" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 36 'zext' 'zext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 37 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln29 = icmp eq i3 %indvars_iv, -2" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 38 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.56ns)   --->   "%j = add i2 %row, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %6, label %2" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln30 = add i5 %sub_ln30, %zext_ln32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 41 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i5 %add_ln30 to i32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 42 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 43 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln30" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 44 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 45 'store' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %3" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 46 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln28 = add i3 %indvars_iv5, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 47 'add' 'add_ln28' <Predicate = (icmp_ln29)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 48 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.31>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_152 = phi float [ 0.000000e+00, %2 ], [ %empty_154, %4 ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 49 'phi' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%col_0 = phi i3 [ %col_cast6, %2 ], [ %col_5, %4 ]"   --->   Operation 50 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%col_0_cast2 = zext i3 %col_0 to i4" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 51 'zext' 'col_0_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 52 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.13ns)   --->   "%icmp_ln31 = icmp eq i3 %col_0, %indvars_iv5" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 53 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %5, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %col_0, i4 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 55 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i7 %shl_ln1 to i8" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 56 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln33_5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %col_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 57 'bitconcatenate' 'shl_ln33_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i4 %shl_ln33_5 to i8" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 58 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.87ns)   --->   "%sub_ln33_6 = sub i8 %zext_ln33_1, %zext_ln33_2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 59 'sub' 'sub_ln33_6' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.65ns)   --->   "%sub_ln33 = sub i4 %col_0_cast2, %col_cast" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 60 'sub' 'sub_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln33_6 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %sub_ln33, i4 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 61 'bitconcatenate' 'shl_ln33_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln33_7 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %sub_ln33, i2 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 62 'bitconcatenate' 'shl_ln33_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i6 %shl_ln33_7 to i8" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 63 'sext' 'sext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_7 = sub i8 %shl_ln33_6, %sext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 64 'sub' 'sub_ln33_7' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%sub_ln33_3 = sub i8 %sub_ln33_7, %zext_ln32_6" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 65 'sub' 'sub_ln33_3' <Predicate = (!icmp_ln31)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 66 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_4 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln29 = add i3 %indvars_iv, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 67 'add' 'add_ln29' <Predicate = (icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 68 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_154 = phi float [ %tmp_s, %hls_label_0 ], [ %empty_152, %.preheader.preheader ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 69 'phi' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %row_5, %hls_label_0 ], [ %zext_ln32_5, %.preheader.preheader ]"   --->   Operation 70 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%row_0_cast = zext i3 %row_0 to i8" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 71 'zext' 'row_0_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 72 'speclooptripcount' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln32 = icmp eq i3 %row_0, %indvars_iv" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 73 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %4, label %hls_label_0" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln33 = add i8 %sub_ln33_6, %row_0_cast" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 75 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i8 %add_ln33 to i32" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 76 'sext' 'sext_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33_2 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 77 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%max_poo_out_1_addr = getelementptr [196 x float]* @max_poo_out_1, i64 0, i64 %zext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 78 'getelementptr' 'max_poo_out_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%max_poo_out_1_load = load float* %max_poo_out_1_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 79 'load' 'max_poo_out_1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 80 [1/1] (1.91ns)   --->   "%add_ln33_2 = add i8 %row_0_cast, %sub_ln33_3" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 80 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i8 %add_ln33_2 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 81 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [144 x float]* %kernel, i64 0, i64 %sext_ln33_1" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 82 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 83 'load' 'kernel_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 84 [1/1] (1.65ns)   --->   "%row_5 = add i3 %row_0, 1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 84 'add' 'row_5' <Predicate = (!icmp_ln32)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.65ns)   --->   "%col_5 = add i3 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 85 'add' 'col_5' <Predicate = (icmp_ln32)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %3" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 86 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 87 [1/2] (3.25ns)   --->   "%max_poo_out_1_load = load float* %max_poo_out_1_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 87 'load' 'max_poo_out_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 88 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 89 [4/4] (5.70ns)   --->   "%tmp = fmul float %max_poo_out_1_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 89 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 90 [3/4] (5.70ns)   --->   "%tmp = fmul float %max_poo_out_1_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 90 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 91 [2/4] (5.70ns)   --->   "%tmp = fmul float %max_poo_out_1_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 91 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 92 [1/4] (5.70ns)   --->   "%tmp = fmul float %max_poo_out_1_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 92 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 93 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_154, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 93 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 94 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_154, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 94 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 95 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_154, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 95 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 96 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_154, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 96 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 97 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_154, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 97 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 98 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 99 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (2.32ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_3)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 101 'specregionend' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_poo_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln28            (br               ) [ 01111111111111111]
indvars_iv5        (phi              ) [ 00111111111111111]
col                (phi              ) [ 00100000000000000]
col_cast6          (zext             ) [ 00011111111111111]
col_cast5          (zext             ) [ 00000000000000000]
col_cast           (zext             ) [ 00011111111111111]
empty              (speclooptripcount) [ 00000000000000000]
icmp_ln28          (icmp             ) [ 00111111111111111]
i                  (add              ) [ 01111111111111111]
br_ln28            (br               ) [ 00000000000000000]
shl_ln             (bitconcatenate   ) [ 00000000000000000]
zext_ln30_5        (zext             ) [ 00000000000000000]
sub_ln30           (sub              ) [ 00011111111111111]
br_ln32            (br               ) [ 00111111111111111]
ret_ln35           (ret              ) [ 00000000000000000]
indvars_iv         (phi              ) [ 00011111111111111]
row                (phi              ) [ 00010000000000000]
zext_ln32          (zext             ) [ 00000000000000000]
zext_ln32_5        (zext             ) [ 00001111111111111]
zext_ln32_6        (zext             ) [ 00001111111111111]
empty_151          (speclooptripcount) [ 00000000000000000]
icmp_ln29          (icmp             ) [ 00111111111111111]
j                  (add              ) [ 00111111111111111]
br_ln29            (br               ) [ 00000000000000000]
add_ln30           (add              ) [ 00000000000000000]
sext_ln30          (sext             ) [ 00000000000000000]
zext_ln30          (zext             ) [ 00000000000000000]
out_matrix_addr    (getelementptr    ) [ 00001111111111111]
store_ln30         (store            ) [ 00000000000000000]
br_ln31            (br               ) [ 00111111111111111]
add_ln28           (add              ) [ 01111111111111111]
br_ln28            (br               ) [ 01111111111111111]
empty_152          (phi              ) [ 00001111111111111]
col_0              (phi              ) [ 00001111111111111]
col_0_cast2        (zext             ) [ 00000000000000000]
empty_153          (speclooptripcount) [ 00000000000000000]
icmp_ln31          (icmp             ) [ 00111111111111111]
br_ln31            (br               ) [ 00000000000000000]
shl_ln1            (bitconcatenate   ) [ 00000000000000000]
zext_ln33_1        (zext             ) [ 00000000000000000]
shl_ln33_5         (bitconcatenate   ) [ 00000000000000000]
zext_ln33_2        (zext             ) [ 00000000000000000]
sub_ln33_6         (sub              ) [ 00000111111111111]
sub_ln33           (sub              ) [ 00000000000000000]
shl_ln33_6         (bitconcatenate   ) [ 00000000000000000]
shl_ln33_7         (bitconcatenate   ) [ 00000000000000000]
sext_ln33          (sext             ) [ 00000000000000000]
sub_ln33_7         (sub              ) [ 00000000000000000]
sub_ln33_3         (sub              ) [ 00000111111111111]
br_ln32            (br               ) [ 00111111111111111]
add_ln29           (add              ) [ 00111111111111111]
br_ln29            (br               ) [ 00111111111111111]
empty_154          (phi              ) [ 00111111111111110]
row_0              (phi              ) [ 00000100000000000]
row_0_cast         (zext             ) [ 00000000000000000]
empty_155          (speclooptripcount) [ 00000000000000000]
icmp_ln32          (icmp             ) [ 00111111111111111]
br_ln32            (br               ) [ 00000000000000000]
add_ln33           (add              ) [ 00000000000000000]
sext_ln33_2        (sext             ) [ 00000000000000000]
zext_ln33          (zext             ) [ 00000000000000000]
max_poo_out_1_addr (getelementptr    ) [ 00000010000000000]
add_ln33_2         (add              ) [ 00000000000000000]
sext_ln33_1        (sext             ) [ 00000000000000000]
kernel_addr        (getelementptr    ) [ 00000010000000000]
row_5              (add              ) [ 00111111111111111]
col_5              (add              ) [ 00111111111111111]
br_ln31            (br               ) [ 00111111111111111]
max_poo_out_1_load (load             ) [ 00000001111000000]
kernel_load        (load             ) [ 00000001111000000]
tmp                (fmul             ) [ 00000000000111110]
tmp_s              (fadd             ) [ 00111100000000001]
tmp_3              (specregionbegin  ) [ 00000000000000000]
specloopname_ln33  (specloopname     ) [ 00000000000000000]
store_ln33         (store            ) [ 00000000000000000]
empty_156          (specregionend    ) [ 00000000000000000]
br_ln32            (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_poo_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_poo_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="out_matrix_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 store_ln33/16 "/>
</bind>
</comp>

<comp id="62" class="1004" name="max_poo_out_1_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_poo_out_1_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_poo_out_1_load/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="kernel_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/5 "/>
</bind>
</comp>

<comp id="88" class="1005" name="indvars_iv5_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="1"/>
<pin id="90" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv5 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvars_iv5_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="3" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv5/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="col_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="1"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="col_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="indvars_iv_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvars_iv_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="3" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="row_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="1"/>
<pin id="125" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="row_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="empty_152_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_152 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_152_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_152/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="col_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="1"/>
<pin id="148" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="col_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="2"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="3" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="empty_154_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_154 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_154_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_154/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="row_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="170" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="row_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="2" slack="2"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="6"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="col_cast6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast6/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="col_cast5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast5/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="col_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln28_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="shl_ln_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln30_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_ln30_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln32_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln32_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln32_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_6/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln29_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="j_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln30_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln30_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln30_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln28_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="col_0_cast2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_0_cast2/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln31_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="2"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="shl_ln1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln33_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="shl_ln33_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_5/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln33_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sub_ln33_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_6/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln33_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="2"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln33_6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_6/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="shl_ln33_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_7/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln33_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln33_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_7/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln33_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="1"/>
<pin id="346" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_3/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln29_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="row_0_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_0_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln32_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="2"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln33_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln33_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_2/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln33_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln33_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln33_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="row_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_5/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="col_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="1"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_5/5 "/>
</bind>
</comp>

<comp id="400" class="1005" name="col_cast6_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="2"/>
<pin id="402" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="col_cast6 "/>
</bind>
</comp>

<comp id="405" class="1005" name="col_cast_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="2"/>
<pin id="407" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="col_cast "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="418" class="1005" name="sub_ln30_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="1"/>
<pin id="420" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln30 "/>
</bind>
</comp>

<comp id="423" class="1005" name="zext_ln32_5_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="2"/>
<pin id="425" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln32_5 "/>
</bind>
</comp>

<comp id="428" class="1005" name="zext_ln32_6_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32_6 "/>
</bind>
</comp>

<comp id="436" class="1005" name="j_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="441" class="1005" name="out_matrix_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="13"/>
<pin id="443" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="add_ln28_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="1"/>
<pin id="448" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="454" class="1005" name="sub_ln33_6_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_6 "/>
</bind>
</comp>

<comp id="459" class="1005" name="sub_ln33_3_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_3 "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln29_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="472" class="1005" name="max_poo_out_1_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_poo_out_1_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="kernel_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="row_5_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_5 "/>
</bind>
</comp>

<comp id="487" class="1005" name="col_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="1"/>
<pin id="489" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_5 "/>
</bind>
</comp>

<comp id="492" class="1005" name="max_poo_out_1_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_poo_out_1_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="kernel_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_s_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="61"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="155"><net_src comp="149" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="166"><net_src comp="134" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="181"><net_src comp="156" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="104" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="104" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="104" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="92" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="104" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="104" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="190" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="127" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="127" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="127" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="115" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="127" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="228" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="270"><net_src comp="88" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="149" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="149" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="88" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="149" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="149" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="290" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="272" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="312" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="8" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="317" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="111" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="171" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="171" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="111" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="354" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="382"><net_src comp="354" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="392"><net_src comp="171" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="146" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="24" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="186" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="408"><net_src comp="194" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="416"><net_src comp="204" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="421"><net_src comp="222" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="426"><net_src comp="232" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="431"><net_src comp="236" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="439"><net_src comp="246" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="444"><net_src comp="48" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="449"><net_src comp="266" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="457"><net_src comp="306" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="462"><net_src comp="343" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="467"><net_src comp="348" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="475"><net_src comp="62" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="480"><net_src comp="75" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="485"><net_src comp="388" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="490"><net_src comp="394" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="495"><net_src comp="69" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="500"><net_src comp="82" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="505"><net_src comp="182" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="510"><net_src comp="177" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="55" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_matrix | {3 16 }
 - Input state : 
	Port: Conv2d.2 : kernel | {5 6 }
	Port: Conv2d.2 : max_poo_out_1 | {5 6 }
  - Chain level:
	State 1
	State 2
		col_cast6 : 1
		col_cast5 : 1
		col_cast : 1
		icmp_ln28 : 1
		i : 1
		br_ln28 : 2
		shl_ln : 1
		zext_ln30_5 : 2
		sub_ln30 : 3
	State 3
		zext_ln32 : 1
		zext_ln32_5 : 1
		zext_ln32_6 : 1
		icmp_ln29 : 1
		j : 1
		br_ln29 : 2
		add_ln30 : 2
		sext_ln30 : 3
		zext_ln30 : 4
		out_matrix_addr : 5
		store_ln30 : 6
	State 4
		col_0_cast2 : 1
		icmp_ln31 : 1
		br_ln31 : 2
		shl_ln1 : 1
		zext_ln33_1 : 2
		shl_ln33_5 : 1
		zext_ln33_2 : 2
		sub_ln33_6 : 3
		sub_ln33 : 2
		shl_ln33_6 : 3
		shl_ln33_7 : 3
		sext_ln33 : 4
		sub_ln33_7 : 5
		sub_ln33_3 : 6
	State 5
		row_0_cast : 1
		icmp_ln32 : 1
		br_ln32 : 2
		add_ln33 : 2
		sext_ln33_2 : 3
		zext_ln33 : 4
		max_poo_out_1_addr : 5
		max_poo_out_1_load : 6
		add_ln33_2 : 2
		sext_ln33_1 : 3
		kernel_addr : 4
		kernel_load : 5
		row_5 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_156 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_177     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_182     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_204      |    0    |    0    |    10   |
|          |      j_fu_246      |    0    |    0    |    10   |
|          |   add_ln30_fu_252  |    0    |    0    |    15   |
|          |   add_ln28_fu_266  |    0    |    0    |    12   |
|    add   |   add_ln29_fu_348  |    0    |    0    |    12   |
|          |   add_ln33_fu_364  |    0    |    0    |    15   |
|          |  add_ln33_2_fu_378 |    0    |    0    |    15   |
|          |    row_5_fu_388    |    0    |    0    |    12   |
|          |    col_5_fu_394    |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln30_fu_222  |    0    |    0    |    13   |
|          |  sub_ln33_6_fu_306 |    0    |    0    |    15   |
|    sub   |   sub_ln33_fu_312  |    0    |    0    |    12   |
|          |  sub_ln33_7_fu_337 |    0    |    0    |    8    |
|          |  sub_ln33_3_fu_343 |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln28_fu_198  |    0    |    0    |    9    |
|   icmp   |  icmp_ln29_fu_240  |    0    |    0    |    9    |
|          |  icmp_ln31_fu_276  |    0    |    0    |    9    |
|          |  icmp_ln32_fu_358  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |  col_cast6_fu_186  |    0    |    0    |    0    |
|          |  col_cast5_fu_190  |    0    |    0    |    0    |
|          |   col_cast_fu_194  |    0    |    0    |    0    |
|          | zext_ln30_5_fu_218 |    0    |    0    |    0    |
|          |  zext_ln32_fu_228  |    0    |    0    |    0    |
|          | zext_ln32_5_fu_232 |    0    |    0    |    0    |
|   zext   | zext_ln32_6_fu_236 |    0    |    0    |    0    |
|          |  zext_ln30_fu_261  |    0    |    0    |    0    |
|          | col_0_cast2_fu_272 |    0    |    0    |    0    |
|          | zext_ln33_1_fu_290 |    0    |    0    |    0    |
|          | zext_ln33_2_fu_302 |    0    |    0    |    0    |
|          |  row_0_cast_fu_354 |    0    |    0    |    0    |
|          |  zext_ln33_fu_373  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    shl_ln_fu_210   |    0    |    0    |    0    |
|          |   shl_ln1_fu_282   |    0    |    0    |    0    |
|bitconcatenate|  shl_ln33_5_fu_294 |    0    |    0    |    0    |
|          |  shl_ln33_6_fu_317 |    0    |    0    |    0    |
|          |  shl_ln33_7_fu_325 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln30_fu_257  |    0    |    0    |    0    |
|   sext   |  sext_ln33_fu_333  |    0    |    0    |    0    |
|          | sext_ln33_2_fu_369 |    0    |    0    |    0    |
|          | sext_ln33_1_fu_383 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   916   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln28_reg_446     |    3   |
|     add_ln29_reg_464     |    3   |
|       col_0_reg_146      |    3   |
|       col_5_reg_487      |    3   |
|     col_cast6_reg_400    |    3   |
|     col_cast_reg_405     |    4   |
|        col_reg_100       |    2   |
|     empty_152_reg_134    |   32   |
|     empty_154_reg_156    |   32   |
|         i_reg_413        |    2   |
|    indvars_iv5_reg_88    |    3   |
|    indvars_iv_reg_111    |    3   |
|         j_reg_436        |    2   |
|    kernel_addr_reg_477   |    8   |
|    kernel_load_reg_497   |   32   |
|max_poo_out_1_addr_reg_472|    8   |
|max_poo_out_1_load_reg_492|   32   |
|  out_matrix_addr_reg_441 |    4   |
|       row_0_reg_168      |    3   |
|       row_5_reg_482      |    3   |
|        row_reg_123       |    2   |
|     sub_ln30_reg_418     |    5   |
|    sub_ln33_3_reg_459    |    8   |
|    sub_ln33_6_reg_454    |    8   |
|        tmp_reg_502       |   32   |
|       tmp_s_reg_507      |   32   |
|    zext_ln32_5_reg_423   |    3   |
|    zext_ln32_6_reg_428   |    8   |
+--------------------------+--------+
|           Total          |   283  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55  |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_55  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_69  |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_82  |  p0  |   2  |   8  |   16   ||    9    |
| indvars_iv5_reg_88 |  p0  |   2  |   3  |    6   ||    9    |
| indvars_iv_reg_111 |  p0  |   2  |   3  |    6   ||    9    |
|  empty_152_reg_134 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   180  ||  12.383 ||    63   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   916  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   283  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   631  |   979  |
+-----------+--------+--------+--------+--------+
