// Seed: 3857445824
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    output wire id_6
);
  logic id_8;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    input wire id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    output supply0 id_9
);
  logic [-1 : -1] id_11;
  logic id_12, id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_7,
      id_9,
      id_9,
      id_3
  );
endmodule
