<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="e" filename="../../src/ALU.v" language="1800-2017"/>
    <file id="d" filename="../../src/Adder.v" language="1800-2017"/>
    <file id="f" filename="../../src/And_Gate.v" language="1800-2017"/>
    <file id="g" filename="../../src/Control_Unit.v" language="1800-2017"/>
    <file id="h" filename="../../src/Equal_Comparator.v" language="1800-2017"/>
    <file id="i" filename="../../src/Hazard_Unit.v" language="1800-2017"/>
    <file id="j" filename="../../src/Left_Shift.v" language="1800-2017"/>
    <file id="k" filename="../../src/MUX_2INPUT.v" language="1800-2017"/>
    <file id="l" filename="../../src/MUX_4INPUT.v" language="1800-2017"/>
    <file id="p" filename="../../src/Or_Gate.v" language="1800-2017"/>
    <file id="m" filename="../../src/Program_Counter.v" language="1800-2017"/>
    <file id="n" filename="../../src/Register_File.v" language="1800-2017"/>
    <file id="o" filename="../../src/Sign_Extension.v" language="1800-2017"/>
    <file id="c" filename="../../src/mips_cpu.v" language="1800-2017"/>
    <file id="q" filename="../../src/pipeline_registers/Decode_Execute_Register.v" language="1800-2017"/>
    <file id="r" filename="../../src/pipeline_registers/Execute_Memory_Register.v" language="1800-2017"/>
    <file id="s" filename="../../src/pipeline_registers/Fetch_Decode_Register.v" language="1800-2017"/>
    <file id="t" filename="../../src/pipeline_registers/Memory_Writeback_Register.v" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="../../src/mips_cpu.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c5" loc="c,5,8,5,16" name="TOP" submodname="TOP" hier="TOP"/>
  </cells>
  <netlist>
    <module fl="c5" loc="c,5,8,5,16" name="TOP" origName="TOP" topModule="1" public="true">
      <var fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1" dir="input" vartype="logic" origName="clk" public="true"/>
      <var fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1" dir="input" vartype="logic" origName="reset" public="true"/>
      <var fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1" dir="output" vartype="logic" origName="active" public="true"/>
      <var fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2" dir="output" vartype="logic" origName="register_v0" public="true"/>
      <var fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1" dir="input" vartype="logic" origName="clk_enable" public="true"/>
      <var fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2" dir="output" vartype="logic" origName="instr_address" public="true"/>
      <var fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2" dir="input" vartype="logic" origName="instr_readdata" public="true"/>
      <var fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2" dir="output" vartype="logic" origName="data_address" public="true"/>
      <var fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1" dir="output" vartype="logic" origName="data_write" public="true"/>
      <var fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1" dir="output" vartype="logic" origName="data_read" public="true"/>
      <var fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2" dir="output" vartype="logic" origName="data_writedata" public="true"/>
      <var fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2" dir="input" vartype="logic" origName="data_readdata" public="true"/>
      <var fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="1" vartype="logic" origName="internal_clk"/>
      <var fl="c29" loc="c,29,8,29,20" name="mips_cpu.HI_LO_output" dtype_id="1" vartype="logic" origName="HI_LO_output"/>
      <var fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2" vartype="logic" origName="program_counter_fetch"/>
      <var fl="c37" loc="c,37,15,37,40" name="mips_cpu.program_counter_mux_1_out" dtype_id="2" vartype="logic" origName="program_counter_mux_1_out"/>
      <var fl="c40" loc="c,40,14,40,43" name="mips_cpu.program_counter_source_decode" dtype_id="1" vartype="logic" origName="program_counter_source_decode"/>
      <var fl="c41" loc="c,41,14,41,35" name="mips_cpu.register_write_decode" dtype_id="1" vartype="logic" origName="register_write_decode"/>
      <var fl="c42" loc="c,42,14,42,39" name="mips_cpu.memory_to_register_decode" dtype_id="1" vartype="logic" origName="memory_to_register_decode"/>
      <var fl="c43" loc="c,43,14,43,33" name="mips_cpu.memory_write_decode" dtype_id="1" vartype="logic" origName="memory_write_decode"/>
      <var fl="c44" loc="c,44,14,44,30" name="mips_cpu.ALU_src_B_decode" dtype_id="1" vartype="logic" origName="ALU_src_B_decode"/>
      <var fl="c45" loc="c,45,14,45,41" name="mips_cpu.register_destination_decode" dtype_id="1" vartype="logic" origName="register_destination_decode"/>
      <var fl="c46" loc="c,46,14,46,27" name="mips_cpu.branch_decode" dtype_id="1" vartype="logic" origName="branch_decode"/>
      <var fl="c47" loc="c,47,14,47,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="1" vartype="logic" origName="hi_lo_register_write_decode"/>
      <var fl="c49" loc="c,49,14,49,33" name="mips_cpu.ALU_function_decode" dtype_id="3" vartype="logic" origName="ALU_function_decode"/>
      <var fl="c50" loc="c,50,10,50,49" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_decode"/>
      <var fl="c51" loc="c,51,9,51,38" name="mips_cpu.flush_decode_execute_register" dtype_id="1" vartype="logic" origName="flush_decode_execute_register"/>
      <var fl="c57" loc="c,57,18,57,36" name="mips_cpu.instruction_decode" dtype_id="2" vartype="logic" origName="instruction_decode"/>
      <var fl="c58" loc="c,58,18,58,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2" vartype="logic" origName="program_counter_plus_four_decode"/>
      <var fl="c72" loc="c,72,18,72,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2" vartype="logic" origName="register_file_output_A_decode"/>
      <var fl="c73" loc="c,73,18,73,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2" vartype="logic" origName="register_file_output_B_decode"/>
      <var fl="c76" loc="c,76,18,76,33" name="mips_cpu.sign_imm_decode" dtype_id="2" vartype="logic" origName="sign_imm_decode"/>
      <var fl="c79" loc="c,79,18,79,46" name="mips_cpu.register_destination_execute" dtype_id="1" vartype="logic" origName="register_destination_execute"/>
      <var fl="c80" loc="c,80,18,80,44" name="mips_cpu.memory_to_register_execute" dtype_id="1" vartype="logic" origName="memory_to_register_execute"/>
      <var fl="c81" loc="c,81,18,81,38" name="mips_cpu.memory_write_execute" dtype_id="1" vartype="logic" origName="memory_write_execute"/>
      <var fl="c82" loc="c,82,18,82,40" name="mips_cpu.write_register_execute" dtype_id="4" vartype="logic" origName="write_register_execute"/>
      <var fl="c83" loc="c,83,18,83,35" name="mips_cpu.ALU_src_B_execute" dtype_id="1" vartype="logic" origName="ALU_src_B_execute"/>
      <var fl="c84" loc="c,84,18,84,38" name="mips_cpu.ALU_function_execute" dtype_id="3" vartype="logic" origName="ALU_function_execute"/>
      <var fl="c85" loc="c,85,18,85,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="1" vartype="logic" origName="hi_lo_register_write_execute"/>
      <var fl="c86" loc="c,86,18,86,40" name="mips_cpu.register_write_execute" dtype_id="1" vartype="logic" origName="register_write_execute"/>
      <var fl="c87" loc="c,87,11,87,51" name="mips_cpu.program_counter_multiplexer_jump_execute" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_execute"/>
      <var fl="c90" loc="c,90,18,90,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2" vartype="logic" origName="register_file_output_A_execute"/>
      <var fl="c91" loc="c,91,18,91,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2" vartype="logic" origName="register_file_output_B_execute"/>
      <var fl="c92" loc="c,92,18,92,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2" vartype="logic" origName="source_A_ALU_execute"/>
      <var fl="c93" loc="c,93,18,93,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2" vartype="logic" origName="source_B_ALU_execute"/>
      <var fl="c94" loc="c,94,18,94,36" name="mips_cpu.write_data_execute" dtype_id="2" vartype="logic" origName="write_data_execute"/>
      <var fl="c95" loc="c,95,18,95,36" name="mips_cpu.ALU_output_execute" dtype_id="2" vartype="logic" origName="ALU_output_execute"/>
      <var fl="c96" loc="c,96,18,96,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2" vartype="logic" origName="ALU_HI_output_execute"/>
      <var fl="c97" loc="c,97,18,97,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2" vartype="logic" origName="ALU_LO_output_execute"/>
      <var fl="c98" loc="c,98,18,98,28" name="mips_cpu.Rs_execute" dtype_id="4" vartype="logic" origName="Rs_execute"/>
      <var fl="c99" loc="c,99,18,99,28" name="mips_cpu.Rt_execute" dtype_id="4" vartype="logic" origName="Rt_execute"/>
      <var fl="c100" loc="c,100,18,100,28" name="mips_cpu.Rd_execute" dtype_id="4" vartype="logic" origName="Rd_execute"/>
      <var fl="c101" loc="c,101,18,101,34" name="mips_cpu.sign_imm_execute" dtype_id="2" vartype="logic" origName="sign_imm_execute"/>
      <var fl="c104" loc="c,104,14,104,35" name="mips_cpu.register_write_memory" dtype_id="1" vartype="logic" origName="register_write_memory"/>
      <var fl="c105" loc="c,105,14,105,35" name="mips_cpu.write_register_memory" dtype_id="4" vartype="logic" origName="write_register_memory"/>
      <var fl="c106" loc="c,106,14,106,39" name="mips_cpu.memory_to_register_memory" dtype_id="1" vartype="logic" origName="memory_to_register_memory"/>
      <var fl="c107" loc="c,107,14,107,33" name="mips_cpu.memory_write_memory" dtype_id="1" vartype="logic" origName="memory_write_memory"/>
      <var fl="c108" loc="c,108,14,108,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="1" vartype="logic" origName="hi_lo_register_write_memory"/>
      <var fl="c109" loc="c,109,10,109,49" name="mips_cpu.program_counter_multiplexer_jump_memory" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_memory"/>
      <var fl="c112" loc="c,112,15,112,32" name="mips_cpu.ALU_output_memory" dtype_id="2" vartype="logic" origName="ALU_output_memory"/>
      <var fl="c113" loc="c,113,15,113,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2" vartype="logic" origName="ALU_HI_output_memory"/>
      <var fl="c114" loc="c,114,15,114,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2" vartype="logic" origName="ALU_LO_output_memory"/>
      <var fl="c116" loc="c,116,15,116,32" name="mips_cpu.write_data_memory" dtype_id="2" vartype="logic" origName="write_data_memory"/>
      <var fl="c119" loc="c,119,8,119,32" name="mips_cpu.register_write_writeback" dtype_id="1" vartype="logic" origName="register_write_writeback"/>
      <var fl="c120" loc="c,120,8,120,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="1" vartype="logic" origName="hi_lo_register_write_writeback"/>
      <var fl="c121" loc="c,121,8,121,36" name="mips_cpu.memory_to_register_writeback" dtype_id="1" vartype="logic" origName="memory_to_register_writeback"/>
      <var fl="c122" loc="c,122,8,122,50" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="1" vartype="logic" origName="program_counter_multiplexer_jump_writeback"/>
      <var fl="c125" loc="c,125,14,125,38" name="mips_cpu.write_register_writeback" dtype_id="4" vartype="logic" origName="write_register_writeback"/>
      <var fl="c126" loc="c,126,15,126,31" name="mips_cpu.result_writeback" dtype_id="2" vartype="logic" origName="result_writeback"/>
      <var fl="c127" loc="c,127,15,127,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2" vartype="logic" origName="ALU_HI_output_writeback"/>
      <var fl="c128" loc="c,128,15,128,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2" vartype="logic" origName="ALU_LO_output_writeback"/>
      <var fl="c129" loc="c,129,15,129,35" name="mips_cpu.ALU_output_writeback" dtype_id="2" vartype="logic" origName="ALU_output_writeback"/>
      <var fl="c130" loc="c,130,15,130,34" name="mips_cpu.read_data_writeback" dtype_id="2" vartype="logic" origName="read_data_writeback"/>
      <var fl="c133" loc="c,133,14,133,25" name="mips_cpu.stall_fetch" dtype_id="1" vartype="logic" origName="stall_fetch"/>
      <var fl="c134" loc="c,134,14,134,26" name="mips_cpu.stall_decode" dtype_id="1" vartype="logic" origName="stall_decode"/>
      <var fl="c137" loc="c,137,14,137,36" name="mips_cpu.flush_execute_register" dtype_id="1" vartype="logic" origName="flush_execute_register"/>
      <var fl="c138" loc="c,138,14,138,31" name="mips_cpu.forward_A_execute" dtype_id="5" vartype="logic" origName="forward_A_execute"/>
      <var fl="c139" loc="c,139,14,139,31" name="mips_cpu.forward_B_execute" dtype_id="5" vartype="logic" origName="forward_B_execute"/>
      <var fl="c140" loc="c,140,10,140,37" name="mips_cpu.flush_fetch_decode_register" dtype_id="1" vartype="logic" origName="flush_fetch_decode_register"/>
      <var fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6" vartype="" origName="registers"/>
      <var fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2" vartype="logic" origName="HI_reg"/>
      <var fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2" vartype="logic" origName="LO_reg"/>
      <var fl="g17" loc="g,17,14,17,16" name="mips_cpu.control_unit.op" dtype_id="3" vartype="logic" origName="op"/>
      <var fl="g19" loc="g,19,14,19,19" name="mips_cpu.control_unit.funct" dtype_id="3" vartype="logic" origName="funct"/>
      <var fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7" vartype="logic" origName="ALU_HI_LO_output"/>
      <var fl="i26" loc="i,26,8,26,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="1" vartype="logic" origName="lwstall"/>
      <var fl="i27" loc="i,27,8,27,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="1" vartype="logic" origName="branchstall"/>
      <topscope fl="c5" loc="c,5,8,5,16">
        <scope fl="c5" loc="c,5,8,5,16" name="TOP"/>
      </topscope>
      <var fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__mips_cpu__DOT__internal_clk"/>
      <var fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8" vartype="bit" origName="__Vm_traceActivity"/>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceInitThis">
        <ccall fl="c5" loc="c,5,8,5,16"/>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceFullThis">
        <ccall fl="c5" loc="c,5,8,5,16"/>
        <assign fl="c5" loc="c,5,8,5,16" dtype_id="8">
          <const fl="c5" loc="c,5,8,5,16" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis">
        <if fl="c27" loc="c,27,8,27,20">
          <and fl="c27" loc="c,27,8,27,20" dtype_id="9">
            <const fl="c27" loc="c,27,8,27,20" name="32&apos;h1" dtype_id="2"/>
            <or fl="c27" loc="c,27,8,27,20" dtype_id="9">
              <varref fl="c27" loc="c,27,8,27,20" name="__Vm_traceActivity" dtype_id="9"/>
              <shiftr fl="c27" loc="c,27,8,27,20" dtype_id="9">
                <varref fl="c27" loc="c,27,8,27,20" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c27" loc="c,27,8,27,20" name="32&apos;h1" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c41" loc="c,41,14,41,35">
          <and fl="c41" loc="c,41,14,41,35" dtype_id="9">
            <const fl="c41" loc="c,41,14,41,35" name="32&apos;h1" dtype_id="2"/>
            <or fl="c41" loc="c,41,14,41,35" dtype_id="9">
              <varref fl="c41" loc="c,41,14,41,35" name="__Vm_traceActivity" dtype_id="9"/>
              <shiftr fl="c41" loc="c,41,14,41,35" dtype_id="9">
                <varref fl="c41" loc="c,41,14,41,35" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c41" loc="c,41,14,41,35" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c33" loc="c,33,15,33,36">
          <and fl="c33" loc="c,33,15,33,36" dtype_id="9">
            <const fl="c33" loc="c,33,15,33,36" name="32&apos;h1" dtype_id="2"/>
            <or fl="c33" loc="c,33,15,33,36" dtype_id="9">
              <or fl="c33" loc="c,33,15,33,36" dtype_id="9">
                <varref fl="c33" loc="c,33,15,33,36" name="__Vm_traceActivity" dtype_id="9"/>
                <shiftr fl="c33" loc="c,33,15,33,36" dtype_id="9">
                  <varref fl="c33" loc="c,33,15,33,36" name="__Vm_traceActivity" dtype_id="8"/>
                  <const fl="c33" loc="c,33,15,33,36" name="32&apos;h2" dtype_id="2"/>
                </shiftr>
              </or>
              <shiftr fl="c33" loc="c,33,15,33,36" dtype_id="9">
                <varref fl="c33" loc="c,33,15,33,36" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c33" loc="c,33,15,33,36" name="32&apos;h4" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c40" loc="c,40,14,40,43">
          <and fl="c40" loc="c,40,14,40,43" dtype_id="9">
            <const fl="c40" loc="c,40,14,40,43" name="32&apos;h1" dtype_id="2"/>
            <or fl="c40" loc="c,40,14,40,43" dtype_id="9">
              <varref fl="c40" loc="c,40,14,40,43" name="__Vm_traceActivity" dtype_id="9"/>
              <shiftr fl="c40" loc="c,40,14,40,43" dtype_id="9">
                <varref fl="c40" loc="c,40,14,40,43" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="c40" loc="c,40,14,40,43" name="32&apos;h4" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="c34" loc="c,34,15,34,36">
          <and fl="c34" loc="c,34,15,34,36" dtype_id="2">
            <const fl="c34" loc="c,34,15,34,36" name="32&apos;h4" dtype_id="2"/>
            <varref fl="c34" loc="c,34,15,34,36" name="__Vm_traceActivity" dtype_id="8"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="n14" loc="n,14,15,14,34">
          <and fl="n14" loc="n,14,15,14,34" dtype_id="9">
            <const fl="n14" loc="n,14,15,14,34" name="32&apos;h1" dtype_id="2"/>
            <or fl="n14" loc="n,14,15,14,34" dtype_id="9">
              <shiftr fl="n14" loc="n,14,15,14,34" dtype_id="9">
                <varref fl="n14" loc="n,14,15,14,34" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="n14" loc="n,14,15,14,34" name="32&apos;h2" dtype_id="2"/>
              </shiftr>
              <shiftr fl="n14" loc="n,14,15,14,34" dtype_id="9">
                <varref fl="n14" loc="n,14,15,14,34" name="__Vm_traceActivity" dtype_id="8"/>
                <const fl="n14" loc="n,14,15,14,34" name="32&apos;h3" dtype_id="2"/>
              </shiftr>
            </or>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <if fl="n12" loc="n,12,15,12,24">
          <and fl="n12" loc="n,12,15,12,24" dtype_id="2">
            <const fl="n12" loc="n,12,15,12,24" name="32&apos;h8" dtype_id="2"/>
            <varref fl="n12" loc="n,12,15,12,24" name="__Vm_traceActivity" dtype_id="8"/>
          </and>
          <ccall fl="c5" loc="c,5,8,5,16"/>
        </if>
        <ccall fl="c5" loc="c,5,8,5,16"/>
        <assign fl="c5" loc="c,5,8,5,16" dtype_id="8">
          <const fl="c5" loc="c,5,8,5,16" name="32&apos;h0" dtype_id="2"/>
          <varref fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceInitThis__1">
        <tracedecl fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        <tracedecl fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        <tracedecl fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        <tracedecl fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1"/>
        <tracedecl fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1"/>
        <tracedecl fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        <tracedecl fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        <tracedecl fl="c6" loc="c,6,14,6,17" name="mips_cpu clk" dtype_id="1"/>
        <tracedecl fl="c8" loc="c,8,14,8,19" name="mips_cpu reset" dtype_id="1"/>
        <tracedecl fl="c9" loc="c,9,47,9,53" name="mips_cpu active" dtype_id="1"/>
        <tracedecl fl="c10" loc="c,10,22,10,33" name="mips_cpu register_v0" dtype_id="2"/>
        <tracedecl fl="c13" loc="c,13,14,13,24" name="mips_cpu clk_enable" dtype_id="1"/>
        <tracedecl fl="c16" loc="c,16,22,16,35" name="mips_cpu instr_address" dtype_id="2"/>
        <tracedecl fl="c17" loc="c,17,22,17,36" name="mips_cpu instr_readdata" dtype_id="2"/>
        <tracedecl fl="c20" loc="c,20,21,20,33" name="mips_cpu data_address" dtype_id="2"/>
        <tracedecl fl="c21" loc="c,21,15,21,25" name="mips_cpu data_write" dtype_id="1"/>
        <tracedecl fl="c22" loc="c,22,15,22,24" name="mips_cpu data_read" dtype_id="1"/>
        <tracedecl fl="c23" loc="c,23,21,23,35" name="mips_cpu data_writedata" dtype_id="2"/>
        <tracedecl fl="c24" loc="c,24,21,24,34" name="mips_cpu data_readdata" dtype_id="2"/>
        <tracedecl fl="c27" loc="c,27,8,27,20" name="mips_cpu internal_clk" dtype_id="1"/>
        <tracedecl fl="c29" loc="c,29,8,29,20" name="mips_cpu HI_LO_output" dtype_id="1"/>
        <tracedecl fl="c33" loc="c,33,15,33,36" name="mips_cpu program_counter_prime" dtype_id="2"/>
        <tracedecl fl="c34" loc="c,34,15,34,36" name="mips_cpu program_counter_fetch" dtype_id="2"/>
        <tracedecl fl="c35" loc="c,35,15,35,46" name="mips_cpu program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="c36" loc="c,36,15,36,32" name="mips_cpu instruction_fetch" dtype_id="2"/>
        <tracedecl fl="c37" loc="c,37,15,37,40" name="mips_cpu program_counter_mux_1_out" dtype_id="2"/>
        <tracedecl fl="c40" loc="c,40,14,40,43" name="mips_cpu program_counter_source_decode" dtype_id="1"/>
        <tracedecl fl="c41" loc="c,41,14,41,35" name="mips_cpu register_write_decode" dtype_id="1"/>
        <tracedecl fl="c42" loc="c,42,14,42,39" name="mips_cpu memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="c43" loc="c,43,14,43,33" name="mips_cpu memory_write_decode" dtype_id="1"/>
        <tracedecl fl="c44" loc="c,44,14,44,30" name="mips_cpu ALU_src_B_decode" dtype_id="1"/>
        <tracedecl fl="c45" loc="c,45,14,45,41" name="mips_cpu register_destination_decode" dtype_id="1"/>
        <tracedecl fl="c46" loc="c,46,14,46,27" name="mips_cpu branch_decode" dtype_id="1"/>
        <tracedecl fl="c47" loc="c,47,14,47,41" name="mips_cpu hi_lo_register_write_decode" dtype_id="1"/>
        <tracedecl fl="c48" loc="c,48,14,48,26" name="mips_cpu equal_decode" dtype_id="1"/>
        <tracedecl fl="c49" loc="c,49,14,49,33" name="mips_cpu ALU_function_decode" dtype_id="3"/>
        <tracedecl fl="c50" loc="c,50,10,50,49" name="mips_cpu program_counter_multiplexer_jump_decode" dtype_id="1"/>
        <tracedecl fl="c51" loc="c,51,9,51,38" name="mips_cpu flush_decode_execute_register" dtype_id="1"/>
        <tracedecl fl="c56" loc="c,56,18,56,47" name="mips_cpu program_counter_branch_decode" dtype_id="2"/>
        <tracedecl fl="c57" loc="c,57,18,57,36" name="mips_cpu instruction_decode" dtype_id="2"/>
        <tracedecl fl="c58" loc="c,58,18,58,50" name="mips_cpu program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="c60" loc="c,60,18,60,32" name="mips_cpu read_address_1" dtype_id="4"/>
        <tracedecl fl="c60" loc="c,60,34,60,43" name="mips_cpu Rs_decode" dtype_id="4"/>
        <tracedecl fl="c63" loc="c,63,18,63,32" name="mips_cpu read_address_2" dtype_id="4"/>
        <tracedecl fl="c63" loc="c,63,33,63,42" name="mips_cpu Rt_decode" dtype_id="4"/>
        <tracedecl fl="c66" loc="c,66,18,66,27" name="mips_cpu Rd_decode" dtype_id="4"/>
        <tracedecl fl="c68" loc="c,68,18,68,27" name="mips_cpu immediate" dtype_id="10"/>
        <tracedecl fl="c71" loc="c,71,18,71,39" name="mips_cpu shifter_output_decode" dtype_id="2"/>
        <tracedecl fl="c72" loc="c,72,18,72,47" name="mips_cpu register_file_output_A_decode" dtype_id="2"/>
        <tracedecl fl="c73" loc="c,73,18,73,47" name="mips_cpu register_file_output_B_decode" dtype_id="2"/>
        <tracedecl fl="c74" loc="c,74,18,74,56" name="mips_cpu register_file_output_A_resolved_decode" dtype_id="2"/>
        <tracedecl fl="c75" loc="c,75,18,75,56" name="mips_cpu register_file_output_B_resolved_decode" dtype_id="2"/>
        <tracedecl fl="c76" loc="c,76,18,76,33" name="mips_cpu sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="c79" loc="c,79,18,79,46" name="mips_cpu register_destination_execute" dtype_id="1"/>
        <tracedecl fl="c80" loc="c,80,18,80,44" name="mips_cpu memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="c81" loc="c,81,18,81,38" name="mips_cpu memory_write_execute" dtype_id="1"/>
        <tracedecl fl="c82" loc="c,82,18,82,40" name="mips_cpu write_register_execute" dtype_id="4"/>
        <tracedecl fl="c83" loc="c,83,18,83,35" name="mips_cpu ALU_src_B_execute" dtype_id="1"/>
        <tracedecl fl="c84" loc="c,84,18,84,38" name="mips_cpu ALU_function_execute" dtype_id="3"/>
        <tracedecl fl="c85" loc="c,85,18,85,46" name="mips_cpu hi_lo_register_write_execute" dtype_id="1"/>
        <tracedecl fl="c86" loc="c,86,18,86,40" name="mips_cpu register_write_execute" dtype_id="1"/>
        <tracedecl fl="c87" loc="c,87,11,87,51" name="mips_cpu program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="c90" loc="c,90,18,90,48" name="mips_cpu register_file_output_A_execute" dtype_id="2"/>
        <tracedecl fl="c91" loc="c,91,18,91,48" name="mips_cpu register_file_output_B_execute" dtype_id="2"/>
        <tracedecl fl="c92" loc="c,92,18,92,38" name="mips_cpu source_A_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c93" loc="c,93,18,93,38" name="mips_cpu source_B_ALU_execute" dtype_id="2"/>
        <tracedecl fl="c94" loc="c,94,18,94,36" name="mips_cpu write_data_execute" dtype_id="2"/>
        <tracedecl fl="c95" loc="c,95,18,95,36" name="mips_cpu ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="c96" loc="c,96,18,96,39" name="mips_cpu ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="c97" loc="c,97,18,97,39" name="mips_cpu ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="c98" loc="c,98,18,98,28" name="mips_cpu Rs_execute" dtype_id="4"/>
        <tracedecl fl="c99" loc="c,99,18,99,28" name="mips_cpu Rt_execute" dtype_id="4"/>
        <tracedecl fl="c100" loc="c,100,18,100,28" name="mips_cpu Rd_execute" dtype_id="4"/>
        <tracedecl fl="c101" loc="c,101,18,101,34" name="mips_cpu sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="c104" loc="c,104,14,104,35" name="mips_cpu register_write_memory" dtype_id="1"/>
        <tracedecl fl="c105" loc="c,105,14,105,35" name="mips_cpu write_register_memory" dtype_id="4"/>
        <tracedecl fl="c106" loc="c,106,14,106,39" name="mips_cpu memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="c107" loc="c,107,14,107,33" name="mips_cpu memory_write_memory" dtype_id="1"/>
        <tracedecl fl="c108" loc="c,108,14,108,41" name="mips_cpu hi_lo_register_write_memory" dtype_id="1"/>
        <tracedecl fl="c109" loc="c,109,10,109,49" name="mips_cpu program_counter_multiplexer_jump_memory" dtype_id="1"/>
        <tracedecl fl="c112" loc="c,112,15,112,32" name="mips_cpu ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="c113" loc="c,113,15,113,35" name="mips_cpu ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="c114" loc="c,114,15,114,35" name="mips_cpu ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="c115" loc="c,115,15,115,31" name="mips_cpu read_data_memory" dtype_id="2"/>
        <tracedecl fl="c116" loc="c,116,15,116,32" name="mips_cpu write_data_memory" dtype_id="2"/>
        <tracedecl fl="c119" loc="c,119,8,119,32" name="mips_cpu register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c120" loc="c,120,8,120,38" name="mips_cpu hi_lo_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="c121" loc="c,121,8,121,36" name="mips_cpu memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="c122" loc="c,122,8,122,50" name="mips_cpu program_counter_multiplexer_jump_writeback" dtype_id="1"/>
        <tracedecl fl="c125" loc="c,125,14,125,38" name="mips_cpu write_register_writeback" dtype_id="4"/>
        <tracedecl fl="c126" loc="c,126,15,126,31" name="mips_cpu result_writeback" dtype_id="2"/>
        <tracedecl fl="c127" loc="c,127,15,127,38" name="mips_cpu ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="c128" loc="c,128,15,128,38" name="mips_cpu ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="c129" loc="c,129,15,129,35" name="mips_cpu ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="c130" loc="c,130,15,130,34" name="mips_cpu read_data_writeback" dtype_id="2"/>
        <tracedecl fl="c133" loc="c,133,14,133,25" name="mips_cpu stall_fetch" dtype_id="1"/>
        <tracedecl fl="c134" loc="c,134,14,134,26" name="mips_cpu stall_decode" dtype_id="1"/>
        <tracedecl fl="c135" loc="c,135,14,135,30" name="mips_cpu forward_A_decode" dtype_id="1"/>
        <tracedecl fl="c136" loc="c,136,14,136,30" name="mips_cpu forward_B_decode" dtype_id="1"/>
        <tracedecl fl="c137" loc="c,137,14,137,36" name="mips_cpu flush_execute_register" dtype_id="1"/>
        <tracedecl fl="c138" loc="c,138,14,138,31" name="mips_cpu forward_A_execute" dtype_id="5"/>
        <tracedecl fl="c139" loc="c,139,14,139,31" name="mips_cpu forward_B_execute" dtype_id="5"/>
        <tracedecl fl="c140" loc="c,140,10,140,37" name="mips_cpu flush_fetch_decode_register" dtype_id="1"/>
        <tracedecl fl="n3" loc="n,3,17,3,20" name="mips_cpu register_file clk" dtype_id="1"/>
        <tracedecl fl="n4" loc="n,4,18,4,27" name="mips_cpu register_file pipelined" dtype_id="1"/>
        <tracedecl fl="n5" loc="n,5,16,5,28" name="mips_cpu register_file HI_LO_output" dtype_id="1"/>
        <tracedecl fl="n6" loc="n,6,17,6,29" name="mips_cpu register_file write_enable" dtype_id="1"/>
        <tracedecl fl="n6" loc="n,6,31,6,58" name="mips_cpu register_file hi_lo_register_write_enable" dtype_id="1"/>
        <tracedecl fl="n7" loc="n,7,21,7,35" name="mips_cpu register_file read_address_1" dtype_id="4"/>
        <tracedecl fl="n7" loc="n,7,37,7,51" name="mips_cpu register_file read_address_2" dtype_id="4"/>
        <tracedecl fl="n7" loc="n,7,53,7,66" name="mips_cpu register_file write_address" dtype_id="4"/>
        <tracedecl fl="n8" loc="n,8,21,8,31" name="mips_cpu register_file write_data" dtype_id="2"/>
        <tracedecl fl="n8" loc="n,8,34,8,47" name="mips_cpu register_file HI_write_data" dtype_id="2"/>
        <tracedecl fl="n8" loc="n,8,49,8,62" name="mips_cpu register_file LO_write_data" dtype_id="2"/>
        <tracedecl fl="n9" loc="n,9,22,9,33" name="mips_cpu register_file read_data_1" dtype_id="2"/>
        <tracedecl fl="n9" loc="n,9,35,9,46" name="mips_cpu register_file read_data_2" dtype_id="2"/>
        <tracedecl fl="n12" loc="n,12,15,12,24" name="mips_cpu register_file registers" dtype_id="6"/>
        <tracedecl fl="n13" loc="n,13,15,13,21" name="mips_cpu register_file HI_reg" dtype_id="2"/>
        <tracedecl fl="n13" loc="n,13,23,13,29" name="mips_cpu register_file LO_reg" dtype_id="2"/>
        <tracedecl fl="n14" loc="n,14,15,14,34" name="mips_cpu register_file read_data_1_pre_mux" dtype_id="2"/>
        <tracedecl fl="n15" loc="n,15,15,15,34" name="mips_cpu register_file read_data_2_pre_mux" dtype_id="2"/>
        <tracedecl fl="n28" loc="n,28,8,28,26" name="mips_cpu register_file modified_write_clk" dtype_id="1"/>
        <tracedecl fl="m2" loc="m,2,14,2,17" name="mips_cpu pc clk" dtype_id="1"/>
        <tracedecl fl="m3" loc="m,3,22,3,35" name="mips_cpu pc address_input" dtype_id="2"/>
        <tracedecl fl="m4" loc="m,4,14,4,20" name="mips_cpu pc enable" dtype_id="1"/>
        <tracedecl fl="m5" loc="m,5,22,5,36" name="mips_cpu pc address_output" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu plus_four_adder a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu plus_four_adder b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu plus_four_adder z" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu program_counter_multiplexer BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu program_counter_multiplexer control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu program_counter_multiplexer input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu program_counter_multiplexer input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu program_counter_multiplexer resolved" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu program_counter_multiplexer_two BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu program_counter_multiplexer_two control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu program_counter_multiplexer_two input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu program_counter_multiplexer_two input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu program_counter_multiplexer_two resolved" dtype_id="2"/>
        <tracedecl fl="s3" loc="s,3,15,3,18" name="mips_cpu fetch_decode_register clk" dtype_id="1"/>
        <tracedecl fl="s4" loc="s,4,14,4,20" name="mips_cpu fetch_decode_register enable" dtype_id="1"/>
        <tracedecl fl="s5" loc="s,5,15,5,20" name="mips_cpu fetch_decode_register clear" dtype_id="1"/>
        <tracedecl fl="s7" loc="s,7,21,7,38" name="mips_cpu fetch_decode_register instruction_fetch" dtype_id="2"/>
        <tracedecl fl="s8" loc="s,8,21,8,52" name="mips_cpu fetch_decode_register program_counter_plus_four_fetch" dtype_id="2"/>
        <tracedecl fl="s10" loc="s,10,22,10,40" name="mips_cpu fetch_decode_register instruction_decode" dtype_id="2"/>
        <tracedecl fl="s11" loc="s,11,22,11,54" name="mips_cpu fetch_decode_register program_counter_plus_four_decode" dtype_id="2"/>
        <tracedecl fl="g3" loc="g,3,20,3,31" name="mips_cpu control_unit instruction" dtype_id="2"/>
        <tracedecl fl="g5" loc="g,5,17,5,31" name="mips_cpu control_unit register_write" dtype_id="1"/>
        <tracedecl fl="g6" loc="g,6,17,6,35" name="mips_cpu control_unit memory_to_register" dtype_id="1"/>
        <tracedecl fl="g7" loc="g,7,17,7,29" name="mips_cpu control_unit memory_write" dtype_id="1"/>
        <tracedecl fl="g8" loc="g,8,17,8,26" name="mips_cpu control_unit ALU_src_B" dtype_id="1"/>
        <tracedecl fl="g9" loc="g,9,17,9,37" name="mips_cpu control_unit register_destination" dtype_id="1"/>
        <tracedecl fl="g10" loc="g,10,17,10,23" name="mips_cpu control_unit branch" dtype_id="1"/>
        <tracedecl fl="g11" loc="g,11,17,11,37" name="mips_cpu control_unit hi_lo_register_write" dtype_id="1"/>
        <tracedecl fl="g12" loc="g,12,22,12,34" name="mips_cpu control_unit ALU_function" dtype_id="3"/>
        <tracedecl fl="g13" loc="g,13,17,13,49" name="mips_cpu control_unit program_counter_multiplexer_jump" dtype_id="1"/>
        <tracedecl fl="g17" loc="g,17,14,17,16" name="mips_cpu control_unit op" dtype_id="3"/>
        <tracedecl fl="g18" loc="g,18,14,18,16" name="mips_cpu control_unit rt" dtype_id="4"/>
        <tracedecl fl="g19" loc="g,19,14,19,19" name="mips_cpu control_unit funct" dtype_id="3"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu register_file_output_A_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu register_file_output_A_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu register_file_output_A_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu register_file_output_A_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu register_file_output_A_mux resolved" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu register_file_output_B_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu register_file_output_B_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu register_file_output_B_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu register_file_output_B_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu register_file_output_B_mux resolved" dtype_id="2"/>
        <tracedecl fl="h3" loc="h,3,22,3,23" name="mips_cpu reg_output_comparator a" dtype_id="2"/>
        <tracedecl fl="h4" loc="h,4,22,4,23" name="mips_cpu reg_output_comparator b" dtype_id="2"/>
        <tracedecl fl="h6" loc="h,6,16,6,17" name="mips_cpu reg_output_comparator c" dtype_id="1"/>
        <tracedecl fl="f3" loc="f,3,14,3,21" name="mips_cpu program_counter_source_and_gate_decode input_A" dtype_id="1"/>
        <tracedecl fl="f4" loc="f,4,14,4,21" name="mips_cpu program_counter_source_and_gate_decode input_B" dtype_id="1"/>
        <tracedecl fl="f6" loc="f,6,15,6,23" name="mips_cpu program_counter_source_and_gate_decode output_C" dtype_id="1"/>
        <tracedecl fl="o3" loc="o,3,21,3,32" name="mips_cpu sign_extender_decode short_input" dtype_id="10"/>
        <tracedecl fl="o4" loc="o,4,22,4,37" name="mips_cpu sign_extender_decode extended_output" dtype_id="2"/>
        <tracedecl fl="j3" loc="j,3,12,3,26" name="mips_cpu shifter_decode shift_distance" dtype_id="11"/>
        <tracedecl fl="j6" loc="j,6,22,6,33" name="mips_cpu shifter_decode shift_input" dtype_id="2"/>
        <tracedecl fl="j7" loc="j,7,22,7,34" name="mips_cpu shifter_decode shift_output" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,22,3,23" name="mips_cpu adder_decode a" dtype_id="2"/>
        <tracedecl fl="d3" loc="d,3,24,3,25" name="mips_cpu adder_decode b" dtype_id="2"/>
        <tracedecl fl="d4" loc="d,4,23,4,24" name="mips_cpu adder_decode z" dtype_id="2"/>
        <tracedecl fl="q3" loc="q,3,15,3,18" name="mips_cpu decode_execute_register clk" dtype_id="1"/>
        <tracedecl fl="q4" loc="q,4,15,4,20" name="mips_cpu decode_execute_register clear" dtype_id="1"/>
        <tracedecl fl="q7" loc="q,7,17,7,38" name="mips_cpu decode_execute_register register_write_decode" dtype_id="1"/>
        <tracedecl fl="q8" loc="q,8,17,8,42" name="mips_cpu decode_execute_register memory_to_register_decode" dtype_id="1"/>
        <tracedecl fl="q9" loc="q,9,16,9,35" name="mips_cpu decode_execute_register memory_write_decode" dtype_id="1"/>
        <tracedecl fl="q10" loc="q,10,16,10,32" name="mips_cpu decode_execute_register ALU_src_B_decode" dtype_id="1"/>
        <tracedecl fl="q11" loc="q,11,16,11,43" name="mips_cpu decode_execute_register register_destination_decode" dtype_id="1"/>
        <tracedecl fl="q12" loc="q,12,16,12,43" name="mips_cpu decode_execute_register hi_lo_register_write_decode" dtype_id="1"/>
        <tracedecl fl="q13" loc="q,13,21,13,40" name="mips_cpu decode_execute_register ALU_function_decode" dtype_id="3"/>
        <tracedecl fl="q14" loc="q,14,22,14,31" name="mips_cpu decode_execute_register Rs_decode" dtype_id="4"/>
        <tracedecl fl="q15" loc="q,15,22,15,31" name="mips_cpu decode_execute_register Rt_decode" dtype_id="4"/>
        <tracedecl fl="q16" loc="q,16,21,16,30" name="mips_cpu decode_execute_register Rd_decode" dtype_id="4"/>
        <tracedecl fl="q17" loc="q,17,21,17,36" name="mips_cpu decode_execute_register sign_imm_decode" dtype_id="2"/>
        <tracedecl fl="q18" loc="q,18,16,18,55" name="mips_cpu decode_execute_register program_counter_multiplexer_jump_decode" dtype_id="1"/>
        <tracedecl fl="q20" loc="q,20,18,20,40" name="mips_cpu decode_execute_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="q21" loc="q,21,18,21,44" name="mips_cpu decode_execute_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="q22" loc="q,22,17,22,37" name="mips_cpu decode_execute_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="q23" loc="q,23,17,23,34" name="mips_cpu decode_execute_register ALU_src_B_execute" dtype_id="1"/>
        <tracedecl fl="q24" loc="q,24,17,24,45" name="mips_cpu decode_execute_register register_destination_execute" dtype_id="1"/>
        <tracedecl fl="q25" loc="q,25,17,25,45" name="mips_cpu decode_execute_register hi_lo_register_write_execute" dtype_id="1"/>
        <tracedecl fl="q26" loc="q,26,22,26,42" name="mips_cpu decode_execute_register ALU_function_execute" dtype_id="3"/>
        <tracedecl fl="q27" loc="q,27,23,27,33" name="mips_cpu decode_execute_register Rs_execute" dtype_id="4"/>
        <tracedecl fl="q28" loc="q,28,22,28,32" name="mips_cpu decode_execute_register Rt_execute" dtype_id="4"/>
        <tracedecl fl="q29" loc="q,29,22,29,32" name="mips_cpu decode_execute_register Rd_execute" dtype_id="4"/>
        <tracedecl fl="q30" loc="q,30,22,30,38" name="mips_cpu decode_execute_register sign_imm_execute" dtype_id="2"/>
        <tracedecl fl="q31" loc="q,31,18,31,58" name="mips_cpu decode_execute_register program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="q34" loc="q,34,21,34,41" name="mips_cpu decode_execute_register read_data_one_decode" dtype_id="2"/>
        <tracedecl fl="q35" loc="q,35,21,35,41" name="mips_cpu decode_execute_register read_data_two_decode" dtype_id="2"/>
        <tracedecl fl="q37" loc="q,37,22,37,43" name="mips_cpu decode_execute_register read_data_one_execute" dtype_id="2"/>
        <tracedecl fl="q38" loc="q,38,22,38,43" name="mips_cpu decode_execute_register read_data_two_execute" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu write_register_execute_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu write_register_execute_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu write_register_execute_mux input_0" dtype_id="4"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu write_register_execute_mux input_1" dtype_id="4"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu write_register_execute_mux resolved" dtype_id="4"/>
        <tracedecl fl="l3" loc="l,3,12,3,21" name="mips_cpu register_file_output_A_execute_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="l6" loc="l,6,23,6,30" name="mips_cpu register_file_output_A_execute_mux control" dtype_id="5"/>
        <tracedecl fl="l7" loc="l,7,31,7,38" name="mips_cpu register_file_output_A_execute_mux input_0" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,31,8,38" name="mips_cpu register_file_output_A_execute_mux input_1" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,31,9,38" name="mips_cpu register_file_output_A_execute_mux input_2" dtype_id="2"/>
        <tracedecl fl="l10" loc="l,10,31,10,38" name="mips_cpu register_file_output_A_execute_mux input_3" dtype_id="2"/>
        <tracedecl fl="l12" loc="l,12,31,12,39" name="mips_cpu register_file_output_A_execute_mux resolved" dtype_id="2"/>
        <tracedecl fl="l3" loc="l,3,12,3,21" name="mips_cpu register_file_output_B_execute_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="l6" loc="l,6,23,6,30" name="mips_cpu register_file_output_B_execute_mux control" dtype_id="5"/>
        <tracedecl fl="l7" loc="l,7,31,7,38" name="mips_cpu register_file_output_B_execute_mux input_0" dtype_id="2"/>
        <tracedecl fl="l8" loc="l,8,31,8,38" name="mips_cpu register_file_output_B_execute_mux input_1" dtype_id="2"/>
        <tracedecl fl="l9" loc="l,9,31,9,38" name="mips_cpu register_file_output_B_execute_mux input_2" dtype_id="2"/>
        <tracedecl fl="l10" loc="l,10,31,10,38" name="mips_cpu register_file_output_B_execute_mux input_3" dtype_id="2"/>
        <tracedecl fl="l12" loc="l,12,31,12,39" name="mips_cpu register_file_output_B_execute_mux resolved" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu source_B_ALU_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu source_B_ALU_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu source_B_ALU_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu source_B_ALU_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu source_B_ALU_mux resolved" dtype_id="2"/>
        <tracedecl fl="e4" loc="e,4,22,4,35" name="mips_cpu alu ALU_operation" dtype_id="3"/>
        <tracedecl fl="e5" loc="e,5,22,5,29" name="mips_cpu alu input_1" dtype_id="2"/>
        <tracedecl fl="e6" loc="e,6,21,6,28" name="mips_cpu alu input_2" dtype_id="2"/>
        <tracedecl fl="e8" loc="e,8,22,8,32" name="mips_cpu alu ALU_output" dtype_id="2"/>
        <tracedecl fl="e9" loc="e,9,22,9,35" name="mips_cpu alu ALU_HI_output" dtype_id="2"/>
        <tracedecl fl="e10" loc="e,10,22,10,35" name="mips_cpu alu ALU_LO_output" dtype_id="2"/>
        <tracedecl fl="e14" loc="e,14,14,14,26" name="mips_cpu alu shift_amount" dtype_id="4"/>
        <tracedecl fl="e15" loc="e,15,15,15,35" name="mips_cpu alu sign_extened_input_1" dtype_id="7"/>
        <tracedecl fl="e16" loc="e,16,15,16,35" name="mips_cpu alu sign_extened_input_2" dtype_id="7"/>
        <tracedecl fl="e17" loc="e,17,15,17,31" name="mips_cpu alu extended_input_1" dtype_id="7"/>
        <tracedecl fl="e18" loc="e,18,15,18,31" name="mips_cpu alu extended_input_2" dtype_id="7"/>
        <tracedecl fl="e19" loc="e,19,15,19,31" name="mips_cpu alu ALU_HI_LO_output" dtype_id="7"/>
        <tracedecl fl="r3" loc="r,3,15,3,18" name="mips_cpu execute_memory_register clk" dtype_id="1"/>
        <tracedecl fl="r6" loc="r,6,17,6,39" name="mips_cpu execute_memory_register register_write_execute" dtype_id="1"/>
        <tracedecl fl="r7" loc="r,7,17,7,43" name="mips_cpu execute_memory_register memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="r8" loc="r,8,16,8,36" name="mips_cpu execute_memory_register memory_write_execute" dtype_id="1"/>
        <tracedecl fl="r9" loc="r,9,16,9,44" name="mips_cpu execute_memory_register hi_lo_register_write_execute" dtype_id="1"/>
        <tracedecl fl="r10" loc="r,10,17,10,57" name="mips_cpu execute_memory_register program_counter_multiplexer_jump_execute" dtype_id="1"/>
        <tracedecl fl="r12" loc="r,12,18,12,39" name="mips_cpu execute_memory_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="r13" loc="r,13,18,13,43" name="mips_cpu execute_memory_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="r14" loc="r,14,17,14,36" name="mips_cpu execute_memory_register memory_write_memory" dtype_id="1"/>
        <tracedecl fl="r15" loc="r,15,18,15,45" name="mips_cpu execute_memory_register hi_lo_register_write_memory" dtype_id="1"/>
        <tracedecl fl="r16" loc="r,16,18,16,57" name="mips_cpu execute_memory_register program_counter_multiplexer_jump_memory" dtype_id="1"/>
        <tracedecl fl="r19" loc="r,19,21,19,39" name="mips_cpu execute_memory_register ALU_output_execute" dtype_id="2"/>
        <tracedecl fl="r20" loc="r,20,21,20,42" name="mips_cpu execute_memory_register ALU_HI_output_execute" dtype_id="2"/>
        <tracedecl fl="r21" loc="r,21,21,21,42" name="mips_cpu execute_memory_register ALU_LO_output_execute" dtype_id="2"/>
        <tracedecl fl="r22" loc="r,22,21,22,39" name="mips_cpu execute_memory_register write_data_execute" dtype_id="2"/>
        <tracedecl fl="r23" loc="r,23,21,23,43" name="mips_cpu execute_memory_register write_register_execute" dtype_id="4"/>
        <tracedecl fl="r25" loc="r,25,22,25,39" name="mips_cpu execute_memory_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="r26" loc="r,26,22,26,42" name="mips_cpu execute_memory_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="r27" loc="r,27,22,27,42" name="mips_cpu execute_memory_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="r28" loc="r,28,22,28,39" name="mips_cpu execute_memory_register write_data_memory" dtype_id="2"/>
        <tracedecl fl="r29" loc="r,29,22,29,43" name="mips_cpu execute_memory_register write_register_memory" dtype_id="4"/>
        <tracedecl fl="t3" loc="t,3,15,3,18" name="mips_cpu memory_writeback_register clk" dtype_id="1"/>
        <tracedecl fl="t6" loc="t,6,17,6,38" name="mips_cpu memory_writeback_register register_write_memory" dtype_id="1"/>
        <tracedecl fl="t7" loc="t,7,17,7,42" name="mips_cpu memory_writeback_register memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="t8" loc="t,8,17,8,44" name="mips_cpu memory_writeback_register hi_lo_register_write_memory" dtype_id="1"/>
        <tracedecl fl="t9" loc="t,9,17,9,56" name="mips_cpu memory_writeback_register program_counter_multiplexer_jump_memory" dtype_id="1"/>
        <tracedecl fl="t11" loc="t,11,18,11,42" name="mips_cpu memory_writeback_register register_write_writeback" dtype_id="1"/>
        <tracedecl fl="t12" loc="t,12,18,12,46" name="mips_cpu memory_writeback_register memory_to_register_writeback" dtype_id="1"/>
        <tracedecl fl="t13" loc="t,13,17,13,47" name="mips_cpu memory_writeback_register hi_lo_register_write_writeback" dtype_id="1"/>
        <tracedecl fl="t14" loc="t,14,18,14,60" name="mips_cpu memory_writeback_register program_counter_multiplexer_jump_writeback" dtype_id="1"/>
        <tracedecl fl="t17" loc="t,17,21,17,38" name="mips_cpu memory_writeback_register ALU_output_memory" dtype_id="2"/>
        <tracedecl fl="t18" loc="t,18,21,18,42" name="mips_cpu memory_writeback_register write_register_memory" dtype_id="4"/>
        <tracedecl fl="t19" loc="t,19,22,19,42" name="mips_cpu memory_writeback_register ALU_HI_output_memory" dtype_id="2"/>
        <tracedecl fl="t20" loc="t,20,21,20,41" name="mips_cpu memory_writeback_register ALU_LO_output_memory" dtype_id="2"/>
        <tracedecl fl="t21" loc="t,21,22,21,38" name="mips_cpu memory_writeback_register read_data_memory" dtype_id="2"/>
        <tracedecl fl="t23" loc="t,23,22,23,42" name="mips_cpu memory_writeback_register ALU_output_writeback" dtype_id="2"/>
        <tracedecl fl="t24" loc="t,24,22,24,46" name="mips_cpu memory_writeback_register write_register_writeback" dtype_id="4"/>
        <tracedecl fl="t25" loc="t,25,22,25,45" name="mips_cpu memory_writeback_register ALU_HI_output_writeback" dtype_id="2"/>
        <tracedecl fl="t26" loc="t,26,22,26,45" name="mips_cpu memory_writeback_register ALU_LO_output_writeback" dtype_id="2"/>
        <tracedecl fl="t27" loc="t,27,22,27,41" name="mips_cpu memory_writeback_register read_data_writeback" dtype_id="2"/>
        <tracedecl fl="k3" loc="k,3,12,3,21" name="mips_cpu writeback_mux BUS_WIDTH" dtype_id="11"/>
        <tracedecl fl="k6" loc="k,6,14,6,21" name="mips_cpu writeback_mux control" dtype_id="1"/>
        <tracedecl fl="k7" loc="k,7,30,7,37" name="mips_cpu writeback_mux input_0" dtype_id="2"/>
        <tracedecl fl="k8" loc="k,8,30,8,37" name="mips_cpu writeback_mux input_1" dtype_id="2"/>
        <tracedecl fl="k10" loc="k,10,31,10,39" name="mips_cpu writeback_mux resolved" dtype_id="2"/>
        <tracedecl fl="i2" loc="i,2,16,2,29" name="mips_cpu hazard_unit branch_decode" dtype_id="1"/>
        <tracedecl fl="i3" loc="i,3,20,3,29" name="mips_cpu hazard_unit Rs_decode" dtype_id="4"/>
        <tracedecl fl="i4" loc="i,4,20,4,29" name="mips_cpu hazard_unit Rt_decode" dtype_id="4"/>
        <tracedecl fl="i5" loc="i,5,20,5,30" name="mips_cpu hazard_unit Rs_execute" dtype_id="4"/>
        <tracedecl fl="i6" loc="i,6,20,6,30" name="mips_cpu hazard_unit Rt_execute" dtype_id="4"/>
        <tracedecl fl="i7" loc="i,7,20,7,42" name="mips_cpu hazard_unit write_register_execute" dtype_id="4"/>
        <tracedecl fl="i8" loc="i,8,15,8,41" name="mips_cpu hazard_unit memory_to_register_execute" dtype_id="1"/>
        <tracedecl fl="i9" loc="i,9,15,9,37" name="mips_cpu hazard_unit register_write_execute" dtype_id="1"/>
        <tracedecl fl="i10" loc="i,10,20,10,41" name="mips_cpu hazard_unit write_register_memory" dtype_id="4"/>
        <tracedecl fl="i11" loc="i,11,16,11,41" name="mips_cpu hazard_unit memory_to_register_memory" dtype_id="1"/>
        <tracedecl fl="i12" loc="i,12,15,12,36" name="mips_cpu hazard_unit register_write_memory" dtype_id="1"/>
        <tracedecl fl="i13" loc="i,13,20,13,44" name="mips_cpu hazard_unit write_register_writeback" dtype_id="4"/>
        <tracedecl fl="i14" loc="i,14,15,14,39" name="mips_cpu hazard_unit register_write_writeback" dtype_id="1"/>
        <tracedecl fl="i15" loc="i,15,15,15,57" name="mips_cpu hazard_unit program_counter_multiplexer_jump_writeback" dtype_id="1"/>
        <tracedecl fl="i17" loc="i,17,17,17,28" name="mips_cpu hazard_unit stall_fetch" dtype_id="1"/>
        <tracedecl fl="i18" loc="i,18,17,18,29" name="mips_cpu hazard_unit stall_decode" dtype_id="1"/>
        <tracedecl fl="i19" loc="i,19,17,19,54" name="mips_cpu hazard_unit forward_register_file_output_1_decode" dtype_id="1"/>
        <tracedecl fl="i20" loc="i,20,17,20,54" name="mips_cpu hazard_unit forward_register_file_output_2_decode" dtype_id="1"/>
        <tracedecl fl="i21" loc="i,21,17,21,39" name="mips_cpu hazard_unit flush_execute_register" dtype_id="1"/>
        <tracedecl fl="i22" loc="i,22,21,22,59" name="mips_cpu hazard_unit forward_register_file_output_1_execute" dtype_id="5"/>
        <tracedecl fl="i23" loc="i,23,21,23,59" name="mips_cpu hazard_unit forward_register_file_output_2_execute" dtype_id="5"/>
        <tracedecl fl="i26" loc="i,26,8,26,15" name="mips_cpu hazard_unit lwstall" dtype_id="1"/>
        <tracedecl fl="i27" loc="i,27,8,27,19" name="mips_cpu hazard_unit branchstall" dtype_id="1"/>
        <tracedecl fl="p3" loc="p,3,14,3,21" name="mips_cpu or_gate input_A" dtype_id="1"/>
        <tracedecl fl="p4" loc="p,4,14,4,21" name="mips_cpu or_gate input_B" dtype_id="1"/>
        <tracedecl fl="p6" loc="p,6,15,6,23" name="mips_cpu or_gate output_C" dtype_id="1"/>
      </cfunc>
      <cfunc fl="c147" loc="c,147,19,147,20" name="_initial__TOP__1">
        <comment fl="c147" loc="c,147,19,147,20" name="INITIAL"/>
        <assign fl="c147" loc="c,147,19,147,20" dtype_id="9">
          <const fl="c147" loc="c,147,21,147,22" name="1&apos;h1" dtype_id="9"/>
          <varref fl="c147" loc="c,147,9,147,18" name="data_read" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c431" loc="c,431,22,431,23" name="_combo__TOP__2">
        <contassign fl="c431" loc="c,431,22,431,23" dtype_id="9">
          <and fl="c431" loc="c,431,28,431,30" dtype_id="9">
            <ccast fl="c431" loc="c,431,24,431,27" dtype_id="9">
              <varref fl="c431" loc="c,431,24,431,27" name="clk" dtype_id="9"/>
            </ccast>
            <ccast fl="c431" loc="c,431,31,431,41" dtype_id="9">
              <varref fl="c431" loc="c,431,31,431,41" name="clk_enable" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="c431" loc="c,431,9,431,21" name="mips_cpu.internal_clk" dtype_id="9"/>
        </contassign>
      </cfunc>
      <cfunc fl="c431" loc="c,431,22,431,23" name="_settle__TOP__3">
        <contassign fl="c431" loc="c,431,22,431,23" dtype_id="9">
          <and fl="c431" loc="c,431,28,431,30" dtype_id="9">
            <ccast fl="c431" loc="c,431,24,431,27" dtype_id="9">
              <varref fl="c431" loc="c,431,24,431,27" name="clk" dtype_id="9"/>
            </ccast>
            <ccast fl="c431" loc="c,431,31,431,41" dtype_id="9">
              <varref fl="c431" loc="c,431,31,431,41" name="clk_enable" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="c431" loc="c,431,9,431,21" name="mips_cpu.internal_clk" dtype_id="9"/>
        </contassign>
        <contassign fl="c145" loc="c,145,24,145,25" dtype_id="2">
          <varref fl="c145" loc="c,145,26,145,43" name="mips_cpu.write_data_memory" dtype_id="2"/>
          <varref fl="c145" loc="c,145,9,145,23" name="data_writedata" dtype_id="2"/>
        </contassign>
        <contassign fl="c146" loc="c,146,20,146,21" dtype_id="9">
          <varref fl="c146" loc="c,146,22,146,41" name="mips_cpu.memory_write_memory" dtype_id="9"/>
          <varref fl="c146" loc="c,146,9,146,19" name="data_write" dtype_id="9"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.read_data_writeback" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.result_writeback" dtype_id="2"/>
        </contassign>
        <contassign fl="c144" loc="c,144,22,144,23" dtype_id="2">
          <varref fl="c144" loc="c,144,24,144,41" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
          <varref fl="c144" loc="c,144,9,144,21" name="data_address" dtype_id="2"/>
        </contassign>
        <contassign fl="c150" loc="c,150,23,150,24" dtype_id="2">
          <varref fl="c150" loc="c,150,25,150,46" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          <varref fl="c150" loc="c,150,9,150,22" name="instr_address" dtype_id="2"/>
        </contassign>
        <contassign fl="o6" loc="o,6,25,6,26" dtype_id="2">
          <or fl="o6" loc="o,6,49,6,50" dtype_id="2">
            <and fl="o6" loc="o,6,31,6,32" dtype_id="12">
              <const fl="o6" loc="o,6,49,6,50" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="o6" loc="o,6,49,6,50" dtype_id="2">
                <negate fl="o6" loc="o,6,31,6,32" dtype_id="12">
                  <ccast fl="o6" loc="o,6,43,6,44" dtype_id="9">
                    <and fl="o6" loc="o,6,43,6,44" dtype_id="9">
                      <const fl="o6" loc="o,6,43,6,44" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="o6" loc="o,6,43,6,44" dtype_id="9">
                        <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="o6" loc="o,6,44,6,46" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="o6" loc="o,6,49,6,50" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c69" loc="c,69,40,69,41" dtype_id="12">
              <const fl="c69" loc="c,69,40,69,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
            </and>
          </or>
          <varref fl="o6" loc="o,6,9,6,24" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="n21" loc="n,21,21,21,22" dtype_id="2">
          <cond fl="n21" loc="n,21,36,21,37" dtype_id="2">
            <ccast fl="n21" loc="n,21,23,21,35" dtype_id="9">
              <varref fl="n21" loc="n,21,23,21,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n21" loc="n,21,38,21,44" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
            <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
              <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
                <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                    <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
                <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                    <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n21" loc="n,21,9,21,20" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="n22" loc="n,22,21,22,22" dtype_id="2">
          <cond fl="n22" loc="n,22,36,22,37" dtype_id="2">
            <ccast fl="n22" loc="n,22,23,22,35" dtype_id="9">
              <varref fl="n22" loc="n,22,23,22,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n22" loc="n,22,38,22,44" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
            <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
              <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
                <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                    <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
                <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                    <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n22" loc="n,22,9,22,20" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="13">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="13">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.register_destination_execute" dtype_id="9"/>
            </ccast>
            <ccast fl="k13" loc="k,13,32,13,39" dtype_id="13">
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.Rd_execute" dtype_id="13"/>
            </ccast>
            <ccast fl="k13" loc="k,13,42,13,49" dtype_id="13">
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.Rt_execute" dtype_id="13"/>
            </ccast>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </contassign>
        <comment fl="i29" loc="i,29,2,29,13" name="ALWAYS"/>
        <assign fl="i32" loc="i,32,43,32,44" dtype_id="15">
          <cond fl="i32" loc="i,32,45,32,50" dtype_id="15">
            <and fl="i31" loc="i,31,65,31,67" dtype_id="9">
              <and fl="i31" loc="i,31,24,31,26" dtype_id="9">
                <neq fl="i31" loc="i,31,19,31,21" dtype_id="9">
                  <const fl="i31" loc="i,31,21,31,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i31" loc="i,31,8,31,18" dtype_id="13">
                    <varref fl="i31" loc="i,31,8,31,18" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i31" loc="i,31,39,31,41" dtype_id="9">
                  <ccast fl="i31" loc="i,31,28,31,38" dtype_id="13">
                    <varref fl="i31" loc="i,31,28,31,38" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i31" loc="i,31,42,31,63" dtype_id="13">
                    <varref fl="i31" loc="i,31,42,31,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i31" loc="i,31,68,31,89" dtype_id="9">
                <varref fl="i31" loc="i,31,68,31,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i32" loc="i,32,45,32,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i34" loc="i,34,45,34,50" dtype_id="15">
              <and fl="i33" loc="i,33,77,33,79" dtype_id="9">
                <and fl="i33" loc="i,33,33,33,35" dtype_id="9">
                  <neq fl="i33" loc="i,33,28,33,30" dtype_id="9">
                    <const fl="i33" loc="i,33,30,33,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i33" loc="i,33,17,33,27" dtype_id="13">
                      <varref fl="i33" loc="i,33,17,33,27" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i33" loc="i,33,48,33,50" dtype_id="9">
                    <ccast fl="i33" loc="i,33,37,33,47" dtype_id="13">
                      <varref fl="i33" loc="i,33,37,33,47" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i33" loc="i,33,51,33,75" dtype_id="13">
                      <varref fl="i33" loc="i,33,51,33,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i33" loc="i,33,80,33,104" dtype_id="9">
                  <varref fl="i33" loc="i,33,80,33,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i34" loc="i,34,45,34,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i36" loc="i,36,45,36,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i32" loc="i,32,4,32,42" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </assign>
        <comment fl="i29" loc="i,29,2,29,13" name="ALWAYS"/>
        <assign fl="i40" loc="i,40,43,40,44" dtype_id="15">
          <cond fl="i40" loc="i,40,45,40,50" dtype_id="15">
            <and fl="i39" loc="i,39,65,39,67" dtype_id="9">
              <and fl="i39" loc="i,39,24,39,26" dtype_id="9">
                <neq fl="i39" loc="i,39,19,39,21" dtype_id="9">
                  <const fl="i39" loc="i,39,21,39,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i39" loc="i,39,8,39,18" dtype_id="13">
                    <varref fl="i39" loc="i,39,8,39,18" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i39" loc="i,39,39,39,41" dtype_id="9">
                  <ccast fl="i39" loc="i,39,28,39,38" dtype_id="13">
                    <varref fl="i39" loc="i,39,28,39,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i39" loc="i,39,42,39,63" dtype_id="13">
                    <varref fl="i39" loc="i,39,42,39,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i39" loc="i,39,68,39,89" dtype_id="9">
                <varref fl="i39" loc="i,39,68,39,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i40" loc="i,40,45,40,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i42" loc="i,42,45,42,50" dtype_id="15">
              <and fl="i41" loc="i,41,77,41,79" dtype_id="9">
                <and fl="i41" loc="i,41,33,41,35" dtype_id="9">
                  <neq fl="i41" loc="i,41,28,41,30" dtype_id="9">
                    <const fl="i41" loc="i,41,30,41,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i41" loc="i,41,17,41,27" dtype_id="13">
                      <varref fl="i41" loc="i,41,17,41,27" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i41" loc="i,41,48,41,50" dtype_id="9">
                    <ccast fl="i41" loc="i,41,37,41,47" dtype_id="13">
                      <varref fl="i41" loc="i,41,37,41,47" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i41" loc="i,41,51,41,75" dtype_id="13">
                      <varref fl="i41" loc="i,41,51,41,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i41" loc="i,41,80,41,104" dtype_id="9">
                  <varref fl="i41" loc="i,41,80,41,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i42" loc="i,42,45,42,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i44" loc="i,44,45,44,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i40" loc="i,40,4,40,42" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </assign>
        <comment fl="g21" loc="g,21,2,21,13" name="ALWAYS"/>
        <assign fl="g22" loc="g,22,6,22,7" dtype_id="16">
          <and fl="g22" loc="g,22,19,22,20" dtype_id="16">
            <const fl="g22" loc="g,22,19,22,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="g22" loc="g,22,19,22,20" dtype_id="16">
              <varref fl="g22" loc="g,22,8,22,19" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="g22" loc="g,22,23,22,25" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="g22" loc="g,22,3,22,5" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </assign>
        <assign fl="g24" loc="g,24,9,24,10" dtype_id="16">
          <and fl="g24" loc="g,24,22,24,23" dtype_id="16">
            <const fl="g24" loc="g,24,22,24,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="g24" loc="g,24,11,24,22" name="mips_cpu.instruction_decode" dtype_id="16"/>
          </and>
          <varref fl="g24" loc="g,24,3,24,8" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </assign>
        <if fl="g25" loc="g,25,8,25,10">
          <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
            <const fl="g25" loc="g,25,8,25,10" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
              <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
            </ccast>
          </and>
          <if fl="g25" loc="g,25,8,25,10">
            <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
              <const fl="g25" loc="g,25,8,25,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
              </ccast>
            </and>
            <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
              <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
              <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </assign>
            <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
              <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
              <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </assign>
            <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
              <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </assign>
            <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
              <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
            </assign>
            <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
              <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
              <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
              <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </assign>
            <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
              <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
            </assign>
            <if fl="g25" loc="g,25,8,25,10">
              <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                <const fl="g25" loc="g,25,8,25,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                  <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                  <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                  <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                </assign>
                <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                  <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                  <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                </assign>
                <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                  <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                </assign>
                <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                  <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                </assign>
                <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                  <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                  <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                  <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                </assign>
                <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                  <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                </assign>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g103" loc="g,103,22,103,23" dtype_id="9">
                      <const fl="g103" loc="g,103,24,103,25" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g103" loc="g,103,5,103,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g104" loc="g,104,25,104,26" dtype_id="9">
                      <const fl="g104" loc="g,104,27,104,28" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g104" loc="g,104,5,104,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g105" loc="g,105,20,105,21" dtype_id="9">
                      <const fl="g105" loc="g,105,22,105,23" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g105" loc="g,105,5,105,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g106" loc="g,106,18,106,19" dtype_id="9">
                      <const fl="g106" loc="g,106,20,106,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g106" loc="g,106,5,106,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g107" loc="g,107,27,107,28" dtype_id="9">
                      <const fl="g107" loc="g,107,29,107,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g107" loc="g,107,5,107,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g108" loc="g,108,16,108,17" dtype_id="9">
                      <const fl="g108" loc="g,108,18,108,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g108" loc="g,108,5,108,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g109" loc="g,109,26,109,27" dtype_id="9">
                      <const fl="g109" loc="g,109,28,109,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g109" loc="g,109,5,109,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g110" loc="g,110,20,110,21" dtype_id="16">
                      <const fl="g110" loc="g,110,22,110,31" name="6&apos;h21" dtype_id="16"/>
                      <varref fl="g110" loc="g,110,5,110,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g111" loc="g,111,38,111,39" dtype_id="9">
                      <const fl="g111" loc="g,111,40,111,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g111" loc="g,111,5,111,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                </if>
              </if>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                  <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                  <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                </assign>
                <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                  <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                  <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                </assign>
                <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                  <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                </assign>
                <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                  <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                </assign>
                <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                  <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                  <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                  <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                </assign>
                <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                  <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                </assign>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g86" loc="g,86,22,86,23" dtype_id="9">
                      <const fl="g86" loc="g,86,24,86,25" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g86" loc="g,86,5,86,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g87" loc="g,87,25,87,26" dtype_id="9">
                      <const fl="g87" loc="g,87,27,87,28" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g87" loc="g,87,5,87,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g88" loc="g,88,20,88,21" dtype_id="9">
                      <const fl="g88" loc="g,88,22,88,23" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g88" loc="g,88,5,88,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g89" loc="g,89,18,89,19" dtype_id="9">
                      <const fl="g89" loc="g,89,20,89,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g89" loc="g,89,5,89,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g90" loc="g,90,27,90,28" dtype_id="9">
                      <const fl="g90" loc="g,90,29,90,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g90" loc="g,90,5,90,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g91" loc="g,91,16,91,17" dtype_id="9">
                      <const fl="g91" loc="g,91,18,91,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g91" loc="g,91,5,91,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g92" loc="g,92,26,92,27" dtype_id="9">
                      <const fl="g92" loc="g,92,28,92,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g92" loc="g,92,5,92,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g93" loc="g,93,20,93,21" dtype_id="16">
                      <const fl="g93" loc="g,93,22,93,31" name="6&apos;h21" dtype_id="16"/>
                      <varref fl="g93" loc="g,93,5,93,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g94" loc="g,94,38,94,39" dtype_id="9">
                      <const fl="g94" loc="g,94,40,94,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g94" loc="g,94,5,94,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
          <if fl="g25" loc="g,25,8,25,10">
            <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
              <const fl="g25" loc="g,25,8,25,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
              </ccast>
            </and>
            <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
              <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
              <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </assign>
            <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
              <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
              <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </assign>
            <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
              <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </assign>
            <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
              <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
            </assign>
            <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
              <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
              <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
              <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </assign>
            <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
              <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
            </assign>
            <if fl="g25" loc="g,25,8,25,10">
              <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                <const fl="g25" loc="g,25,8,25,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                  <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g70" loc="g,70,22,70,23" dtype_id="9">
                      <const fl="g70" loc="g,70,24,70,25" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g70" loc="g,70,5,70,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g71" loc="g,71,25,71,26" dtype_id="9">
                      <const fl="g71" loc="g,71,27,71,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g71" loc="g,71,5,71,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g72" loc="g,72,20,72,21" dtype_id="9">
                      <const fl="g72" loc="g,72,22,72,23" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g72" loc="g,72,5,72,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g73" loc="g,73,18,73,19" dtype_id="9">
                      <const fl="g73" loc="g,73,20,73,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g73" loc="g,73,5,73,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g74" loc="g,74,27,74,28" dtype_id="9">
                      <const fl="g74" loc="g,74,29,74,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g74" loc="g,74,5,74,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g75" loc="g,75,16,75,17" dtype_id="9">
                      <const fl="g75" loc="g,75,18,75,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g75" loc="g,75,5,75,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g76" loc="g,76,26,76,27" dtype_id="9">
                      <const fl="g76" loc="g,76,28,76,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g76" loc="g,76,5,76,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g77" loc="g,77,20,77,21" dtype_id="16">
                      <const fl="g77" loc="g,77,22,77,31" name="6&apos;h3f" dtype_id="16"/>
                      <varref fl="g77" loc="g,77,5,77,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g78" loc="g,78,38,78,39" dtype_id="9">
                      <const fl="g78" loc="g,78,40,78,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g78" loc="g,78,5,78,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                </if>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g52" loc="g,52,22,52,23" dtype_id="9">
                      <const fl="g52" loc="g,52,24,52,25" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g52" loc="g,52,5,52,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g53" loc="g,53,25,53,26" dtype_id="9">
                      <const fl="g53" loc="g,53,27,53,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g53" loc="g,53,5,53,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g54" loc="g,54,20,54,21" dtype_id="9">
                      <const fl="g54" loc="g,54,22,54,23" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g54" loc="g,54,5,54,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g55" loc="g,55,18,55,19" dtype_id="9">
                      <const fl="g55" loc="g,55,20,55,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g55" loc="g,55,5,55,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g56" loc="g,56,27,56,28" dtype_id="9">
                      <const fl="g56" loc="g,56,29,56,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g56" loc="g,56,5,56,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g57" loc="g,57,16,57,17" dtype_id="9">
                      <const fl="g57" loc="g,57,18,57,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g57" loc="g,57,5,57,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g58" loc="g,58,26,58,27" dtype_id="9">
                      <const fl="g58" loc="g,58,28,58,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g58" loc="g,58,5,58,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g59" loc="g,59,20,59,21" dtype_id="16">
                      <const fl="g59" loc="g,59,22,59,31" name="6&apos;h21" dtype_id="16"/>
                      <varref fl="g59" loc="g,59,5,59,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g60" loc="g,60,38,60,39" dtype_id="9">
                      <const fl="g60" loc="g,60,40,60,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g60" loc="g,60,5,60,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                </if>
              </if>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                  <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                  <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                </assign>
                <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                  <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                  <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                </assign>
                <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                  <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                </assign>
                <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                  <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                </assign>
                <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                  <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                  <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                  <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                </assign>
                <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                  <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                </assign>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g27" loc="g,27,23,27,24" dtype_id="9">
                      <const fl="g27" loc="g,27,25,27,26" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g27" loc="g,27,6,27,20" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g28" loc="g,28,26,28,27" dtype_id="9">
                      <const fl="g28" loc="g,28,28,28,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g28" loc="g,28,6,28,24" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g29" loc="g,29,21,29,22" dtype_id="9">
                      <const fl="g29" loc="g,29,23,29,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g29" loc="g,29,6,29,18" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g30" loc="g,30,19,30,20" dtype_id="9">
                      <const fl="g30" loc="g,30,21,30,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g30" loc="g,30,6,30,15" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g31" loc="g,31,28,31,29" dtype_id="9">
                      <const fl="g31" loc="g,31,30,31,31" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g31" loc="g,31,6,31,26" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g32" loc="g,32,17,32,18" dtype_id="9">
                      <const fl="g32" loc="g,32,19,32,20" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g32" loc="g,32,6,32,12" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g33" loc="g,33,27,33,28" dtype_id="9">
                      <or fl="g33" loc="g,33,94,33,96" dtype_id="9">
                        <or fl="g33" loc="g,33,72,33,74" dtype_id="9">
                          <or fl="g33" loc="g,33,50,33,52" dtype_id="9">
                            <eq fl="g33" loc="g,33,37,33,39" dtype_id="9">
                              <const fl="g33" loc="g,33,40,33,49" name="6&apos;h18" dtype_id="16"/>
                              <ccast fl="g33" loc="g,33,31,33,36" dtype_id="16">
                                <varref fl="g33" loc="g,33,31,33,36" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                              </ccast>
                            </eq>
                            <eq fl="g33" loc="g,33,59,33,61" dtype_id="9">
                              <const fl="g33" loc="g,33,62,33,71" name="6&apos;h19" dtype_id="16"/>
                              <ccast fl="g33" loc="g,33,53,33,58" dtype_id="16">
                                <varref fl="g33" loc="g,33,53,33,58" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="g33" loc="g,33,81,33,83" dtype_id="9">
                            <const fl="g33" loc="g,33,84,33,93" name="6&apos;h1a" dtype_id="16"/>
                            <ccast fl="g33" loc="g,33,75,33,80" dtype_id="16">
                              <varref fl="g33" loc="g,33,75,33,80" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="g33" loc="g,33,103,33,105" dtype_id="9">
                          <const fl="g33" loc="g,33,106,33,115" name="6&apos;h1b" dtype_id="16"/>
                          <ccast fl="g33" loc="g,33,97,33,102" dtype_id="16">
                            <varref fl="g33" loc="g,33,97,33,102" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="g33" loc="g,33,6,33,26" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g34" loc="g,34,21,34,22" dtype_id="16">
                      <varref fl="g34" loc="g,34,23,34,28" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                      <varref fl="g34" loc="g,34,6,34,18" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g35" loc="g,35,39,35,40" dtype_id="9">
                      <or fl="g35" loc="g,35,63,35,65" dtype_id="9">
                        <eq fl="g35" loc="g,35,49,35,51" dtype_id="9">
                          <const fl="g35" loc="g,35,53,35,62" name="6&apos;h8" dtype_id="16"/>
                          <ccast fl="g35" loc="g,35,43,35,48" dtype_id="16">
                            <varref fl="g35" loc="g,35,43,35,48" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                          </ccast>
                        </eq>
                        <eq fl="g35" loc="g,35,72,35,74" dtype_id="9">
                          <const fl="g35" loc="g,35,75,35,84" name="6&apos;h9" dtype_id="16"/>
                          <ccast fl="g35" loc="g,35,66,35,71" dtype_id="16">
                            <varref fl="g35" loc="g,35,66,35,71" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="g35" loc="g,35,6,35,38" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </assign>
        <comment fl="i29" loc="i,29,2,29,13" name="ALWAYS"/>
        <assign fl="i49" loc="i,49,11,49,12" dtype_id="9">
          <and fl="i49" loc="i,49,70,49,72" dtype_id="9">
            <or fl="i49" loc="i,49,40,49,42" dtype_id="9">
              <eq fl="i49" loc="i,49,25,49,27" dtype_id="9">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i49" loc="i,49,28,49,38" dtype_id="13">
                  <varref fl="i49" loc="i,49,28,49,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
              <eq fl="i49" loc="i,49,54,49,56" dtype_id="9">
                <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                  <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i49" loc="i,49,57,49,67" dtype_id="13">
                  <varref fl="i49" loc="i,49,57,49,67" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="i49" loc="i,49,73,49,99" dtype_id="9">
              <varref fl="i49" loc="i,49,73,49,99" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="i49" loc="i,49,3,49,10" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </assign>
        <assign fl="i57" loc="i,57,15,57,16" dtype_id="9">
          <or fl="i57" loc="i,57,137,57,139" dtype_id="9">
            <and fl="i57" loc="i,57,57,57,59" dtype_id="9">
              <and fl="i57" loc="i,57,31,57,33" dtype_id="9">
                <ccast fl="i57" loc="i,57,17,57,30" dtype_id="9">
                  <varref fl="i57" loc="i,57,17,57,30" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i57" loc="i,57,34,57,56" dtype_id="9">
                  <varref fl="i57" loc="i,57,34,57,56" name="mips_cpu.register_write_execute" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i57" loc="i,57,97,57,99" dtype_id="9">
                <eq fl="i57" loc="i,57,84,57,86" dtype_id="9">
                  <ccast fl="i57" loc="i,57,61,57,83" dtype_id="13">
                    <varref fl="i57" loc="i,57,61,57,83" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i57" loc="i,57,123,57,125" dtype_id="9">
                  <ccast fl="i57" loc="i,57,100,57,122" dtype_id="13">
                    <varref fl="i57" loc="i,57,100,57,122" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="i57" loc="i,57,183,57,185" dtype_id="9">
              <and fl="i57" loc="i,57,154,57,156" dtype_id="9">
                <ccast fl="i57" loc="i,57,140,57,153" dtype_id="9">
                  <varref fl="i57" loc="i,57,140,57,153" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i57" loc="i,57,157,57,182" dtype_id="9">
                  <varref fl="i57" loc="i,57,157,57,182" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i57" loc="i,57,222,57,224" dtype_id="9">
                <eq fl="i57" loc="i,57,209,57,211" dtype_id="9">
                  <ccast fl="i57" loc="i,57,187,57,208" dtype_id="13">
                    <varref fl="i57" loc="i,57,187,57,208" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i57" loc="i,57,247,57,249" dtype_id="9">
                  <ccast fl="i57" loc="i,57,225,57,246" dtype_id="13">
                    <varref fl="i57" loc="i,57,225,57,246" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="i57" loc="i,57,3,57,14" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </assign>
        <assign fl="i60" loc="i,60,15,60,16" dtype_id="9">
          <or fl="i60" loc="i,60,29,60,31" dtype_id="9">
            <ccast fl="i60" loc="i,60,17,60,28" dtype_id="9">
              <varref fl="i60" loc="i,60,17,60,28" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i60" loc="i,60,32,60,39" dtype_id="9">
              <varref fl="i60" loc="i,60,32,60,39" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i60" loc="i,60,3,60,14" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </assign>
        <assign fl="i61" loc="i,61,16,61,17" dtype_id="9">
          <or fl="i61" loc="i,61,30,61,32" dtype_id="9">
            <ccast fl="i61" loc="i,61,18,61,29" dtype_id="9">
              <varref fl="i61" loc="i,61,18,61,29" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i61" loc="i,61,33,61,40" dtype_id="9">
              <varref fl="i61" loc="i,61,33,61,40" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i61" loc="i,61,3,61,15" name="mips_cpu.stall_decode" dtype_id="9"/>
        </assign>
        <assign fl="i62" loc="i,62,26,62,27" dtype_id="9">
          <or fl="i62" loc="i,62,51,62,53" dtype_id="9">
            <or fl="i62" loc="i,62,40,62,42" dtype_id="9">
              <ccast fl="i62" loc="i,62,28,62,39" dtype_id="9">
                <varref fl="i62" loc="i,62,28,62,39" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
              </ccast>
              <ccast fl="i62" loc="i,62,43,62,50" dtype_id="9">
                <varref fl="i62" loc="i,62,43,62,50" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
              </ccast>
            </or>
            <ccast fl="i62" loc="i,62,54,62,96" dtype_id="9">
              <varref fl="i62" loc="i,62,54,62,96" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i62" loc="i,62,3,62,25" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </assign>
        <contassign fl="f8" loc="f,8,18,8,19" dtype_id="9">
          <and fl="f8" loc="f,8,28,8,30" dtype_id="9">
            <ccast fl="f8" loc="f,8,20,8,27" dtype_id="9">
              <varref fl="f8" loc="f,8,20,8,27" name="mips_cpu.branch_decode" dtype_id="9"/>
            </ccast>
            <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                  <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                    <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                      <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                          <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                      <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                          <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                        <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                    <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
              </cond>
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
                  <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
                    <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                      <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                          <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                      <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                          <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                        <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
                    <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
              </cond>
            </eq>
          </and>
          <varref fl="f8" loc="f,8,9,8,17" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.write_data_execute" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </contassign>
        <contassign fl="p8" loc="p,8,18,8,19" dtype_id="9">
          <or fl="p8" loc="p,8,28,8,30" dtype_id="9">
            <ccast fl="p8" loc="p,8,20,8,27" dtype_id="9">
              <varref fl="p8" loc="p,8,20,8,27" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
            </ccast>
            <ccast fl="p8" loc="p,8,31,8,38" dtype_id="9">
              <varref fl="p8" loc="p,8,31,8,38" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="p8" loc="p,8,9,8,17" name="mips_cpu.flush_fetch_decode_register" dtype_id="9"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
                <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.program_counter_mux_1_out" dtype_id="2"/>
        </contassign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
            </ccast>
          </and>
          <assign fl="e65" loc="e,65,26,65,27" dtype_id="2">
            <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e65" loc="e,65,28,65,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                </cond>
                <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
              </cond>
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="9">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="9">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="11">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="11">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
            </cond>
            <varref fl="e65" loc="e,65,15,65,25" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
          </assign>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="13">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="13">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="13">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="7">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="7"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
            <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
              <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </not>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="7">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="7">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="7">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="7">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="7">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="7">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="7">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="7">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="7">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="11">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="7">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="7">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="7">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="11">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="7">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="7">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="7">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="18">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e68" loc="e,68,17,68,18" dtype_id="2">
          <ccast fl="e68" loc="e,68,35,68,36" dtype_id="2">
            <shiftr fl="e68" loc="e,68,35,68,36" dtype_id="7">
              <varref fl="e68" loc="e,68,19,68,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
              <const fl="e68" loc="e,68,39,68,41" name="6&apos;h20" dtype_id="19"/>
            </shiftr>
          </ccast>
          <varref fl="e68" loc="e,68,3,68,16" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e69" loc="e,69,17,69,18" dtype_id="2">
          <ccast fl="e69" loc="e,69,35,69,36" dtype_id="2">
            <varref fl="e69" loc="e,69,19,69,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
          </ccast>
          <varref fl="e69" loc="e,69,3,69,16" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
      </cfunc>
      <cfunc fl="r42" loc="r,42,3,42,23" name="_sequent__TOP__4">
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r43" loc="r,43,21,43,23" dtype_id="2">
          <varref fl="r43" loc="r,43,23,43,41" name="mips_cpu.write_data_execute" dtype_id="2"/>
          <varref fl="r43" loc="r,43,3,43,20" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t39" loc="t,39,27,39,29" dtype_id="2">
          <varref fl="t39" loc="t,39,30,39,50" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
          <varref fl="t39" loc="t,39,3,39,26" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q54" loc="q,54,21,54,23" dtype_id="2">
          <cond fl="q54" loc="q,54,27,54,28" dtype_id="2">
            <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
              <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="q54" loc="q,54,27,54,28" name="32&apos;h0" dtype_id="2"/>
            <varref fl="q70" loc="q,70,24,70,39" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
          </cond>
          <varref fl="q54" loc="q,54,4,54,20" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t33" loc="t,33,34,33,36" dtype_id="9">
          <varref fl="t33" loc="t,33,37,33,64" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
          <varref fl="t33" loc="t,33,3,33,33" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
        </assigndly>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r36" loc="r,36,23,36,25" dtype_id="9">
          <varref fl="r36" loc="r,36,26,36,46" name="mips_cpu.memory_write_execute" dtype_id="9"/>
          <varref fl="r36" loc="r,36,3,36,22" name="mips_cpu.memory_write_memory" dtype_id="9"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q50" loc="q,50,25,50,27" dtype_id="16">
          <cond fl="q50" loc="q,50,30,50,31" dtype_id="16">
            <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
              <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="q50" loc="q,50,30,50,31" name="6&apos;h0" dtype_id="16"/>
            <ccast fl="q66" loc="q,66,28,66,47" dtype_id="16">
              <varref fl="q66" loc="q,66,28,66,47" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </ccast>
          </cond>
          <varref fl="q50" loc="q,50,4,50,24" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q57" loc="q,57,26,57,28" dtype_id="2">
          <cond fl="q57" loc="q,57,32,57,33" dtype_id="2">
            <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
              <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="q57" loc="q,57,32,57,33" name="32&apos;h0" dtype_id="2"/>
            <varref fl="q73" loc="q,73,29,73,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
          </cond>
          <varref fl="q57" loc="q,57,4,57,25" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t38" loc="t,38,27,38,29" dtype_id="2">
          <varref fl="t38" loc="t,38,30,38,50" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
          <varref fl="t38" loc="t,38,3,38,26" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q47" loc="q,47,22,47,24" dtype_id="9">
          <and fl="q47" loc="q,47,25,47,26" dtype_id="9">
            <not fl="q47" loc="q,47,25,47,26" dtype_id="9">
              <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
                <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="q63" loc="q,63,25,63,41" dtype_id="9">
              <varref fl="q63" loc="q,63,25,63,41" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="q47" loc="q,47,4,47,21" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q48" loc="q,48,33,48,35" dtype_id="9">
          <and fl="q48" loc="q,48,36,48,37" dtype_id="9">
            <not fl="q48" loc="q,48,36,48,37" dtype_id="9">
              <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
                <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="q64" loc="q,64,36,64,63" dtype_id="9">
              <varref fl="q64" loc="q,64,36,64,63" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="q48" loc="q,48,4,48,32" name="mips_cpu.register_destination_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q58" loc="q,58,26,58,28" dtype_id="2">
          <cond fl="q58" loc="q,58,32,58,33" dtype_id="2">
            <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
              <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="q58" loc="q,58,32,58,33" name="32&apos;h0" dtype_id="2"/>
            <varref fl="q74" loc="q,74,29,74,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
          </cond>
          <varref fl="q58" loc="q,58,4,58,25" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </assigndly>
        <comment fl="s15" loc="s,15,2,15,11" name="ALWAYS"/>
        <if fl="s17" loc="s,17,3,17,5">
          <and fl="s17" loc="s,17,6,17,7" dtype_id="9">
            <const fl="s17" loc="s,17,6,17,7" name="32&apos;h1" dtype_id="2"/>
            <not fl="s17" loc="s,17,6,17,7" dtype_id="9">
              <ccast fl="s17" loc="s,17,7,17,13" dtype_id="9">
                <varref fl="s17" loc="s,17,7,17,13" name="mips_cpu.stall_decode" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <assigndly fl="s20" loc="s,20,38,20,40" dtype_id="2">
            <cond fl="s20" loc="s,20,44,20,45" dtype_id="2">
              <ccast fl="s18" loc="s,18,7,18,12" dtype_id="9">
                <varref fl="s18" loc="s,18,7,18,12" name="mips_cpu.flush_fetch_decode_register" dtype_id="9"/>
              </ccast>
              <const fl="s20" loc="s,20,44,20,45" name="32&apos;h0" dtype_id="2"/>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
                  <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
              </add>
            </cond>
            <varref fl="s20" loc="s,20,5,20,37" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t40" loc="t,40,23,40,25" dtype_id="2">
          <varref fl="t40" loc="t,40,26,40,42" name="data_readdata" dtype_id="2"/>
          <varref fl="t40" loc="t,40,3,40,22" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t32" loc="t,32,32,32,34" dtype_id="9">
          <varref fl="t32" loc="t,32,34,32,59" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
          <varref fl="t32" loc="t,32,3,32,31" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
        </assigndly>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t36" loc="t,36,24,36,26" dtype_id="2">
          <varref fl="t36" loc="t,36,27,36,44" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
          <varref fl="t36" loc="t,36,3,36,23" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q52" loc="q,52,15,52,17" dtype_id="13">
          <cond fl="q52" loc="q,52,20,52,21" dtype_id="13">
            <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
              <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="q52" loc="q,52,20,52,21" name="32&apos;h0" dtype_id="13"/>
            <and fl="q52" loc="q,52,20,52,21" dtype_id="13">
              <const fl="q52" loc="q,52,20,52,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c67" loc="c,67,40,67,41" dtype_id="13">
                <varref fl="c67" loc="c,67,22,67,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                <const fl="c67" loc="c,67,44,67,46" name="5&apos;hb" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="q52" loc="q,52,4,52,14" name="mips_cpu.Rd_execute" dtype_id="13"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q53" loc="q,53,15,53,17" dtype_id="13">
          <cond fl="q53" loc="q,53,20,53,21" dtype_id="13">
            <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
              <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="q53" loc="q,53,20,53,21" name="32&apos;h0" dtype_id="13"/>
            <and fl="q53" loc="q,53,20,53,21" dtype_id="13">
              <const fl="q53" loc="q,53,20,53,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="q53" loc="q,53,4,53,14" name="mips_cpu.Rs_execute" dtype_id="13"/>
        </assigndly>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t37" loc="t,37,28,37,30" dtype_id="13">
          <varref fl="t37" loc="t,37,31,37,52" name="mips_cpu.write_register_memory" dtype_id="13"/>
          <varref fl="t37" loc="t,37,3,37,27" name="mips_cpu.write_register_writeback" dtype_id="13"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q51" loc="q,51,15,51,17" dtype_id="13">
          <cond fl="q51" loc="q,51,20,51,21" dtype_id="13">
            <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
              <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
            </ccast>
            <const fl="q51" loc="q,51,20,51,21" name="32&apos;h0" dtype_id="13"/>
            <and fl="q51" loc="q,51,20,51,21" dtype_id="13">
              <const fl="q51" loc="q,51,20,51,21" name="32&apos;h1f" dtype_id="2"/>
              <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
              </shiftr>
            </and>
          </cond>
          <varref fl="q51" loc="q,51,4,51,14" name="mips_cpu.Rt_execute" dtype_id="13"/>
        </assigndly>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t31" loc="t,31,28,31,30" dtype_id="9">
          <varref fl="t31" loc="t,31,31,31,52" name="mips_cpu.register_write_memory" dtype_id="9"/>
          <varref fl="t31" loc="t,31,3,31,27" name="mips_cpu.register_write_writeback" dtype_id="9"/>
        </assigndly>
        <contassign fl="c145" loc="c,145,24,145,25" dtype_id="2">
          <varref fl="c145" loc="c,145,26,145,43" name="mips_cpu.write_data_memory" dtype_id="2"/>
          <varref fl="c145" loc="c,145,9,145,23" name="data_writedata" dtype_id="2"/>
        </contassign>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r42" loc="r,42,24,42,26" dtype_id="2">
          <varref fl="r42" loc="r,42,26,42,47" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
          <varref fl="r42" loc="r,42,3,42,23" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r37" loc="r,37,31,37,33" dtype_id="9">
          <varref fl="r37" loc="r,37,34,37,62" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
          <varref fl="r37" loc="r,37,3,37,30" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
        </assigndly>
        <contassign fl="c146" loc="c,146,20,146,21" dtype_id="9">
          <varref fl="c146" loc="c,146,22,146,41" name="mips_cpu.memory_write_memory" dtype_id="9"/>
          <varref fl="c146" loc="c,146,9,146,19" name="data_write" dtype_id="9"/>
        </contassign>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q46" loc="q,46,25,46,27" dtype_id="9">
          <and fl="q46" loc="q,46,28,46,29" dtype_id="9">
            <not fl="q46" loc="q,46,28,46,29" dtype_id="9">
              <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
                <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="q62" loc="q,62,28,62,47" dtype_id="9">
              <varref fl="q62" loc="q,62,28,62,47" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="q46" loc="q,46,4,46,24" name="mips_cpu.memory_write_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r41" loc="r,41,24,41,26" dtype_id="2">
          <varref fl="r41" loc="r,41,26,41,47" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
          <varref fl="r41" loc="r,41,3,41,23" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="m9" loc="m,9,2,9,11" name="ALWAYS"/>
        <if fl="m10" loc="m,10,3,10,5">
          <and fl="m10" loc="m,10,7,10,8" dtype_id="9">
            <const fl="m10" loc="m,10,7,10,8" name="32&apos;h1" dtype_id="2"/>
            <not fl="m10" loc="m,10,7,10,8" dtype_id="9">
              <ccast fl="m10" loc="m,10,8,10,14" dtype_id="9">
                <varref fl="m10" loc="m,10,8,10,14" name="mips_cpu.stall_fetch" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <assigndly fl="m11" loc="m,11,19,11,21" dtype_id="2">
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
                <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
              </ccast>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.program_counter_mux_1_out" dtype_id="2"/>
            </cond>
            <varref fl="m11" loc="m,11,4,11,18" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r35" loc="r,35,29,35,31" dtype_id="9">
          <varref fl="r35" loc="r,35,32,35,58" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
          <varref fl="r35" loc="r,35,3,35,28" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
        </assigndly>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r40" loc="r,40,21,40,23" dtype_id="2">
          <varref fl="r40" loc="r,40,23,40,41" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
          <varref fl="r40" loc="r,40,3,40,20" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </assigndly>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r44" loc="r,44,25,44,27" dtype_id="13">
          <varref fl="r44" loc="r,44,27,44,49" name="mips_cpu.write_register_execute" dtype_id="13"/>
          <varref fl="r44" loc="r,44,3,44,24" name="mips_cpu.write_register_memory" dtype_id="13"/>
        </assigndly>
        <comment fl="s15" loc="s,15,2,15,11" name="ALWAYS"/>
        <if fl="s17" loc="s,17,3,17,5">
          <and fl="s17" loc="s,17,6,17,7" dtype_id="9">
            <const fl="s17" loc="s,17,6,17,7" name="32&apos;h1" dtype_id="2"/>
            <not fl="s17" loc="s,17,6,17,7" dtype_id="9">
              <ccast fl="s17" loc="s,17,7,17,13" dtype_id="9">
                <varref fl="s17" loc="s,17,7,17,13" name="mips_cpu.stall_decode" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <assigndly fl="s19" loc="s,19,24,19,26" dtype_id="2">
            <cond fl="s19" loc="s,19,27,19,28" dtype_id="11">
              <ccast fl="s18" loc="s,18,7,18,12" dtype_id="9">
                <varref fl="s18" loc="s,18,7,18,12" name="mips_cpu.flush_fetch_decode_register" dtype_id="9"/>
              </ccast>
              <const fl="s19" loc="s,19,27,19,28" name="32&apos;sh0" dtype_id="11"/>
              <varref fl="s22" loc="s,22,27,22,44" name="instr_readdata" dtype_id="2"/>
            </cond>
            <varref fl="s19" loc="s,19,5,19,23" name="mips_cpu.instruction_decode" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r34" loc="r,34,25,34,27" dtype_id="9">
          <varref fl="r34" loc="r,34,28,34,50" name="mips_cpu.register_write_execute" dtype_id="9"/>
          <varref fl="r34" loc="r,34,3,34,24" name="mips_cpu.register_write_memory" dtype_id="9"/>
        </assigndly>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.read_data_writeback" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.result_writeback" dtype_id="2"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="13">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="13">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.register_destination_execute" dtype_id="9"/>
            </ccast>
            <ccast fl="k13" loc="k,13,32,13,39" dtype_id="13">
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.Rd_execute" dtype_id="13"/>
            </ccast>
            <ccast fl="k13" loc="k,13,42,13,49" dtype_id="13">
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.Rt_execute" dtype_id="13"/>
            </ccast>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </contassign>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q49" loc="q,49,33,49,35" dtype_id="9">
          <and fl="q49" loc="q,49,36,49,37" dtype_id="9">
            <not fl="q49" loc="q,49,36,49,37" dtype_id="9">
              <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
                <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="q65" loc="q,65,36,65,63" dtype_id="9">
              <varref fl="q65" loc="q,65,36,65,63" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="q49" loc="q,49,4,49,32" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
        </assigndly>
        <contassign fl="c150" loc="c,150,23,150,24" dtype_id="2">
          <varref fl="c150" loc="c,150,25,150,46" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          <varref fl="c150" loc="c,150,9,150,22" name="instr_address" dtype_id="2"/>
        </contassign>
        <comment fl="t30" loc="t,30,2,30,11" name="ALWAYS"/>
        <assigndly fl="t34" loc="t,34,46,34,48" dtype_id="9">
          <varref fl="t34" loc="t,34,49,34,88" name="mips_cpu.program_counter_multiplexer_jump_memory" dtype_id="9"/>
          <varref fl="t34" loc="t,34,3,34,45" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
        </assigndly>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q45" loc="q,45,31,45,33" dtype_id="9">
          <and fl="q45" loc="q,45,34,45,35" dtype_id="9">
            <not fl="q45" loc="q,45,34,45,35" dtype_id="9">
              <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
                <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="q61" loc="q,61,34,61,59" dtype_id="9">
              <varref fl="q61" loc="q,61,34,61,59" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="q45" loc="q,45,4,45,30" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
        </assigndly>
        <contassign fl="c144" loc="c,144,22,144,23" dtype_id="2">
          <varref fl="c144" loc="c,144,24,144,41" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
          <varref fl="c144" loc="c,144,9,144,21" name="data_address" dtype_id="2"/>
        </contassign>
        <contassign fl="o6" loc="o,6,25,6,26" dtype_id="2">
          <or fl="o6" loc="o,6,49,6,50" dtype_id="2">
            <and fl="o6" loc="o,6,31,6,32" dtype_id="12">
              <const fl="o6" loc="o,6,49,6,50" name="32&apos;hffff0000" dtype_id="2"/>
              <shiftl fl="o6" loc="o,6,49,6,50" dtype_id="2">
                <negate fl="o6" loc="o,6,31,6,32" dtype_id="12">
                  <ccast fl="o6" loc="o,6,43,6,44" dtype_id="9">
                    <and fl="o6" loc="o,6,43,6,44" dtype_id="9">
                      <const fl="o6" loc="o,6,43,6,44" name="32&apos;h1" dtype_id="2"/>
                      <shiftr fl="o6" loc="o,6,43,6,44" dtype_id="9">
                        <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="o6" loc="o,6,44,6,46" name="32&apos;hf" dtype_id="2"/>
                      </shiftr>
                    </and>
                  </ccast>
                </negate>
                <const fl="o6" loc="o,6,49,6,50" name="32&apos;h10" dtype_id="2"/>
              </shiftl>
            </and>
            <and fl="c69" loc="c,69,40,69,41" dtype_id="12">
              <const fl="c69" loc="c,69,40,69,41" name="32&apos;hffff" dtype_id="2"/>
              <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
            </and>
          </or>
          <varref fl="o6" loc="o,6,9,6,24" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </contassign>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q44" loc="q,44,27,44,29" dtype_id="9">
          <and fl="q44" loc="q,44,30,44,31" dtype_id="9">
            <not fl="q44" loc="q,44,30,44,31" dtype_id="9">
              <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
                <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="q60" loc="q,60,30,60,51" dtype_id="9">
              <varref fl="q60" loc="q,60,30,60,51" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="q44" loc="q,44,4,44,26" name="mips_cpu.register_write_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="i29" loc="i,29,2,29,13" name="ALWAYS"/>
        <assign fl="i32" loc="i,32,43,32,44" dtype_id="15">
          <cond fl="i32" loc="i,32,45,32,50" dtype_id="15">
            <and fl="i31" loc="i,31,65,31,67" dtype_id="9">
              <and fl="i31" loc="i,31,24,31,26" dtype_id="9">
                <neq fl="i31" loc="i,31,19,31,21" dtype_id="9">
                  <const fl="i31" loc="i,31,21,31,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i31" loc="i,31,8,31,18" dtype_id="13">
                    <varref fl="i31" loc="i,31,8,31,18" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i31" loc="i,31,39,31,41" dtype_id="9">
                  <ccast fl="i31" loc="i,31,28,31,38" dtype_id="13">
                    <varref fl="i31" loc="i,31,28,31,38" name="mips_cpu.Rs_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i31" loc="i,31,42,31,63" dtype_id="13">
                    <varref fl="i31" loc="i,31,42,31,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i31" loc="i,31,68,31,89" dtype_id="9">
                <varref fl="i31" loc="i,31,68,31,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i32" loc="i,32,45,32,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i34" loc="i,34,45,34,50" dtype_id="15">
              <and fl="i33" loc="i,33,77,33,79" dtype_id="9">
                <and fl="i33" loc="i,33,33,33,35" dtype_id="9">
                  <neq fl="i33" loc="i,33,28,33,30" dtype_id="9">
                    <const fl="i33" loc="i,33,30,33,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i33" loc="i,33,17,33,27" dtype_id="13">
                      <varref fl="i33" loc="i,33,17,33,27" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i33" loc="i,33,48,33,50" dtype_id="9">
                    <ccast fl="i33" loc="i,33,37,33,47" dtype_id="13">
                      <varref fl="i33" loc="i,33,37,33,47" name="mips_cpu.Rs_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i33" loc="i,33,51,33,75" dtype_id="13">
                      <varref fl="i33" loc="i,33,51,33,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i33" loc="i,33,80,33,104" dtype_id="9">
                  <varref fl="i33" loc="i,33,80,33,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i34" loc="i,34,45,34,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i36" loc="i,36,45,36,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i32" loc="i,32,4,32,42" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </assign>
        <comment fl="i29" loc="i,29,2,29,13" name="ALWAYS"/>
        <assign fl="i40" loc="i,40,43,40,44" dtype_id="15">
          <cond fl="i40" loc="i,40,45,40,50" dtype_id="15">
            <and fl="i39" loc="i,39,65,39,67" dtype_id="9">
              <and fl="i39" loc="i,39,24,39,26" dtype_id="9">
                <neq fl="i39" loc="i,39,19,39,21" dtype_id="9">
                  <const fl="i39" loc="i,39,21,39,22" name="5&apos;h0" dtype_id="13"/>
                  <ccast fl="i39" loc="i,39,8,39,18" dtype_id="13">
                    <varref fl="i39" loc="i,39,8,39,18" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                </neq>
                <eq fl="i39" loc="i,39,39,39,41" dtype_id="9">
                  <ccast fl="i39" loc="i,39,28,39,38" dtype_id="13">
                    <varref fl="i39" loc="i,39,28,39,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                  </ccast>
                  <ccast fl="i39" loc="i,39,42,39,63" dtype_id="13">
                    <varref fl="i39" loc="i,39,42,39,63" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i39" loc="i,39,68,39,89" dtype_id="9">
                <varref fl="i39" loc="i,39,68,39,89" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <const fl="i40" loc="i,40,45,40,50" name="2&apos;h2" dtype_id="15"/>
            <cond fl="i42" loc="i,42,45,42,50" dtype_id="15">
              <and fl="i41" loc="i,41,77,41,79" dtype_id="9">
                <and fl="i41" loc="i,41,33,41,35" dtype_id="9">
                  <neq fl="i41" loc="i,41,28,41,30" dtype_id="9">
                    <const fl="i41" loc="i,41,30,41,31" name="5&apos;h0" dtype_id="13"/>
                    <ccast fl="i41" loc="i,41,17,41,27" dtype_id="13">
                      <varref fl="i41" loc="i,41,17,41,27" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                  </neq>
                  <eq fl="i41" loc="i,41,48,41,50" dtype_id="9">
                    <ccast fl="i41" loc="i,41,37,41,47" dtype_id="13">
                      <varref fl="i41" loc="i,41,37,41,47" name="mips_cpu.Rt_execute" dtype_id="13"/>
                    </ccast>
                    <ccast fl="i41" loc="i,41,51,41,75" dtype_id="13">
                      <varref fl="i41" loc="i,41,51,41,75" name="mips_cpu.write_register_writeback" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i41" loc="i,41,80,41,104" dtype_id="9">
                  <varref fl="i41" loc="i,41,80,41,104" name="mips_cpu.register_write_writeback" dtype_id="9"/>
                </ccast>
              </and>
              <const fl="i42" loc="i,42,45,42,50" name="2&apos;h1" dtype_id="15"/>
              <const fl="i44" loc="i,44,45,44,50" name="2&apos;h0" dtype_id="15"/>
            </cond>
          </cond>
          <varref fl="i40" loc="i,40,4,40,42" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </assign>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_A_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </assign>
        <comment fl="l15" loc="l,15,2,15,13" name="ALWAYS"/>
        <assign fl="l20" loc="l,20,21,20,22" dtype_id="2">
          <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
            <and fl="l16" loc="l,16,8,16,15" dtype_id="2">
              <const fl="l16" loc="l,16,8,16,15" name="32&apos;h2" dtype_id="2"/>
              <ccast fl="l16" loc="l,16,8,16,15" dtype_id="15">
                <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="15"/>
              </ccast>
            </and>
            <cond fl="l20" loc="l,20,23,20,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l20" loc="l,20,23,20,30" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
              <varref fl="l19" loc="l,19,23,19,30" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            </cond>
            <cond fl="l18" loc="l,18,23,18,30" dtype_id="2">
              <and fl="l16" loc="l,16,8,16,15" dtype_id="17">
                <const fl="l16" loc="l,16,8,16,15" name="32&apos;h1" dtype_id="2"/>
                <ccast fl="l16" loc="l,16,8,16,15" dtype_id="9">
                  <varref fl="l16" loc="l,16,8,16,15" name="mips_cpu.forward_B_execute" dtype_id="17"/>
                </ccast>
              </and>
              <varref fl="l18" loc="l,18,23,18,30" name="mips_cpu.result_writeback" dtype_id="2"/>
              <varref fl="l17" loc="l,17,24,17,31" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
            </cond>
          </cond>
          <varref fl="l20" loc="l,20,12,20,20" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </assign>
        <comment fl="r33" loc="r,33,2,33,11" name="ALWAYS"/>
        <assigndly fl="r38" loc="r,38,43,38,45" dtype_id="9">
          <varref fl="r38" loc="r,38,46,38,86" name="mips_cpu.program_counter_multiplexer_jump_execute" dtype_id="9"/>
          <varref fl="r38" loc="r,38,3,38,42" name="mips_cpu.program_counter_multiplexer_jump_memory" dtype_id="9"/>
        </assigndly>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.write_data_execute" dtype_id="2"/>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </contassign>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e30" loc="e,30,14,30,15" dtype_id="2">
          <const fl="e30" loc="e,30,19,30,20" name="32&apos;h0" dtype_id="2"/>
          <varref fl="e30" loc="e,30,3,30,13" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
              <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
            </ccast>
          </and>
          <assign fl="e65" loc="e,65,26,65,27" dtype_id="2">
            <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e65" loc="e,65,28,65,35" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <varref fl="e65" loc="e,65,28,65,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                </cond>
                <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
              </cond>
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <cond fl="e64" loc="e,64,48,64,49" dtype_id="2">
                        <lt fl="e64" loc="e,64,37,64,38" dtype_id="9">
                          <varref fl="e64" loc="e,64,29,64,36" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e64" loc="e,64,39,64,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </lt>
                        <const fl="e64" loc="e,64,50,64,51" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e64" loc="e,64,73,64,74" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                      <cond fl="e63" loc="e,63,66,63,67" dtype_id="2">
                        <lts fl="e63" loc="e,63,46,63,47" dtype_id="9">
                          <varref fl="e63" loc="e,63,37,63,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                          <varref fl="e63" loc="e,63,56,63,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                        </lts>
                        <const fl="e63" loc="e,63,68,63,69" name="32&apos;h1" dtype_id="2"/>
                        <const fl="e63" loc="e,63,91,63,92" name="32&apos;h0" dtype_id="2"/>
                      </cond>
                    </cond>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e62" loc="e,62,28,62,29" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <not fl="e62" loc="e,62,28,62,29" dtype_id="2">
                        <or fl="e62" loc="e,62,37,62,38" dtype_id="2">
                          <varref fl="e62" loc="e,62,30,62,37" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <varref fl="e62" loc="e,62,38,62,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        </or>
                      </not>
                      <xnor fl="e61" loc="e,61,36,61,38" dtype_id="2">
                        <varref fl="e61" loc="e,61,28,61,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e61" loc="e,61,39,61,46" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </xnor>
                    </cond>
                    <cond fl="e60" loc="e,60,36,60,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <or fl="e60" loc="e,60,36,60,37" dtype_id="2">
                        <varref fl="e60" loc="e,60,28,60,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e60" loc="e,60,38,60,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </or>
                      <and fl="e59" loc="e,59,36,59,37" dtype_id="2">
                        <varref fl="e59" loc="e,59,28,59,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e59" loc="e,59,38,59,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </and>
                    </cond>
                  </cond>
                  <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e58" loc="e,58,36,58,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <sub fl="e58" loc="e,58,36,58,37" dtype_id="2">
                        <varref fl="e58" loc="e,58,28,58,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e58" loc="e,58,38,58,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </sub>
                      <sub fl="e57" loc="e,57,45,57,46" dtype_id="11">
                        <varref fl="e57" loc="e,57,36,57,43" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e57" loc="e,57,55,57,62" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </sub>
                    </cond>
                    <cond fl="e56" loc="e,56,36,56,37" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <add fl="e56" loc="e,56,36,56,37" dtype_id="2">
                        <varref fl="e56" loc="e,56,28,56,35" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                        <varref fl="e56" loc="e,56,38,56,45" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                      </add>
                      <add fl="e55" loc="e,55,46,55,47" dtype_id="11">
                        <varref fl="e55" loc="e,55,37,55,44" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                        <varref fl="e55" loc="e,55,56,55,63" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                      </add>
                    </cond>
                  </cond>
                </cond>
              </cond>
            </cond>
            <varref fl="e65" loc="e,65,15,65,25" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
          </assign>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
                </assign>
              </if>
              <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <varref fl="e44" loc="e,44,28,44,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                </cond>
                <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
              </assign>
            </if>
            <assign fl="e66" loc="e,66,24,66,25" dtype_id="2">
              <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                  <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                    <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                  </ccast>
                </and>
                <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                  <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    <varref fl="e40" loc="e,40,28,40,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                  </cond>
                </cond>
                <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h4" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e38" loc="e,38,37,38,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e38" loc="e,38,37,38,40" dtype_id="2">
                        <varref fl="e38" loc="e,38,29,38,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e38" loc="e,38,48,38,49" dtype_id="13">
                          <const fl="e38" loc="e,38,48,38,49" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e38" loc="e,38,41,38,48" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                      <shiftr fl="e37" loc="e,37,37,37,39" dtype_id="2">
                        <varref fl="e37" loc="e,37,29,37,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e37" loc="e,37,47,37,48" dtype_id="13">
                          <const fl="e37" loc="e,37,47,37,48" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e37" loc="e,37,40,37,47" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftr>
                    </cond>
                    <cond fl="e66" loc="e,66,29,66,30" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                      <shiftl fl="e36" loc="e,36,36,36,38" dtype_id="2">
                        <varref fl="e36" loc="e,36,28,36,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e36" loc="e,36,46,36,47" dtype_id="13">
                          <const fl="e36" loc="e,36,46,36,47" name="32&apos;h1f" dtype_id="2"/>
                          <varref fl="e36" loc="e,36,39,36,46" name="mips_cpu.source_A_ALU_execute" dtype_id="13"/>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                  <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                    </and>
                    <cond fl="e35" loc="e,35,37,35,40" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e35" loc="e,35,37,35,40" dtype_id="2">
                        <varref fl="e35" loc="e,35,29,35,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <const fl="e66" loc="e,66,29,66,30" name="32&apos;h0" dtype_id="2"/>
                    </cond>
                    <cond fl="e34" loc="e,34,36,34,38" dtype_id="2">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <shiftr fl="e34" loc="e,34,36,34,38" dtype_id="2">
                        <varref fl="e34" loc="e,34,28,34,35" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftr>
                      <shiftl fl="e33" loc="e,33,37,33,39" dtype_id="2">
                        <varref fl="e33" loc="e,33,29,33,36" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                        <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
                          <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
                          <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
                            <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
                          </shiftr>
                        </and>
                      </shiftl>
                    </cond>
                  </cond>
                </cond>
              </cond>
              <varref fl="e66" loc="e,66,13,66,23" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
            </assign>
          </if>
        </if>
        <comment fl="e29" loc="e,29,2,29,13" name="ALWAYS"/>
        <assign fl="e31" loc="e,31,20,31,21" dtype_id="7">
          <const fl="e31" loc="e,31,25,31,26" name="64&apos;h0" dtype_id="7"/>
          <varref fl="e31" loc="e,31,3,31,19" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </assign>
        <if fl="e32" loc="e,32,8,32,21">
          <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
            <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
            <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
              <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h5" dtype_id="2"/>
              </shiftr>
            </not>
          </and>
          <if fl="e32" loc="e,32,8,32,21">
            <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
              <const fl="e32" loc="e,32,8,32,21" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
              </ccast>
            </and>
            <if fl="e32" loc="e,32,8,32,21">
              <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                <const fl="e32" loc="e,32,8,32,21" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                  <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="e32" loc="e,32,8,32,21">
                <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                  <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                  <not fl="e32" loc="e,32,8,32,21" dtype_id="17">
                    <shiftr fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                      </ccast>
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    </shiftr>
                  </not>
                </and>
                <if fl="e32" loc="e,32,8,32,21">
                  <and fl="e32" loc="e,32,8,32,21" dtype_id="2">
                    <const fl="e32" loc="e,32,8,32,21" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="e32" loc="e,32,8,32,21" dtype_id="16">
                      <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="e32" loc="e,32,8,32,21">
                    <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                      <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                        <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="e52" loc="e,52,22,52,23" dtype_id="7">
                      <shiftl fl="e52" loc="e,52,42,52,43" dtype_id="7">
                        <ccast fl="e52" loc="e,52,42,52,43" dtype_id="7">
                          <ccast fl="e52" loc="e,52,33,52,34" dtype_id="2">
                            <div fl="e52" loc="e,52,33,52,34" dtype_id="2">
                              <varref fl="e52" loc="e,52,25,52,32" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e52" loc="e,52,35,52,42" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </div>
                          </ccast>
                        </ccast>
                        <const fl="e52" loc="e,52,42,52,43" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e52" loc="e,52,5,52,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e53" loc="e,53,22,53,23" dtype_id="7">
                      <add fl="e53" loc="e,53,41,53,42" dtype_id="7">
                        <varref fl="e53" loc="e,53,24,53,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e53" loc="e,53,54,53,55" dtype_id="7">
                          <ccast fl="e53" loc="e,53,63,53,64" dtype_id="2">
                            <moddiv fl="e53" loc="e,53,63,53,64" dtype_id="2">
                              <varref fl="e53" loc="e,53,55,53,62" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                              <varref fl="e53" loc="e,53,65,53,72" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </moddiv>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e53" loc="e,53,5,53,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e48" loc="e,48,22,48,23" dtype_id="7">
                      <shiftl fl="e48" loc="e,48,61,48,62" dtype_id="7">
                        <ccast fl="e48" loc="e,48,61,48,62" dtype_id="7">
                          <ccast fl="e48" loc="e,48,42,48,43" dtype_id="2">
                            <divs fl="e48" loc="e,48,42,48,43" dtype_id="11">
                              <varref fl="e48" loc="e,48,33,48,40" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e48" loc="e,48,52,48,59" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </divs>
                          </ccast>
                        </ccast>
                        <const fl="e48" loc="e,48,61,48,62" name="32&apos;h20" dtype_id="2"/>
                      </shiftl>
                      <varref fl="e48" loc="e,48,5,48,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                    <assign fl="e49" loc="e,49,22,49,23" dtype_id="7">
                      <add fl="e49" loc="e,49,41,49,42" dtype_id="7">
                        <varref fl="e49" loc="e,49,24,49,40" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                        <ccast fl="e49" loc="e,49,54,49,55" dtype_id="7">
                          <ccast fl="e49" loc="e,49,72,49,73" dtype_id="2">
                            <moddivs fl="e49" loc="e,49,72,49,73" dtype_id="11">
                              <varref fl="e49" loc="e,49,63,49,70" name="mips_cpu.source_A_ALU_execute" dtype_id="11"/>
                              <varref fl="e49" loc="e,49,82,49,89" name="mips_cpu.source_B_ALU_execute" dtype_id="11"/>
                            </moddivs>
                          </ccast>
                        </ccast>
                      </add>
                      <varref fl="e49" loc="e,49,5,49,21" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                    </assign>
                  </if>
                  <assign fl="e46" loc="e,46,32,46,33" dtype_id="7">
                    <cond fl="e46" loc="e,46,51,46,52" dtype_id="7">
                      <and fl="e32" loc="e,32,8,32,21" dtype_id="17">
                        <const fl="e32" loc="e,32,8,32,21" name="32&apos;h1" dtype_id="2"/>
                        <ccast fl="e32" loc="e,32,8,32,21" dtype_id="9">
                          <varref fl="e32" loc="e,32,8,32,21" name="mips_cpu.ALU_function_execute" dtype_id="17"/>
                        </ccast>
                      </and>
                      <mul fl="e46" loc="e,46,51,46,52" dtype_id="7">
                        <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
                          <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
                            <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                        <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
                          <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
                            <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          </ccast>
                        </ccast>
                      </mul>
                      <muls fl="e45" loc="e,45,64,45,65" dtype_id="18">
                        <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
                          <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                              <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                                  <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                    <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                      <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                                        <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                                        <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                            <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                              <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                        <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
                          <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                              <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                                  <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                    <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                      <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                                      <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                                        <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                                        <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                                      </shiftr>
                                    </and>
                                  </ccast>
                                </negate>
                              </ccast>
                            </ccast>
                            <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
                          </shiftl>
                          <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                            <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                              <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                            </ccast>
                          </ccast>
                        </or>
                      </muls>
                    </cond>
                    <varref fl="e46" loc="e,46,15,46,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
        </if>
        <assign fl="e68" loc="e,68,17,68,18" dtype_id="2">
          <ccast fl="e68" loc="e,68,35,68,36" dtype_id="2">
            <shiftr fl="e68" loc="e,68,35,68,36" dtype_id="7">
              <varref fl="e68" loc="e,68,19,68,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
              <const fl="e68" loc="e,68,39,68,41" name="6&apos;h20" dtype_id="19"/>
            </shiftr>
          </ccast>
          <varref fl="e68" loc="e,68,3,68,16" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </assign>
        <assign fl="e69" loc="e,69,17,69,18" dtype_id="2">
          <ccast fl="e69" loc="e,69,35,69,36" dtype_id="2">
            <varref fl="e69" loc="e,69,19,69,35" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
          </ccast>
          <varref fl="e69" loc="e,69,3,69,16" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </assign>
        <comment fl="q42" loc="q,42,2,42,11" name="ALWAYS"/>
        <assigndly fl="q55" loc="q,55,45,55,47" dtype_id="9">
          <and fl="q55" loc="q,55,48,55,49" dtype_id="9">
            <not fl="q55" loc="q,55,48,55,49" dtype_id="9">
              <ccast fl="q43" loc="q,43,6,43,11" dtype_id="9">
                <varref fl="q43" loc="q,43,6,43,11" name="mips_cpu.flush_execute_register" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="q71" loc="q,71,48,71,87" dtype_id="9">
              <varref fl="q71" loc="q,71,48,71,87" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="q55" loc="q,55,4,55,44" name="mips_cpu.program_counter_multiplexer_jump_execute" dtype_id="9"/>
        </assigndly>
        <comment fl="g21" loc="g,21,2,21,13" name="ALWAYS"/>
        <assign fl="g22" loc="g,22,6,22,7" dtype_id="16">
          <and fl="g22" loc="g,22,19,22,20" dtype_id="16">
            <const fl="g22" loc="g,22,19,22,20" name="32&apos;h3f" dtype_id="2"/>
            <shiftr fl="g22" loc="g,22,19,22,20" dtype_id="16">
              <varref fl="g22" loc="g,22,8,22,19" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="g22" loc="g,22,23,22,25" name="5&apos;h1a" dtype_id="14"/>
            </shiftr>
          </and>
          <varref fl="g22" loc="g,22,3,22,5" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </assign>
        <assign fl="g24" loc="g,24,9,24,10" dtype_id="16">
          <and fl="g24" loc="g,24,22,24,23" dtype_id="16">
            <const fl="g24" loc="g,24,22,24,23" name="32&apos;h3f" dtype_id="2"/>
            <varref fl="g24" loc="g,24,11,24,22" name="mips_cpu.instruction_decode" dtype_id="16"/>
          </and>
          <varref fl="g24" loc="g,24,3,24,8" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </assign>
        <if fl="g25" loc="g,25,8,25,10">
          <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
            <const fl="g25" loc="g,25,8,25,10" name="32&apos;h20" dtype_id="2"/>
            <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
              <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
            </ccast>
          </and>
          <if fl="g25" loc="g,25,8,25,10">
            <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
              <const fl="g25" loc="g,25,8,25,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
              </ccast>
            </and>
            <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
              <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
              <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </assign>
            <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
              <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
              <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </assign>
            <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
              <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </assign>
            <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
              <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
            </assign>
            <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
              <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
              <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
              <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </assign>
            <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
              <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
            </assign>
            <if fl="g25" loc="g,25,8,25,10">
              <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                <const fl="g25" loc="g,25,8,25,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                  <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                  <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                  <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                </assign>
                <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                  <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                  <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                </assign>
                <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                  <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                </assign>
                <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                  <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                </assign>
                <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                  <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                  <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                  <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                </assign>
                <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                  <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                </assign>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g103" loc="g,103,22,103,23" dtype_id="9">
                      <const fl="g103" loc="g,103,24,103,25" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g103" loc="g,103,5,103,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g104" loc="g,104,25,104,26" dtype_id="9">
                      <const fl="g104" loc="g,104,27,104,28" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g104" loc="g,104,5,104,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g105" loc="g,105,20,105,21" dtype_id="9">
                      <const fl="g105" loc="g,105,22,105,23" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g105" loc="g,105,5,105,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g106" loc="g,106,18,106,19" dtype_id="9">
                      <const fl="g106" loc="g,106,20,106,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g106" loc="g,106,5,106,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g107" loc="g,107,27,107,28" dtype_id="9">
                      <const fl="g107" loc="g,107,29,107,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g107" loc="g,107,5,107,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g108" loc="g,108,16,108,17" dtype_id="9">
                      <const fl="g108" loc="g,108,18,108,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g108" loc="g,108,5,108,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g109" loc="g,109,26,109,27" dtype_id="9">
                      <const fl="g109" loc="g,109,28,109,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g109" loc="g,109,5,109,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g110" loc="g,110,20,110,21" dtype_id="16">
                      <const fl="g110" loc="g,110,22,110,31" name="6&apos;h21" dtype_id="16"/>
                      <varref fl="g110" loc="g,110,5,110,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g111" loc="g,111,38,111,39" dtype_id="9">
                      <const fl="g111" loc="g,111,40,111,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g111" loc="g,111,5,111,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                </if>
              </if>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                  <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                  <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                </assign>
                <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                  <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                  <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                </assign>
                <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                  <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                </assign>
                <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                  <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                </assign>
                <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                  <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                  <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                  <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                </assign>
                <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                  <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                </assign>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g86" loc="g,86,22,86,23" dtype_id="9">
                      <const fl="g86" loc="g,86,24,86,25" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g86" loc="g,86,5,86,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g87" loc="g,87,25,87,26" dtype_id="9">
                      <const fl="g87" loc="g,87,27,87,28" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g87" loc="g,87,5,87,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g88" loc="g,88,20,88,21" dtype_id="9">
                      <const fl="g88" loc="g,88,22,88,23" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g88" loc="g,88,5,88,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g89" loc="g,89,18,89,19" dtype_id="9">
                      <const fl="g89" loc="g,89,20,89,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g89" loc="g,89,5,89,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g90" loc="g,90,27,90,28" dtype_id="9">
                      <const fl="g90" loc="g,90,29,90,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g90" loc="g,90,5,90,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g91" loc="g,91,16,91,17" dtype_id="9">
                      <const fl="g91" loc="g,91,18,91,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g91" loc="g,91,5,91,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g92" loc="g,92,26,92,27" dtype_id="9">
                      <const fl="g92" loc="g,92,28,92,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g92" loc="g,92,5,92,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g93" loc="g,93,20,93,21" dtype_id="16">
                      <const fl="g93" loc="g,93,22,93,31" name="6&apos;h21" dtype_id="16"/>
                      <varref fl="g93" loc="g,93,5,93,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g94" loc="g,94,38,94,39" dtype_id="9">
                      <const fl="g94" loc="g,94,40,94,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g94" loc="g,94,5,94,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                </if>
              </if>
            </if>
          </if>
          <if fl="g25" loc="g,25,8,25,10">
            <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
              <const fl="g25" loc="g,25,8,25,10" name="32&apos;h10" dtype_id="2"/>
              <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
              </ccast>
            </and>
            <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
              <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
              <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
            </assign>
            <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
              <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
              <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
            </assign>
            <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
              <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
            </assign>
            <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
              <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
            </assign>
            <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
              <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
            </assign>
            <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
              <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
              <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
            </assign>
            <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
              <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
              <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
            </assign>
            <if fl="g25" loc="g,25,8,25,10">
              <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                <const fl="g25" loc="g,25,8,25,10" name="32&apos;h8" dtype_id="2"/>
                <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                  <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                </ccast>
              </and>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g70" loc="g,70,22,70,23" dtype_id="9">
                      <const fl="g70" loc="g,70,24,70,25" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g70" loc="g,70,5,70,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g71" loc="g,71,25,71,26" dtype_id="9">
                      <const fl="g71" loc="g,71,27,71,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g71" loc="g,71,5,71,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g72" loc="g,72,20,72,21" dtype_id="9">
                      <const fl="g72" loc="g,72,22,72,23" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g72" loc="g,72,5,72,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g73" loc="g,73,18,73,19" dtype_id="9">
                      <const fl="g73" loc="g,73,20,73,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g73" loc="g,73,5,73,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g74" loc="g,74,27,74,28" dtype_id="9">
                      <const fl="g74" loc="g,74,29,74,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g74" loc="g,74,5,74,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g75" loc="g,75,16,75,17" dtype_id="9">
                      <const fl="g75" loc="g,75,18,75,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g75" loc="g,75,5,75,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g76" loc="g,76,26,76,27" dtype_id="9">
                      <const fl="g76" loc="g,76,28,76,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g76" loc="g,76,5,76,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g77" loc="g,77,20,77,21" dtype_id="16">
                      <const fl="g77" loc="g,77,22,77,31" name="6&apos;h3f" dtype_id="16"/>
                      <varref fl="g77" loc="g,77,5,77,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g78" loc="g,78,38,78,39" dtype_id="9">
                      <const fl="g78" loc="g,78,40,78,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g78" loc="g,78,5,78,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                </if>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g52" loc="g,52,22,52,23" dtype_id="9">
                      <const fl="g52" loc="g,52,24,52,25" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g52" loc="g,52,5,52,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g53" loc="g,53,25,53,26" dtype_id="9">
                      <const fl="g53" loc="g,53,27,53,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g53" loc="g,53,5,53,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g54" loc="g,54,20,54,21" dtype_id="9">
                      <const fl="g54" loc="g,54,22,54,23" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g54" loc="g,54,5,54,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g55" loc="g,55,18,55,19" dtype_id="9">
                      <const fl="g55" loc="g,55,20,55,21" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g55" loc="g,55,5,55,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g56" loc="g,56,27,56,28" dtype_id="9">
                      <const fl="g56" loc="g,56,29,56,30" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g56" loc="g,56,5,56,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g57" loc="g,57,16,57,17" dtype_id="9">
                      <const fl="g57" loc="g,57,18,57,19" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g57" loc="g,57,5,57,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g58" loc="g,58,26,58,27" dtype_id="9">
                      <const fl="g58" loc="g,58,28,58,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g58" loc="g,58,5,58,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g59" loc="g,59,20,59,21" dtype_id="16">
                      <const fl="g59" loc="g,59,22,59,31" name="6&apos;h21" dtype_id="16"/>
                      <varref fl="g59" loc="g,59,5,59,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g60" loc="g,60,38,60,39" dtype_id="9">
                      <const fl="g60" loc="g,60,40,60,41" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g60" loc="g,60,5,60,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                </if>
              </if>
              <if fl="g25" loc="g,25,8,25,10">
                <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                  <const fl="g25" loc="g,25,8,25,10" name="32&apos;h4" dtype_id="2"/>
                  <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                    <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                  </ccast>
                </and>
                <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                  <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                  <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                </assign>
                <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                  <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                  <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                </assign>
                <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                  <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                </assign>
                <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                  <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                </assign>
                <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                  <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                </assign>
                <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                  <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                  <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                </assign>
                <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                  <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                  <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                </assign>
                <if fl="g25" loc="g,25,8,25,10">
                  <and fl="g25" loc="g,25,8,25,10" dtype_id="2">
                    <const fl="g25" loc="g,25,8,25,10" name="32&apos;h2" dtype_id="2"/>
                    <ccast fl="g25" loc="g,25,8,25,10" dtype_id="16">
                      <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="16"/>
                    </ccast>
                  </and>
                  <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                    <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                    <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                    <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                    <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                    <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                    <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                    <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                  </assign>
                  <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                    <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                    <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                  </assign>
                  <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                    <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                    <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                  </assign>
                  <if fl="g25" loc="g,25,8,25,10">
                    <and fl="g25" loc="g,25,8,25,10" dtype_id="17">
                      <const fl="g25" loc="g,25,8,25,10" name="32&apos;h1" dtype_id="2"/>
                      <ccast fl="g25" loc="g,25,8,25,10" dtype_id="9">
                        <varref fl="g25" loc="g,25,8,25,10" name="mips_cpu.control_unit.op" dtype_id="17"/>
                      </ccast>
                    </and>
                    <assign fl="g117" loc="g,117,22,117,23" dtype_id="9">
                      <const fl="g117" loc="g,117,24,117,28" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g117" loc="g,117,5,117,19" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g118" loc="g,118,25,118,26" dtype_id="9">
                      <const fl="g118" loc="g,118,27,118,31" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g118" loc="g,118,5,118,23" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g119" loc="g,119,20,119,21" dtype_id="9">
                      <const fl="g119" loc="g,119,22,119,26" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g119" loc="g,119,5,119,17" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g120" loc="g,120,18,120,19" dtype_id="9">
                      <const fl="g120" loc="g,120,20,120,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g120" loc="g,120,5,120,14" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g121" loc="g,121,27,121,28" dtype_id="9">
                      <const fl="g121" loc="g,121,29,121,33" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g121" loc="g,121,5,121,25" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g122" loc="g,122,16,122,17" dtype_id="9">
                      <const fl="g122" loc="g,122,18,122,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g122" loc="g,122,5,122,11" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g123" loc="g,123,26,123,27" dtype_id="9">
                      <const fl="g123" loc="g,123,28,123,32" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g123" loc="g,123,5,123,25" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g124" loc="g,124,20,124,21" dtype_id="16">
                      <const fl="g124" loc="g,124,22,124,31" name="6&apos;h0" dtype_id="16"/>
                      <varref fl="g124" loc="g,124,5,124,17" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g125" loc="g,125,39,125,40" dtype_id="9">
                      <const fl="g125" loc="g,125,41,125,45" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g125" loc="g,125,5,125,37" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g27" loc="g,27,23,27,24" dtype_id="9">
                      <const fl="g27" loc="g,27,25,27,26" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g27" loc="g,27,6,27,20" name="mips_cpu.register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g28" loc="g,28,26,28,27" dtype_id="9">
                      <const fl="g28" loc="g,28,28,28,29" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g28" loc="g,28,6,28,24" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g29" loc="g,29,21,29,22" dtype_id="9">
                      <const fl="g29" loc="g,29,23,29,24" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g29" loc="g,29,6,29,18" name="mips_cpu.memory_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g30" loc="g,30,19,30,20" dtype_id="9">
                      <const fl="g30" loc="g,30,21,30,22" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g30" loc="g,30,6,30,15" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g31" loc="g,31,28,31,29" dtype_id="9">
                      <const fl="g31" loc="g,31,30,31,31" name="1&apos;h1" dtype_id="9"/>
                      <varref fl="g31" loc="g,31,6,31,26" name="mips_cpu.register_destination_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g32" loc="g,32,17,32,18" dtype_id="9">
                      <const fl="g32" loc="g,32,19,32,20" name="1&apos;h0" dtype_id="9"/>
                      <varref fl="g32" loc="g,32,6,32,12" name="mips_cpu.branch_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g33" loc="g,33,27,33,28" dtype_id="9">
                      <or fl="g33" loc="g,33,94,33,96" dtype_id="9">
                        <or fl="g33" loc="g,33,72,33,74" dtype_id="9">
                          <or fl="g33" loc="g,33,50,33,52" dtype_id="9">
                            <eq fl="g33" loc="g,33,37,33,39" dtype_id="9">
                              <const fl="g33" loc="g,33,40,33,49" name="6&apos;h18" dtype_id="16"/>
                              <ccast fl="g33" loc="g,33,31,33,36" dtype_id="16">
                                <varref fl="g33" loc="g,33,31,33,36" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                              </ccast>
                            </eq>
                            <eq fl="g33" loc="g,33,59,33,61" dtype_id="9">
                              <const fl="g33" loc="g,33,62,33,71" name="6&apos;h19" dtype_id="16"/>
                              <ccast fl="g33" loc="g,33,53,33,58" dtype_id="16">
                                <varref fl="g33" loc="g,33,53,33,58" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                              </ccast>
                            </eq>
                          </or>
                          <eq fl="g33" loc="g,33,81,33,83" dtype_id="9">
                            <const fl="g33" loc="g,33,84,33,93" name="6&apos;h1a" dtype_id="16"/>
                            <ccast fl="g33" loc="g,33,75,33,80" dtype_id="16">
                              <varref fl="g33" loc="g,33,75,33,80" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                            </ccast>
                          </eq>
                        </or>
                        <eq fl="g33" loc="g,33,103,33,105" dtype_id="9">
                          <const fl="g33" loc="g,33,106,33,115" name="6&apos;h1b" dtype_id="16"/>
                          <ccast fl="g33" loc="g,33,97,33,102" dtype_id="16">
                            <varref fl="g33" loc="g,33,97,33,102" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="g33" loc="g,33,6,33,26" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
                    </assign>
                    <assign fl="g34" loc="g,34,21,34,22" dtype_id="16">
                      <varref fl="g34" loc="g,34,23,34,28" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                      <varref fl="g34" loc="g,34,6,34,18" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
                    </assign>
                    <assign fl="g35" loc="g,35,39,35,40" dtype_id="9">
                      <or fl="g35" loc="g,35,63,35,65" dtype_id="9">
                        <eq fl="g35" loc="g,35,49,35,51" dtype_id="9">
                          <const fl="g35" loc="g,35,53,35,62" name="6&apos;h8" dtype_id="16"/>
                          <ccast fl="g35" loc="g,35,43,35,48" dtype_id="16">
                            <varref fl="g35" loc="g,35,43,35,48" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                          </ccast>
                        </eq>
                        <eq fl="g35" loc="g,35,72,35,74" dtype_id="9">
                          <const fl="g35" loc="g,35,75,35,84" name="6&apos;h9" dtype_id="16"/>
                          <ccast fl="g35" loc="g,35,66,35,71" dtype_id="16">
                            <varref fl="g35" loc="g,35,66,35,71" name="mips_cpu.control_unit.funct" dtype_id="16"/>
                          </ccast>
                        </eq>
                      </or>
                      <varref fl="g35" loc="g,35,6,35,38" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
                    </assign>
                  </if>
                </if>
              </if>
            </if>
          </if>
        </if>
        <comment fl="i29" loc="i,29,2,29,13" name="ALWAYS"/>
        <assign fl="i49" loc="i,49,11,49,12" dtype_id="9">
          <and fl="i49" loc="i,49,70,49,72" dtype_id="9">
            <or fl="i49" loc="i,49,40,49,42" dtype_id="9">
              <eq fl="i49" loc="i,49,25,49,27" dtype_id="9">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i49" loc="i,49,28,49,38" dtype_id="13">
                  <varref fl="i49" loc="i,49,28,49,38" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
              <eq fl="i49" loc="i,49,54,49,56" dtype_id="9">
                <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                  <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i49" loc="i,49,57,49,67" dtype_id="13">
                  <varref fl="i49" loc="i,49,57,49,67" name="mips_cpu.Rt_execute" dtype_id="13"/>
                </ccast>
              </eq>
            </or>
            <ccast fl="i49" loc="i,49,73,49,99" dtype_id="9">
              <varref fl="i49" loc="i,49,73,49,99" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
            </ccast>
          </and>
          <varref fl="i49" loc="i,49,3,49,10" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </assign>
        <assign fl="i57" loc="i,57,15,57,16" dtype_id="9">
          <or fl="i57" loc="i,57,137,57,139" dtype_id="9">
            <and fl="i57" loc="i,57,57,57,59" dtype_id="9">
              <and fl="i57" loc="i,57,31,57,33" dtype_id="9">
                <ccast fl="i57" loc="i,57,17,57,30" dtype_id="9">
                  <varref fl="i57" loc="i,57,17,57,30" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i57" loc="i,57,34,57,56" dtype_id="9">
                  <varref fl="i57" loc="i,57,34,57,56" name="mips_cpu.register_write_execute" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i57" loc="i,57,97,57,99" dtype_id="9">
                <eq fl="i57" loc="i,57,84,57,86" dtype_id="9">
                  <ccast fl="i57" loc="i,57,61,57,83" dtype_id="13">
                    <varref fl="i57" loc="i,57,61,57,83" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i57" loc="i,57,123,57,125" dtype_id="9">
                  <ccast fl="i57" loc="i,57,100,57,122" dtype_id="13">
                    <varref fl="i57" loc="i,57,100,57,122" name="mips_cpu.write_register_execute" dtype_id="13"/>
                  </ccast>
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
            <and fl="i57" loc="i,57,183,57,185" dtype_id="9">
              <and fl="i57" loc="i,57,154,57,156" dtype_id="9">
                <ccast fl="i57" loc="i,57,140,57,153" dtype_id="9">
                  <varref fl="i57" loc="i,57,140,57,153" name="mips_cpu.branch_decode" dtype_id="9"/>
                </ccast>
                <ccast fl="i57" loc="i,57,157,57,182" dtype_id="9">
                  <varref fl="i57" loc="i,57,157,57,182" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
                </ccast>
              </and>
              <or fl="i57" loc="i,57,222,57,224" dtype_id="9">
                <eq fl="i57" loc="i,57,209,57,211" dtype_id="9">
                  <ccast fl="i57" loc="i,57,187,57,208" dtype_id="13">
                    <varref fl="i57" loc="i,57,187,57,208" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
                <eq fl="i57" loc="i,57,247,57,249" dtype_id="9">
                  <ccast fl="i57" loc="i,57,225,57,246" dtype_id="13">
                    <varref fl="i57" loc="i,57,225,57,246" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </eq>
              </or>
            </and>
          </or>
          <varref fl="i57" loc="i,57,3,57,14" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </assign>
        <assign fl="i60" loc="i,60,15,60,16" dtype_id="9">
          <or fl="i60" loc="i,60,29,60,31" dtype_id="9">
            <ccast fl="i60" loc="i,60,17,60,28" dtype_id="9">
              <varref fl="i60" loc="i,60,17,60,28" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i60" loc="i,60,32,60,39" dtype_id="9">
              <varref fl="i60" loc="i,60,32,60,39" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i60" loc="i,60,3,60,14" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </assign>
        <assign fl="i61" loc="i,61,16,61,17" dtype_id="9">
          <or fl="i61" loc="i,61,30,61,32" dtype_id="9">
            <ccast fl="i61" loc="i,61,18,61,29" dtype_id="9">
              <varref fl="i61" loc="i,61,18,61,29" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
            </ccast>
            <ccast fl="i61" loc="i,61,33,61,40" dtype_id="9">
              <varref fl="i61" loc="i,61,33,61,40" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i61" loc="i,61,3,61,15" name="mips_cpu.stall_decode" dtype_id="9"/>
        </assign>
        <assign fl="i62" loc="i,62,26,62,27" dtype_id="9">
          <or fl="i62" loc="i,62,51,62,53" dtype_id="9">
            <or fl="i62" loc="i,62,40,62,42" dtype_id="9">
              <ccast fl="i62" loc="i,62,28,62,39" dtype_id="9">
                <varref fl="i62" loc="i,62,28,62,39" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
              </ccast>
              <ccast fl="i62" loc="i,62,43,62,50" dtype_id="9">
                <varref fl="i62" loc="i,62,43,62,50" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
              </ccast>
            </or>
            <ccast fl="i62" loc="i,62,54,62,96" dtype_id="9">
              <varref fl="i62" loc="i,62,54,62,96" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="i62" loc="i,62,3,62,25" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="n34" loc="n,34,4,34,10" name="_sequent__TOP__5">
        <var fl="n12" loc="n,12,15,12,24" name="__Vdlyvdim0__mips_cpu.register_file.registers__v0" dtype_id="20" vartype="bit" origName="__Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0"/>
        <var fl="n12" loc="n,12,15,12,24" name="__Vdlyvval__mips_cpu.register_file.registers__v0" dtype_id="2" vartype="logic" origName="__Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0"/>
        <var fl="n12" loc="n,12,15,12,24" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="21" vartype="bit" origName="__Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0"/>
        <assignpre fl="n31" loc="n,31,44,31,46" dtype_id="9">
          <const fl="n31" loc="n,31,44,31,46" name="32&apos;h0" dtype_id="2"/>
          <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="9"/>
        </assignpre>
        <comment fl="n30" loc="n,30,2,30,11" name="ALWAYS"/>
        <if fl="n32" loc="n,32,3,32,5">
          <varref fl="n32" loc="n,32,6,32,33" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
          <assigndly fl="n34" loc="n,34,11,34,13" dtype_id="2">
            <varref fl="n34" loc="n,34,14,34,27" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
            <varref fl="n34" loc="n,34,4,34,10" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="n30" loc="n,30,2,30,11" name="ALWAYS"/>
        <if fl="n32" loc="n,32,3,32,5">
          <varref fl="n32" loc="n,32,6,32,33" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
          <assigndly fl="n33" loc="n,33,11,33,13" dtype_id="2">
            <varref fl="n33" loc="n,33,14,33,27" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
            <varref fl="n33" loc="n,33,4,33,10" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
          </assigndly>
        </if>
        <comment fl="n30" loc="n,30,2,30,11" name="ALWAYS"/>
        <if fl="n31" loc="n,31,3,31,5">
          <varref fl="n31" loc="n,31,6,31,18" name="mips_cpu.register_write_writeback" dtype_id="9"/>
          <assigndly fl="n31" loc="n,31,44,31,46" dtype_id="2">
            <varref fl="n31" loc="n,31,47,31,57" name="mips_cpu.result_writeback" dtype_id="2"/>
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvval__mips_cpu.register_file.registers__v0" dtype_id="2"/>
          </assigndly>
          <assign fl="n31" loc="n,31,44,31,46" dtype_id="9">
            <const fl="n31" loc="n,31,44,31,46" name="1&apos;h1" dtype_id="17"/>
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="9"/>
          </assign>
          <assign fl="n31" loc="n,31,44,31,46" dtype_id="13">
            <varref fl="n31" loc="n,31,30,31,43" name="mips_cpu.write_register_writeback" dtype_id="13"/>
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvdim0__mips_cpu.register_file.registers__v0" dtype_id="13"/>
          </assign>
        </if>
        <comment fl="n31" loc="n,31,44,31,46" name="ALWAYSPOST"/>
        <if fl="n31" loc="n,31,44,31,46">
          <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvset__mips_cpu.register_file.registers__v0" dtype_id="9"/>
          <assign fl="n31" loc="n,31,44,31,46" dtype_id="2">
            <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvval__mips_cpu.register_file.registers__v0" dtype_id="2"/>
            <arraysel fl="n31" loc="n,31,44,31,46" dtype_id="2">
              <varref fl="n31" loc="n,31,20,31,29" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <varref fl="n31" loc="n,31,44,31,46" name="__Vdlyvdim0__mips_cpu.register_file.registers__v0" dtype_id="13"/>
            </arraysel>
          </assign>
        </if>
      </cfunc>
      <cfunc fl="n21" loc="n,21,21,21,22" name="_multiclk__TOP__6">
        <contassign fl="n21" loc="n,21,21,21,22" dtype_id="2">
          <cond fl="n21" loc="n,21,36,21,37" dtype_id="2">
            <ccast fl="n21" loc="n,21,23,21,35" dtype_id="9">
              <varref fl="n21" loc="n,21,23,21,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n21" loc="n,21,38,21,44" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
            <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
              <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
                <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                    <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
                <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                    <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n21" loc="n,21,9,21,20" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="n22" loc="n,22,21,22,22" dtype_id="2">
          <cond fl="n22" loc="n,22,36,22,37" dtype_id="2">
            <ccast fl="n22" loc="n,22,23,22,35" dtype_id="9">
              <varref fl="n22" loc="n,22,23,22,35" name="mips_cpu.HI_LO_output" dtype_id="9"/>
            </ccast>
            <varref fl="n22" loc="n,22,38,22,44" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
            <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
              <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
                <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
                <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                    <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
                <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
                <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                    <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </arraysel>
              <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
            </cond>
          </cond>
          <varref fl="n22" loc="n,22,9,22,20" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </contassign>
        <contassign fl="f8" loc="f,8,18,8,19" dtype_id="9">
          <and fl="f8" loc="f,8,28,8,30" dtype_id="9">
            <ccast fl="f8" loc="f,8,20,8,27" dtype_id="9">
              <varref fl="f8" loc="f,8,20,8,27" name="mips_cpu.branch_decode" dtype_id="9"/>
            </ccast>
            <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                  <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                    <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                      <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                          <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                      <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                          <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                        <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                    <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
              </cond>
              <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
                <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
                  <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
                    <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                      <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                      <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                          <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </neq>
                    <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                      <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                        <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                          <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                          <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                        </shiftr>
                      </and>
                      <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                        <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                      </ccast>
                    </eq>
                  </and>
                  <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
                    <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                  </ccast>
                </and>
                <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
                <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
              </cond>
            </eq>
          </and>
          <varref fl="f8" loc="f,8,9,8,17" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </contassign>
        <contassign fl="p8" loc="p,8,18,8,19" dtype_id="9">
          <or fl="p8" loc="p,8,28,8,30" dtype_id="9">
            <ccast fl="p8" loc="p,8,20,8,27" dtype_id="9">
              <varref fl="p8" loc="p,8,20,8,27" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
            </ccast>
            <ccast fl="p8" loc="p,8,31,8,38" dtype_id="9">
              <varref fl="p8" loc="p,8,31,8,38" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
          </or>
          <varref fl="p8" loc="p,8,9,8,17" name="mips_cpu.flush_fetch_decode_register" dtype_id="9"/>
        </contassign>
        <contassign fl="k13" loc="k,13,18,13,19" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
                <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
          <varref fl="k13" loc="k,13,9,13,17" name="mips_cpu.program_counter_mux_1_out" dtype_id="2"/>
        </contassign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval">
        <ccall fl="c431" loc="c,431,22,431,23"/>
        <assign fl="c431" loc="c,431,22,431,23" dtype_id="8">
          <or fl="c431" loc="c,431,22,431,23" dtype_id="8">
            <const fl="c431" loc="c,431,22,431,23" name="32&apos;h2" dtype_id="2"/>
            <varref fl="c431" loc="c,431,22,431,23" name="__Vm_traceActivity" dtype_id="8"/>
          </or>
          <varref fl="c431" loc="c,431,22,431,23" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
        <if fl="m9" loc="m,9,12,9,13">
          <and fl="m9" loc="m,9,14,9,21" dtype_id="9">
            <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <varref fl="m9" loc="m,9,14,9,21" name="mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
            <not fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
                <varref fl="m9" loc="m,9,14,9,21" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
          </and>
          <ccall fl="r42" loc="r,42,3,42,23"/>
          <assign fl="r42" loc="r,42,3,42,23" dtype_id="8">
            <or fl="r42" loc="r,42,3,42,23" dtype_id="8">
              <const fl="r42" loc="r,42,3,42,23" name="32&apos;h4" dtype_id="2"/>
              <varref fl="r42" loc="r,42,3,42,23" name="__Vm_traceActivity" dtype_id="8"/>
            </or>
            <varref fl="r42" loc="r,42,3,42,23" name="__Vm_traceActivity" dtype_id="8"/>
          </assign>
        </if>
        <if fl="n30" loc="n,30,12,30,13">
          <and fl="n30" loc="n,30,14,30,21" dtype_id="9">
            <not fl="n30" loc="n,30,14,30,21" dtype_id="9">
              <ccast fl="n30" loc="n,30,14,30,21" dtype_id="9">
                <varref fl="n30" loc="n,30,14,30,21" name="mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
            <ccast fl="n30" loc="n,30,14,30,21" dtype_id="9">
              <varref fl="n30" loc="n,30,14,30,21" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
          </and>
          <ccall fl="n34" loc="n,34,4,34,10"/>
          <assign fl="n34" loc="n,34,4,34,10" dtype_id="8">
            <or fl="n34" loc="n,34,4,34,10" dtype_id="8">
              <const fl="n34" loc="n,34,4,34,10" name="32&apos;h8" dtype_id="2"/>
              <varref fl="n34" loc="n,34,4,34,10" name="__Vm_traceActivity" dtype_id="8"/>
            </or>
            <varref fl="n34" loc="n,34,4,34,10" name="__Vm_traceActivity" dtype_id="8"/>
          </assign>
        </if>
        <if fl="n30" loc="n,30,12,30,13">
          <xor fl="m9" loc="m,9,14,9,21" dtype_id="9">
            <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <varref fl="m9" loc="m,9,14,9,21" name="mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
            <ccast fl="m9" loc="m,9,14,9,21" dtype_id="9">
              <varref fl="m9" loc="m,9,14,9,21" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
            </ccast>
          </xor>
          <ccall fl="n21" loc="n,21,21,21,22"/>
          <assign fl="n21" loc="n,21,21,21,22" dtype_id="8">
            <or fl="n21" loc="n,21,21,21,22" dtype_id="8">
              <const fl="n21" loc="n,21,21,21,22" name="32&apos;h10" dtype_id="2"/>
              <varref fl="n21" loc="n,21,21,21,22" name="__Vm_traceActivity" dtype_id="8"/>
            </or>
            <varref fl="n21" loc="n,21,21,21,22" name="__Vm_traceActivity" dtype_id="8"/>
          </assign>
        </if>
        <assign fl="c27" loc="c,27,8,27,20" dtype_id="9">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
          <varref fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval_initial">
        <ccall fl="c147" loc="c,147,19,147,20"/>
        <assign fl="c27" loc="c,27,8,27,20" dtype_id="9">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
          <varref fl="c27" loc="c,27,8,27,20" name="__Vclklast__TOP__mips_cpu.internal_clk" dtype_id="9"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="final">
        <cstmt fl="c5" loc="c,5,8,5,16">
          <text fl="c5" loc="c,5,8,5,16"/>
        </cstmt>
        <cstmt fl="c5" loc="c,5,8,5,16">
          <text fl="c5" loc="c,5,8,5,16"/>
        </cstmt>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval_settle">
        <ccall fl="c431" loc="c,431,22,431,23"/>
        <assign fl="c431" loc="c,431,22,431,23" dtype_id="8">
          <or fl="c431" loc="c,431,22,431,23" dtype_id="8">
            <const fl="c431" loc="c,431,22,431,23" name="32&apos;h1" dtype_id="2"/>
            <varref fl="c431" loc="c,431,22,431,23" name="__Vm_traceActivity" dtype_id="8"/>
          </or>
          <varref fl="c431" loc="c,431,22,431,23" name="__Vm_traceActivity" dtype_id="8"/>
        </assign>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_change_request">
        <changedet fl="c5" loc="c,5,8,5,16"/>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceFullThis__1">
        <traceinc fl="c27" loc="c,27,8,27,20" dtype_id="1">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="n28" loc="n,28,8,28,26" dtype_id="1">
          <and fl="n29" loc="n,29,34,29,35" dtype_id="9">
            <const fl="n29" loc="n,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="n29" loc="n,29,34,29,35" dtype_id="9">
              <ccast fl="n29" loc="n,29,30,29,33" dtype_id="9">
                <varref fl="n29" loc="n,29,30,29,33" name="mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
          </and>
        </traceinc>
        <traceinc fl="c41" loc="c,41,14,41,35" dtype_id="1">
          <varref fl="c41" loc="c,41,14,41,35" name="mips_cpu.register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,14,42,39" dtype_id="1">
          <varref fl="c42" loc="c,42,14,42,39" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,14,43,33" dtype_id="1">
          <varref fl="c43" loc="c,43,14,43,33" name="mips_cpu.memory_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,14,44,30" dtype_id="1">
          <varref fl="c44" loc="c,44,14,44,30" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,14,45,41" dtype_id="1">
          <varref fl="c45" loc="c,45,14,45,41" name="mips_cpu.register_destination_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c46" loc="c,46,14,46,27" dtype_id="1">
          <varref fl="c46" loc="c,46,14,46,27" name="mips_cpu.branch_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c47" loc="c,47,14,47,41" dtype_id="1">
          <varref fl="c47" loc="c,47,14,47,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c49" loc="c,49,14,49,33" dtype_id="3">
          <varref fl="c49" loc="c,49,14,49,33" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c50" loc="c,50,10,50,49" dtype_id="1">
          <varref fl="c50" loc="c,50,10,50,49" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c56" loc="c,56,18,56,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
              <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
              <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c71" loc="c,71,18,71,39" dtype_id="2">
          <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
            <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
            <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c76" loc="c,76,18,76,33" dtype_id="2">
          <varref fl="c76" loc="c,76,18,76,33" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c82" loc="c,82,18,82,40" dtype_id="4">
          <varref fl="c82" loc="c,82,18,82,40" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,18,92,38" dtype_id="2">
          <varref fl="c92" loc="c,92,18,92,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,18,93,38" dtype_id="2">
          <varref fl="c93" loc="c,93,18,93,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,18,94,36" dtype_id="2">
          <varref fl="c94" loc="c,94,18,94,36" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,18,95,36" dtype_id="2">
          <varref fl="c95" loc="c,95,18,95,36" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c96" loc="c,96,18,96,39" dtype_id="2">
          <varref fl="c96" loc="c,96,18,96,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c97" loc="c,97,18,97,39" dtype_id="2">
          <varref fl="c97" loc="c,97,18,97,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c126" loc="c,126,15,126,31" dtype_id="2">
          <varref fl="c126" loc="c,126,15,126,31" name="mips_cpu.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c133" loc="c,133,14,133,25" dtype_id="1">
          <varref fl="c133" loc="c,133,14,133,25" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c134" loc="c,134,14,134,26" dtype_id="1">
          <varref fl="c134" loc="c,134,14,134,26" name="mips_cpu.stall_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c137" loc="c,137,14,137,36" dtype_id="1">
          <varref fl="c137" loc="c,137,14,137,36" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c138" loc="c,138,14,138,31" dtype_id="5">
          <varref fl="c138" loc="c,138,14,138,31" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c139" loc="c,139,14,139,31" dtype_id="5">
          <varref fl="c139" loc="c,139,14,139,31" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="g17" loc="g,17,14,17,16" dtype_id="3">
          <varref fl="g17" loc="g,17,14,17,16" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </traceinc>
        <traceinc fl="g19" loc="g,19,14,19,19" dtype_id="3">
          <varref fl="g19" loc="g,19,14,19,19" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="4">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="7">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="7">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="7">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="7">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="7">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </traceinc>
        <traceinc fl="i26" loc="i,26,8,26,15" dtype_id="1">
          <varref fl="i26" loc="i,26,8,26,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </traceinc>
        <traceinc fl="i27" loc="i,27,8,27,19" dtype_id="1">
          <varref fl="i27" loc="i,27,8,27,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c33" loc="c,33,15,33,36" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.result_writeback" dtype_id="2"/>
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
                <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
              </ccast>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                  <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                  <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
                </shiftl>
                <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
              </add>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
                  <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
              </add>
            </cond>
          </cond>
        </traceinc>
        <traceinc fl="c37" loc="c,37,15,37,40" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
                <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
        <traceinc fl="c48" loc="c,48,14,48,26" dtype_id="1">
          <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                  <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                    <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                    <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                      <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                  <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
            </cond>
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
                <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
                  <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                    <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                    <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                      <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
                  <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
            </cond>
          </eq>
        </traceinc>
        <traceinc fl="c74" loc="c,74,18,74,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
              <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                  <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                    <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c75" loc="c,75,18,75,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
              <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
                <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                  <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                    <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
                <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c40" loc="c,40,14,40,43" dtype_id="1">
          <varref fl="c40" loc="c,40,14,40,43" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c72" loc="c,72,18,72,47" dtype_id="2">
          <varref fl="c72" loc="c,72,18,72,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c73" loc="c,73,18,73,47" dtype_id="2">
          <varref fl="c73" loc="c,73,18,73,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c140" loc="c,140,10,140,37" dtype_id="1">
          <varref fl="c140" loc="c,140,10,140,37" name="mips_cpu.flush_fetch_decode_register" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c34" loc="c,34,15,34,36" dtype_id="2">
          <varref fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c35" loc="c,35,15,35,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
              <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c57" loc="c,57,18,57,36" dtype_id="2">
          <varref fl="c57" loc="c,57,18,57,36" name="mips_cpu.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c58" loc="c,58,18,58,50" dtype_id="2">
          <varref fl="c58" loc="c,58,18,58,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c60" loc="c,60,18,60,32" dtype_id="4">
          <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
            <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
              <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c63" loc="c,63,18,63,32" dtype_id="4">
          <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
            <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
              <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c66" loc="c,66,18,66,27" dtype_id="4">
          <and fl="c67" loc="c,67,40,67,41" dtype_id="13">
            <const fl="c67" loc="c,67,40,67,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c67" loc="c,67,40,67,41" dtype_id="13">
              <varref fl="c67" loc="c,67,22,67,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c67" loc="c,67,44,67,46" name="5&apos;hb" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c68" loc="c,68,18,68,27" dtype_id="10">
          <and fl="c69" loc="c,69,40,69,41" dtype_id="12">
            <const fl="c69" loc="c,69,40,69,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
          </and>
        </traceinc>
        <traceinc fl="c79" loc="c,79,18,79,46" dtype_id="1">
          <varref fl="c79" loc="c,79,18,79,46" name="mips_cpu.register_destination_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c80" loc="c,80,18,80,44" dtype_id="1">
          <varref fl="c80" loc="c,80,18,80,44" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c81" loc="c,81,18,81,38" dtype_id="1">
          <varref fl="c81" loc="c,81,18,81,38" name="mips_cpu.memory_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c83" loc="c,83,18,83,35" dtype_id="1">
          <varref fl="c83" loc="c,83,18,83,35" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c84" loc="c,84,18,84,38" dtype_id="3">
          <varref fl="c84" loc="c,84,18,84,38" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,18,85,46" dtype_id="1">
          <varref fl="c85" loc="c,85,18,85,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c86" loc="c,86,18,86,40" dtype_id="1">
          <varref fl="c86" loc="c,86,18,86,40" name="mips_cpu.register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c87" loc="c,87,11,87,51" dtype_id="1">
          <varref fl="c87" loc="c,87,11,87,51" name="mips_cpu.program_counter_multiplexer_jump_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,48" dtype_id="2">
          <varref fl="c90" loc="c,90,18,90,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,48" dtype_id="2">
          <varref fl="c91" loc="c,91,18,91,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c98" loc="c,98,18,98,28" dtype_id="4">
          <varref fl="c98" loc="c,98,18,98,28" name="mips_cpu.Rs_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,18,99,28" dtype_id="4">
          <varref fl="c99" loc="c,99,18,99,28" name="mips_cpu.Rt_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c100" loc="c,100,18,100,28" dtype_id="4">
          <varref fl="c100" loc="c,100,18,100,28" name="mips_cpu.Rd_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c101" loc="c,101,18,101,34" dtype_id="2">
          <varref fl="c101" loc="c,101,18,101,34" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c104" loc="c,104,14,104,35" dtype_id="1">
          <varref fl="c104" loc="c,104,14,104,35" name="mips_cpu.register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c105" loc="c,105,14,105,35" dtype_id="4">
          <varref fl="c105" loc="c,105,14,105,35" name="mips_cpu.write_register_memory" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,14,106,39" dtype_id="1">
          <varref fl="c106" loc="c,106,14,106,39" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,14,107,33" dtype_id="1">
          <varref fl="c107" loc="c,107,14,107,33" name="mips_cpu.memory_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,14,108,41" dtype_id="1">
          <varref fl="c108" loc="c,108,14,108,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c109" loc="c,109,10,109,49" dtype_id="1">
          <varref fl="c109" loc="c,109,10,109,49" name="mips_cpu.program_counter_multiplexer_jump_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c112" loc="c,112,15,112,32" dtype_id="2">
          <varref fl="c112" loc="c,112,15,112,32" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,15,113,35" dtype_id="2">
          <varref fl="c113" loc="c,113,15,113,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c114" loc="c,114,15,114,35" dtype_id="2">
          <varref fl="c114" loc="c,114,15,114,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c116" loc="c,116,15,116,32" dtype_id="2">
          <varref fl="c116" loc="c,116,15,116,32" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,8,119,32" dtype_id="1">
          <varref fl="c119" loc="c,119,8,119,32" name="mips_cpu.register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c120" loc="c,120,8,120,38" dtype_id="1">
          <varref fl="c120" loc="c,120,8,120,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c121" loc="c,121,8,121,36" dtype_id="1">
          <varref fl="c121" loc="c,121,8,121,36" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,8,122,50" dtype_id="1">
          <varref fl="c122" loc="c,122,8,122,50" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c125" loc="c,125,14,125,38" dtype_id="4">
          <varref fl="c125" loc="c,125,14,125,38" name="mips_cpu.write_register_writeback" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c127" loc="c,127,15,127,38" dtype_id="2">
          <varref fl="c127" loc="c,127,15,127,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c128" loc="c,128,15,128,38" dtype_id="2">
          <varref fl="c128" loc="c,128,15,128,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c129" loc="c,129,15,129,35" dtype_id="2">
          <varref fl="c129" loc="c,129,15,129,35" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,15,130,34" dtype_id="2">
          <varref fl="c130" loc="c,130,15,130,34" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c135" loc="c,135,14,135,30" dtype_id="1">
          <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
            <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
              <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                  <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
              <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c136" loc="c,136,14,136,30" dtype_id="1">
          <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
            <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
              <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                  <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                  <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                  <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
              <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="n14" loc="n,14,15,14,34" dtype_id="2">
          <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
            <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
              <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
              <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
        <traceinc fl="n15" loc="n,15,15,15,34" dtype_id="2">
          <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
            <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
              <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
              <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
        <traceinc fl="n12" loc="n,12,15,12,24" dtype_id="6">
          <varref fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,15,13,21" dtype_id="2">
          <varref fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,23,13,29" dtype_id="2">
          <varref fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c6" loc="c,6,14,6,17" dtype_id="1">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,14,8,19" dtype_id="1">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,47,9,53" dtype_id="1">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,22,10,33" dtype_id="2">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,14,13,24" dtype_id="1">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,22,16,35" dtype_id="2">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,22,17,36" dtype_id="2">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c20" loc="c,20,21,20,33" dtype_id="2">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c21" loc="c,21,15,21,25" dtype_id="1">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c22" loc="c,22,15,22,24" dtype_id="1">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c23" loc="c,23,21,23,35" dtype_id="2">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c24" loc="c,24,21,24,34" dtype_id="2">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c29" loc="c,29,8,29,20" dtype_id="1">
          <varref fl="c29" loc="c,29,8,29,20" name="mips_cpu.HI_LO_output" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c51" loc="c,51,9,51,38" dtype_id="1">
          <varref fl="c51" loc="c,51,9,51,38" name="mips_cpu.flush_decode_execute_register" dtype_id="9"/>
        </traceinc>
        <traceinc fl="n4" loc="n,4,18,4,27" dtype_id="1">
          <const fl="c154" loc="c,154,33,154,34" name="1&apos;h1" dtype_id="9"/>
        </traceinc>
        <traceinc fl="d3" loc="d,3,24,3,25" dtype_id="2">
          <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
        </traceinc>
        <traceinc fl="k3" loc="k,3,12,3,21" dtype_id="11">
          <const fl="k3" loc="k,3,12,3,21" name="32&apos;sh20" dtype_id="11"/>
        </traceinc>
        <traceinc fl="j3" loc="j,3,12,3,26" dtype_id="11">
          <const fl="j3" loc="j,3,12,3,26" name="32&apos;sh2" dtype_id="11"/>
        </traceinc>
        <traceinc fl="k3" loc="k,3,12,3,21" dtype_id="11">
          <const fl="k3" loc="k,3,12,3,21" name="32&apos;sh5" dtype_id="11"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__2">
        <traceinc fl="c27" loc="c,27,8,27,20" dtype_id="1">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="n28" loc="n,28,8,28,26" dtype_id="1">
          <and fl="n29" loc="n,29,34,29,35" dtype_id="9">
            <const fl="n29" loc="n,29,34,29,35" name="32&apos;h1" dtype_id="2"/>
            <not fl="n29" loc="n,29,34,29,35" dtype_id="9">
              <ccast fl="n29" loc="n,29,30,29,33" dtype_id="9">
                <varref fl="n29" loc="n,29,30,29,33" name="mips_cpu.internal_clk" dtype_id="9"/>
              </ccast>
            </not>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__3">
        <traceinc fl="c41" loc="c,41,14,41,35" dtype_id="1">
          <varref fl="c41" loc="c,41,14,41,35" name="mips_cpu.register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c42" loc="c,42,14,42,39" dtype_id="1">
          <varref fl="c42" loc="c,42,14,42,39" name="mips_cpu.memory_to_register_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c43" loc="c,43,14,43,33" dtype_id="1">
          <varref fl="c43" loc="c,43,14,43,33" name="mips_cpu.memory_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c44" loc="c,44,14,44,30" dtype_id="1">
          <varref fl="c44" loc="c,44,14,44,30" name="mips_cpu.ALU_src_B_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c45" loc="c,45,14,45,41" dtype_id="1">
          <varref fl="c45" loc="c,45,14,45,41" name="mips_cpu.register_destination_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c46" loc="c,46,14,46,27" dtype_id="1">
          <varref fl="c46" loc="c,46,14,46,27" name="mips_cpu.branch_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c47" loc="c,47,14,47,41" dtype_id="1">
          <varref fl="c47" loc="c,47,14,47,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c49" loc="c,49,14,49,33" dtype_id="3">
          <varref fl="c49" loc="c,49,14,49,33" name="mips_cpu.ALU_function_decode" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c50" loc="c,50,10,50,49" dtype_id="1">
          <varref fl="c50" loc="c,50,10,50,49" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c56" loc="c,56,18,56,47" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
              <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
              <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
            </shiftl>
            <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c71" loc="c,71,18,71,39" dtype_id="2">
          <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
            <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
            <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
          </shiftl>
        </traceinc>
        <traceinc fl="c76" loc="c,76,18,76,33" dtype_id="2">
          <varref fl="c76" loc="c,76,18,76,33" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c82" loc="c,82,18,82,40" dtype_id="4">
          <varref fl="c82" loc="c,82,18,82,40" name="mips_cpu.write_register_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c92" loc="c,92,18,92,38" dtype_id="2">
          <varref fl="c92" loc="c,92,18,92,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c93" loc="c,93,18,93,38" dtype_id="2">
          <varref fl="c93" loc="c,93,18,93,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c94" loc="c,94,18,94,36" dtype_id="2">
          <varref fl="c94" loc="c,94,18,94,36" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c95" loc="c,95,18,95,36" dtype_id="2">
          <varref fl="c95" loc="c,95,18,95,36" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c96" loc="c,96,18,96,39" dtype_id="2">
          <varref fl="c96" loc="c,96,18,96,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c97" loc="c,97,18,97,39" dtype_id="2">
          <varref fl="c97" loc="c,97,18,97,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c126" loc="c,126,15,126,31" dtype_id="2">
          <varref fl="c126" loc="c,126,15,126,31" name="mips_cpu.result_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c133" loc="c,133,14,133,25" dtype_id="1">
          <varref fl="c133" loc="c,133,14,133,25" name="mips_cpu.stall_fetch" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c134" loc="c,134,14,134,26" dtype_id="1">
          <varref fl="c134" loc="c,134,14,134,26" name="mips_cpu.stall_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c137" loc="c,137,14,137,36" dtype_id="1">
          <varref fl="c137" loc="c,137,14,137,36" name="mips_cpu.flush_execute_register" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c138" loc="c,138,14,138,31" dtype_id="5">
          <varref fl="c138" loc="c,138,14,138,31" name="mips_cpu.forward_A_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="c139" loc="c,139,14,139,31" dtype_id="5">
          <varref fl="c139" loc="c,139,14,139,31" name="mips_cpu.forward_B_execute" dtype_id="15"/>
        </traceinc>
        <traceinc fl="g17" loc="g,17,14,17,16" dtype_id="3">
          <varref fl="g17" loc="g,17,14,17,16" name="mips_cpu.control_unit.op" dtype_id="16"/>
        </traceinc>
        <traceinc fl="g19" loc="g,19,14,19,19" dtype_id="3">
          <varref fl="g19" loc="g,19,14,19,19" name="mips_cpu.control_unit.funct" dtype_id="16"/>
        </traceinc>
        <traceinc fl="e14" loc="e,14,14,14,26" dtype_id="4">
          <and fl="e21" loc="e,21,31,21,32" dtype_id="13">
            <const fl="e21" loc="e,21,31,21,32" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="e21" loc="e,21,31,21,32" dtype_id="13">
              <varref fl="e21" loc="e,21,24,21,31" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              <const fl="e21" loc="e,21,35,21,36" name="5&apos;h6" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="e15" loc="e,15,15,15,35" dtype_id="7">
          <or fl="e22" loc="e,22,55,22,56" dtype_id="7">
            <shiftl fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
                <ccast fl="e22" loc="e,22,38,22,39" dtype_id="2">
                  <negate fl="e22" loc="e,22,38,22,39" dtype_id="2">
                    <ccast fl="e22" loc="e,22,47,22,48" dtype_id="9">
                      <and fl="e22" loc="e,22,47,22,48" dtype_id="9">
                        <const fl="e22" loc="e,22,47,22,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e22" loc="e,22,47,22,48" dtype_id="9">
                          <varref fl="e22" loc="e,22,40,22,47" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
                          <const fl="e22" loc="e,22,48,22,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e22" loc="e,22,55,22,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e22" loc="e,22,55,22,56" dtype_id="7">
              <ccast fl="e22" loc="e,22,57,22,64" dtype_id="2">
                <varref fl="e22" loc="e,22,57,22,64" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e16" loc="e,16,15,16,35" dtype_id="7">
          <or fl="e23" loc="e,23,55,23,56" dtype_id="7">
            <shiftl fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
                <ccast fl="e23" loc="e,23,38,23,39" dtype_id="2">
                  <negate fl="e23" loc="e,23,38,23,39" dtype_id="2">
                    <ccast fl="e23" loc="e,23,47,23,48" dtype_id="9">
                      <and fl="e23" loc="e,23,47,23,48" dtype_id="9">
                        <const fl="e23" loc="e,23,47,23,48" name="32&apos;h1" dtype_id="2"/>
                        <shiftr fl="e23" loc="e,23,47,23,48" dtype_id="9">
                          <varref fl="e23" loc="e,23,40,23,47" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
                          <const fl="e23" loc="e,23,48,23,50" name="5&apos;h1f" dtype_id="14"/>
                        </shiftr>
                      </and>
                    </ccast>
                  </negate>
                </ccast>
              </ccast>
              <const fl="e23" loc="e,23,55,23,56" name="32&apos;h20" dtype_id="2"/>
            </shiftl>
            <ccast fl="e23" loc="e,23,55,23,56" dtype_id="7">
              <ccast fl="e23" loc="e,23,57,23,64" dtype_id="2">
                <varref fl="e23" loc="e,23,57,23,64" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
              </ccast>
            </ccast>
          </or>
        </traceinc>
        <traceinc fl="e17" loc="e,17,15,17,31" dtype_id="7">
          <ccast fl="e24" loc="e,24,45,24,46" dtype_id="7">
            <ccast fl="e24" loc="e,24,47,24,54" dtype_id="2">
              <varref fl="e24" loc="e,24,47,24,54" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e18" loc="e,18,15,18,31" dtype_id="7">
          <ccast fl="e25" loc="e,25,44,25,45" dtype_id="7">
            <ccast fl="e25" loc="e,25,46,25,53" dtype_id="2">
              <varref fl="e25" loc="e,25,46,25,53" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
            </ccast>
          </ccast>
        </traceinc>
        <traceinc fl="e19" loc="e,19,15,19,31" dtype_id="7">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </traceinc>
        <traceinc fl="i26" loc="i,26,8,26,15" dtype_id="1">
          <varref fl="i26" loc="i,26,8,26,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="9"/>
        </traceinc>
        <traceinc fl="i27" loc="i,27,8,27,19" dtype_id="1">
          <varref fl="i27" loc="i,27,8,27,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="9"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__4">
        <traceinc fl="c33" loc="c,33,15,33,36" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
            </ccast>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.result_writeback" dtype_id="2"/>
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
                <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
              </ccast>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                  <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                  <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
                </shiftl>
                <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
              </add>
              <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
                <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
                  <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
                </ccast>
                <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
              </add>
            </cond>
          </cond>
        </traceinc>
        <traceinc fl="c37" loc="c,37,15,37,40" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <ccast fl="k13" loc="k,13,21,13,28" dtype_id="9">
              <varref fl="k13" loc="k,13,21,13,28" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
            </ccast>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <shiftl fl="j10" loc="j,10,36,10,38" dtype_id="2">
                <varref fl="j10" loc="j,10,24,10,35" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
                <const fl="j10" loc="j,10,39,10,53" name="32&apos;sh2" dtype_id="11"/>
              </shiftl>
              <varref fl="d7" loc="d,7,16,7,17" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
            </add>
            <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
              <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
                <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
              </ccast>
              <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
            </add>
          </cond>
        </traceinc>
        <traceinc fl="c48" loc="c,48,14,48,26" dtype_id="1">
          <eq fl="h8" loc="h,8,16,8,18" dtype_id="9">
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
                <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                  <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                    <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                    <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                        <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                      <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                  <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
            </cond>
            <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
              <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
                <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
                  <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                    <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                    <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                  </neq>
                  <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                    <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                      <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                        <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                        <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                      </shiftr>
                    </and>
                    <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                      <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                    </ccast>
                  </eq>
                </and>
                <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
                  <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
                </ccast>
              </and>
              <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
              <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
            </cond>
          </eq>
        </traceinc>
        <traceinc fl="c74" loc="c,74,18,74,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
              <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
                <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                  <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                  <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                      <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                    <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
                <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
          </cond>
        </traceinc>
        <traceinc fl="c75" loc="c,75,18,75,56" dtype_id="2">
          <cond fl="k13" loc="k,13,30,13,31" dtype_id="2">
            <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
              <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
                <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                  <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                </neq>
                <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                  <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                    <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                      <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                      <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                    </shiftr>
                  </and>
                  <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                    <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                  </ccast>
                </eq>
              </and>
              <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
                <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
              </ccast>
            </and>
            <varref fl="k13" loc="k,13,32,13,39" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
            <varref fl="k13" loc="k,13,42,13,49" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__5">
        <traceinc fl="c40" loc="c,40,14,40,43" dtype_id="1">
          <varref fl="c40" loc="c,40,14,40,43" name="mips_cpu.program_counter_source_decode" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c72" loc="c,72,18,72,47" dtype_id="2">
          <varref fl="c72" loc="c,72,18,72,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c73" loc="c,73,18,73,47" dtype_id="2">
          <varref fl="c73" loc="c,73,18,73,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c140" loc="c,140,10,140,37" dtype_id="1">
          <varref fl="c140" loc="c,140,10,140,37" name="mips_cpu.flush_fetch_decode_register" dtype_id="9"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__6">
        <traceinc fl="c34" loc="c,34,15,34,36" dtype_id="2">
          <varref fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c35" loc="c,35,15,35,46" dtype_id="2">
          <add fl="d7" loc="d,7,14,7,15" dtype_id="2">
            <ccast fl="c177" loc="c,177,6,177,7" dtype_id="2">
              <const fl="c177" loc="c,177,6,177,7" name="32&apos;h4" dtype_id="2"/>
            </ccast>
            <varref fl="d7" loc="d,7,12,7,13" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
          </add>
        </traceinc>
        <traceinc fl="c57" loc="c,57,18,57,36" dtype_id="2">
          <varref fl="c57" loc="c,57,18,57,36" name="mips_cpu.instruction_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c58" loc="c,58,18,58,50" dtype_id="2">
          <varref fl="c58" loc="c,58,18,58,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c60" loc="c,60,18,60,32" dtype_id="4">
          <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
            <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
              <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c63" loc="c,63,18,63,32" dtype_id="4">
          <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
            <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
              <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c66" loc="c,66,18,66,27" dtype_id="4">
          <and fl="c67" loc="c,67,40,67,41" dtype_id="13">
            <const fl="c67" loc="c,67,40,67,41" name="32&apos;h1f" dtype_id="2"/>
            <shiftr fl="c67" loc="c,67,40,67,41" dtype_id="13">
              <varref fl="c67" loc="c,67,22,67,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
              <const fl="c67" loc="c,67,44,67,46" name="5&apos;hb" dtype_id="14"/>
            </shiftr>
          </and>
        </traceinc>
        <traceinc fl="c68" loc="c,68,18,68,27" dtype_id="10">
          <and fl="c69" loc="c,69,40,69,41" dtype_id="12">
            <const fl="c69" loc="c,69,40,69,41" name="32&apos;hffff" dtype_id="2"/>
            <varref fl="c69" loc="c,69,22,69,40" name="mips_cpu.instruction_decode" dtype_id="12"/>
          </and>
        </traceinc>
        <traceinc fl="c79" loc="c,79,18,79,46" dtype_id="1">
          <varref fl="c79" loc="c,79,18,79,46" name="mips_cpu.register_destination_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c80" loc="c,80,18,80,44" dtype_id="1">
          <varref fl="c80" loc="c,80,18,80,44" name="mips_cpu.memory_to_register_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c81" loc="c,81,18,81,38" dtype_id="1">
          <varref fl="c81" loc="c,81,18,81,38" name="mips_cpu.memory_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c83" loc="c,83,18,83,35" dtype_id="1">
          <varref fl="c83" loc="c,83,18,83,35" name="mips_cpu.ALU_src_B_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c84" loc="c,84,18,84,38" dtype_id="3">
          <varref fl="c84" loc="c,84,18,84,38" name="mips_cpu.ALU_function_execute" dtype_id="16"/>
        </traceinc>
        <traceinc fl="c85" loc="c,85,18,85,46" dtype_id="1">
          <varref fl="c85" loc="c,85,18,85,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c86" loc="c,86,18,86,40" dtype_id="1">
          <varref fl="c86" loc="c,86,18,86,40" name="mips_cpu.register_write_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c87" loc="c,87,11,87,51" dtype_id="1">
          <varref fl="c87" loc="c,87,11,87,51" name="mips_cpu.program_counter_multiplexer_jump_execute" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c90" loc="c,90,18,90,48" dtype_id="2">
          <varref fl="c90" loc="c,90,18,90,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c91" loc="c,91,18,91,48" dtype_id="2">
          <varref fl="c91" loc="c,91,18,91,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c98" loc="c,98,18,98,28" dtype_id="4">
          <varref fl="c98" loc="c,98,18,98,28" name="mips_cpu.Rs_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c99" loc="c,99,18,99,28" dtype_id="4">
          <varref fl="c99" loc="c,99,18,99,28" name="mips_cpu.Rt_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c100" loc="c,100,18,100,28" dtype_id="4">
          <varref fl="c100" loc="c,100,18,100,28" name="mips_cpu.Rd_execute" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c101" loc="c,101,18,101,34" dtype_id="2">
          <varref fl="c101" loc="c,101,18,101,34" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c104" loc="c,104,14,104,35" dtype_id="1">
          <varref fl="c104" loc="c,104,14,104,35" name="mips_cpu.register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c105" loc="c,105,14,105,35" dtype_id="4">
          <varref fl="c105" loc="c,105,14,105,35" name="mips_cpu.write_register_memory" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c106" loc="c,106,14,106,39" dtype_id="1">
          <varref fl="c106" loc="c,106,14,106,39" name="mips_cpu.memory_to_register_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c107" loc="c,107,14,107,33" dtype_id="1">
          <varref fl="c107" loc="c,107,14,107,33" name="mips_cpu.memory_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c108" loc="c,108,14,108,41" dtype_id="1">
          <varref fl="c108" loc="c,108,14,108,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c109" loc="c,109,10,109,49" dtype_id="1">
          <varref fl="c109" loc="c,109,10,109,49" name="mips_cpu.program_counter_multiplexer_jump_memory" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c112" loc="c,112,15,112,32" dtype_id="2">
          <varref fl="c112" loc="c,112,15,112,32" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c113" loc="c,113,15,113,35" dtype_id="2">
          <varref fl="c113" loc="c,113,15,113,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c114" loc="c,114,15,114,35" dtype_id="2">
          <varref fl="c114" loc="c,114,15,114,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c116" loc="c,116,15,116,32" dtype_id="2">
          <varref fl="c116" loc="c,116,15,116,32" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c119" loc="c,119,8,119,32" dtype_id="1">
          <varref fl="c119" loc="c,119,8,119,32" name="mips_cpu.register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c120" loc="c,120,8,120,38" dtype_id="1">
          <varref fl="c120" loc="c,120,8,120,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c121" loc="c,121,8,121,36" dtype_id="1">
          <varref fl="c121" loc="c,121,8,121,36" name="mips_cpu.memory_to_register_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c122" loc="c,122,8,122,50" dtype_id="1">
          <varref fl="c122" loc="c,122,8,122,50" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c125" loc="c,125,14,125,38" dtype_id="4">
          <varref fl="c125" loc="c,125,14,125,38" name="mips_cpu.write_register_writeback" dtype_id="13"/>
        </traceinc>
        <traceinc fl="c127" loc="c,127,15,127,38" dtype_id="2">
          <varref fl="c127" loc="c,127,15,127,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c128" loc="c,128,15,128,38" dtype_id="2">
          <varref fl="c128" loc="c,128,15,128,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c129" loc="c,129,15,129,35" dtype_id="2">
          <varref fl="c129" loc="c,129,15,129,35" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c130" loc="c,130,15,130,34" dtype_id="2">
          <varref fl="c130" loc="c,130,15,130,34" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c135" loc="c,135,14,135,30" dtype_id="1">
          <and fl="i54" loc="i,54,100,54,102" dtype_id="9">
            <and fl="i54" loc="i,54,60,54,62" dtype_id="9">
              <neq fl="i54" loc="i,54,54,54,56" dtype_id="9">
                <const fl="i54" loc="i,54,57,54,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i54" loc="i,54,74,54,76" dtype_id="9">
                <and fl="c62" loc="c,62,40,62,41" dtype_id="13">
                  <const fl="c62" loc="c,62,40,62,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c62" loc="c,62,40,62,41" dtype_id="13">
                    <varref fl="c62" loc="c,62,22,62,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c62" loc="c,62,44,62,46" name="5&apos;h15" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i54" loc="i,54,77,54,98" dtype_id="13">
                  <varref fl="i54" loc="i,54,77,54,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i54" loc="i,54,103,54,124" dtype_id="9">
              <varref fl="i54" loc="i,54,103,54,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
        <traceinc fl="c136" loc="c,136,14,136,30" dtype_id="1">
          <and fl="i55" loc="i,55,100,55,102" dtype_id="9">
            <and fl="i55" loc="i,55,60,55,62" dtype_id="9">
              <neq fl="i55" loc="i,55,54,55,56" dtype_id="9">
                <const fl="i55" loc="i,55,57,55,58" name="5&apos;h0" dtype_id="13"/>
                <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                  <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
              </neq>
              <eq fl="i55" loc="i,55,74,55,76" dtype_id="9">
                <and fl="c65" loc="c,65,40,65,41" dtype_id="13">
                  <const fl="c65" loc="c,65,40,65,41" name="32&apos;h1f" dtype_id="2"/>
                  <shiftr fl="c65" loc="c,65,40,65,41" dtype_id="13">
                    <varref fl="c65" loc="c,65,22,65,40" name="mips_cpu.instruction_decode" dtype_id="2"/>
                    <const fl="c65" loc="c,65,44,65,46" name="5&apos;h10" dtype_id="14"/>
                  </shiftr>
                </and>
                <ccast fl="i55" loc="i,55,77,55,98" dtype_id="13">
                  <varref fl="i55" loc="i,55,77,55,98" name="mips_cpu.write_register_memory" dtype_id="13"/>
                </ccast>
              </eq>
            </and>
            <ccast fl="i55" loc="i,55,103,55,124" dtype_id="9">
              <varref fl="i55" loc="i,55,103,55,124" name="mips_cpu.register_write_memory" dtype_id="9"/>
            </ccast>
          </and>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__7">
        <traceinc fl="n14" loc="n,14,15,14,34" dtype_id="2">
          <cond fl="n19" loc="n,19,53,19,54" dtype_id="2">
            <neq fl="n19" loc="n,19,47,19,49" dtype_id="9">
              <const fl="n19" loc="n,19,50,19,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n19" loc="n,19,64,19,65" dtype_id="2">
              <varref fl="n19" loc="n,19,55,19,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c61" loc="c,61,45,61,46" dtype_id="13">
                <const fl="c61" loc="c,61,45,61,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c61" loc="c,61,45,61,46" dtype_id="13">
                  <varref fl="c61" loc="c,61,27,61,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c61" loc="c,61,49,61,51" name="5&apos;h15" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n19" loc="n,19,83,19,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
        <traceinc fl="n15" loc="n,15,15,15,34" dtype_id="2">
          <cond fl="n20" loc="n,20,53,20,54" dtype_id="2">
            <neq fl="n20" loc="n,20,47,20,49" dtype_id="9">
              <const fl="n20" loc="n,20,50,20,51" name="5&apos;h0" dtype_id="13"/>
              <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </neq>
            <arraysel fl="n20" loc="n,20,64,20,65" dtype_id="2">
              <varref fl="n20" loc="n,20,55,20,64" name="mips_cpu.register_file.registers" dtype_id="6"/>
              <and fl="c64" loc="c,64,45,64,46" dtype_id="13">
                <const fl="c64" loc="c,64,45,64,46" name="32&apos;h1f" dtype_id="2"/>
                <shiftr fl="c64" loc="c,64,45,64,46" dtype_id="13">
                  <varref fl="c64" loc="c,64,27,64,45" name="mips_cpu.instruction_decode" dtype_id="2"/>
                  <const fl="c64" loc="c,64,49,64,51" name="5&apos;h10" dtype_id="14"/>
                </shiftr>
              </and>
            </arraysel>
            <const fl="n20" loc="n,20,83,20,84" name="32&apos;sh0" dtype_id="11"/>
          </cond>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__8">
        <traceinc fl="n12" loc="n,12,15,12,24" dtype_id="6">
          <varref fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,15,13,21" dtype_id="2">
          <varref fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
        </traceinc>
        <traceinc fl="n13" loc="n,13,23,13,29" dtype_id="2">
          <varref fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="traceChgThis__9">
        <traceinc fl="c6" loc="c,6,14,6,17" dtype_id="1">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c8" loc="c,8,14,8,19" dtype_id="1">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c9" loc="c,9,47,9,53" dtype_id="1">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c10" loc="c,10,22,10,33" dtype_id="2">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c13" loc="c,13,14,13,24" dtype_id="1">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c16" loc="c,16,22,16,35" dtype_id="2">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c17" loc="c,17,22,17,36" dtype_id="2">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c20" loc="c,20,21,20,33" dtype_id="2">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c21" loc="c,21,15,21,25" dtype_id="1">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c22" loc="c,22,15,22,24" dtype_id="1">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="9"/>
        </traceinc>
        <traceinc fl="c23" loc="c,23,21,23,35" dtype_id="2">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </traceinc>
        <traceinc fl="c24" loc="c,24,21,24,34" dtype_id="2">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_eval_debug_assertions">
        <if fl="c6" loc="c,6,14,6,17">
          <and fl="c6" loc="c,6,14,6,17" dtype_id="1">
            <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
            <const fl="c6" loc="c,6,14,6,17" name="8&apos;hfe" dtype_id="22"/>
          </and>
          <cstmt fl="c6" loc="c,6,14,6,17">
            <text fl="c6" loc="c,6,14,6,17"/>
          </cstmt>
        </if>
        <if fl="c8" loc="c,8,14,8,19">
          <and fl="c8" loc="c,8,14,8,19" dtype_id="1">
            <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
            <const fl="c8" loc="c,8,14,8,19" name="8&apos;hfe" dtype_id="22"/>
          </and>
          <cstmt fl="c8" loc="c,8,14,8,19">
            <text fl="c8" loc="c,8,14,8,19"/>
          </cstmt>
        </if>
        <if fl="c13" loc="c,13,14,13,24">
          <and fl="c13" loc="c,13,14,13,24" dtype_id="1">
            <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
            <const fl="c13" loc="c,13,14,13,24" name="8&apos;hfe" dtype_id="22"/>
          </and>
          <cstmt fl="c13" loc="c,13,14,13,24">
            <text fl="c13" loc="c,13,14,13,24"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c5" loc="c,5,8,5,16" name="_ctor_var_reset">
        <creset fl="c6" loc="c,6,14,6,17">
          <varref fl="c6" loc="c,6,14,6,17" name="clk" dtype_id="1"/>
        </creset>
        <creset fl="c8" loc="c,8,14,8,19">
          <varref fl="c8" loc="c,8,14,8,19" name="reset" dtype_id="1"/>
        </creset>
        <creset fl="c9" loc="c,9,47,9,53">
          <varref fl="c9" loc="c,9,47,9,53" name="active" dtype_id="1"/>
        </creset>
        <creset fl="c10" loc="c,10,22,10,33">
          <varref fl="c10" loc="c,10,22,10,33" name="register_v0" dtype_id="2"/>
        </creset>
        <creset fl="c13" loc="c,13,14,13,24">
          <varref fl="c13" loc="c,13,14,13,24" name="clk_enable" dtype_id="1"/>
        </creset>
        <creset fl="c16" loc="c,16,22,16,35">
          <varref fl="c16" loc="c,16,22,16,35" name="instr_address" dtype_id="2"/>
        </creset>
        <creset fl="c17" loc="c,17,22,17,36">
          <varref fl="c17" loc="c,17,22,17,36" name="instr_readdata" dtype_id="2"/>
        </creset>
        <creset fl="c20" loc="c,20,21,20,33">
          <varref fl="c20" loc="c,20,21,20,33" name="data_address" dtype_id="2"/>
        </creset>
        <creset fl="c21" loc="c,21,15,21,25">
          <varref fl="c21" loc="c,21,15,21,25" name="data_write" dtype_id="1"/>
        </creset>
        <creset fl="c22" loc="c,22,15,22,24">
          <varref fl="c22" loc="c,22,15,22,24" name="data_read" dtype_id="1"/>
        </creset>
        <creset fl="c23" loc="c,23,21,23,35">
          <varref fl="c23" loc="c,23,21,23,35" name="data_writedata" dtype_id="2"/>
        </creset>
        <creset fl="c24" loc="c,24,21,24,34">
          <varref fl="c24" loc="c,24,21,24,34" name="data_readdata" dtype_id="2"/>
        </creset>
        <creset fl="c27" loc="c,27,8,27,20">
          <varref fl="c27" loc="c,27,8,27,20" name="mips_cpu.internal_clk" dtype_id="1"/>
        </creset>
        <creset fl="c29" loc="c,29,8,29,20">
          <varref fl="c29" loc="c,29,8,29,20" name="mips_cpu.HI_LO_output" dtype_id="1"/>
        </creset>
        <creset fl="c34" loc="c,34,15,34,36">
          <varref fl="c34" loc="c,34,15,34,36" name="mips_cpu.program_counter_fetch" dtype_id="2"/>
        </creset>
        <creset fl="c37" loc="c,37,15,37,40">
          <varref fl="c37" loc="c,37,15,37,40" name="mips_cpu.program_counter_mux_1_out" dtype_id="2"/>
        </creset>
        <creset fl="c40" loc="c,40,14,40,43">
          <varref fl="c40" loc="c,40,14,40,43" name="mips_cpu.program_counter_source_decode" dtype_id="1"/>
        </creset>
        <creset fl="c41" loc="c,41,14,41,35">
          <varref fl="c41" loc="c,41,14,41,35" name="mips_cpu.register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c42" loc="c,42,14,42,39">
          <varref fl="c42" loc="c,42,14,42,39" name="mips_cpu.memory_to_register_decode" dtype_id="1"/>
        </creset>
        <creset fl="c43" loc="c,43,14,43,33">
          <varref fl="c43" loc="c,43,14,43,33" name="mips_cpu.memory_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c44" loc="c,44,14,44,30">
          <varref fl="c44" loc="c,44,14,44,30" name="mips_cpu.ALU_src_B_decode" dtype_id="1"/>
        </creset>
        <creset fl="c45" loc="c,45,14,45,41">
          <varref fl="c45" loc="c,45,14,45,41" name="mips_cpu.register_destination_decode" dtype_id="1"/>
        </creset>
        <creset fl="c46" loc="c,46,14,46,27">
          <varref fl="c46" loc="c,46,14,46,27" name="mips_cpu.branch_decode" dtype_id="1"/>
        </creset>
        <creset fl="c47" loc="c,47,14,47,41">
          <varref fl="c47" loc="c,47,14,47,41" name="mips_cpu.hi_lo_register_write_decode" dtype_id="1"/>
        </creset>
        <creset fl="c49" loc="c,49,14,49,33">
          <varref fl="c49" loc="c,49,14,49,33" name="mips_cpu.ALU_function_decode" dtype_id="3"/>
        </creset>
        <creset fl="c50" loc="c,50,10,50,49">
          <varref fl="c50" loc="c,50,10,50,49" name="mips_cpu.program_counter_multiplexer_jump_decode" dtype_id="1"/>
        </creset>
        <creset fl="c51" loc="c,51,9,51,38">
          <varref fl="c51" loc="c,51,9,51,38" name="mips_cpu.flush_decode_execute_register" dtype_id="1"/>
        </creset>
        <creset fl="c57" loc="c,57,18,57,36">
          <varref fl="c57" loc="c,57,18,57,36" name="mips_cpu.instruction_decode" dtype_id="2"/>
        </creset>
        <creset fl="c58" loc="c,58,18,58,50">
          <varref fl="c58" loc="c,58,18,58,50" name="mips_cpu.program_counter_plus_four_decode" dtype_id="2"/>
        </creset>
        <creset fl="c72" loc="c,72,18,72,47">
          <varref fl="c72" loc="c,72,18,72,47" name="mips_cpu.register_file_output_A_decode" dtype_id="2"/>
        </creset>
        <creset fl="c73" loc="c,73,18,73,47">
          <varref fl="c73" loc="c,73,18,73,47" name="mips_cpu.register_file_output_B_decode" dtype_id="2"/>
        </creset>
        <creset fl="c76" loc="c,76,18,76,33">
          <varref fl="c76" loc="c,76,18,76,33" name="mips_cpu.sign_imm_decode" dtype_id="2"/>
        </creset>
        <creset fl="c79" loc="c,79,18,79,46">
          <varref fl="c79" loc="c,79,18,79,46" name="mips_cpu.register_destination_execute" dtype_id="1"/>
        </creset>
        <creset fl="c80" loc="c,80,18,80,44">
          <varref fl="c80" loc="c,80,18,80,44" name="mips_cpu.memory_to_register_execute" dtype_id="1"/>
        </creset>
        <creset fl="c81" loc="c,81,18,81,38">
          <varref fl="c81" loc="c,81,18,81,38" name="mips_cpu.memory_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c82" loc="c,82,18,82,40">
          <varref fl="c82" loc="c,82,18,82,40" name="mips_cpu.write_register_execute" dtype_id="4"/>
        </creset>
        <creset fl="c83" loc="c,83,18,83,35">
          <varref fl="c83" loc="c,83,18,83,35" name="mips_cpu.ALU_src_B_execute" dtype_id="1"/>
        </creset>
        <creset fl="c84" loc="c,84,18,84,38">
          <varref fl="c84" loc="c,84,18,84,38" name="mips_cpu.ALU_function_execute" dtype_id="3"/>
        </creset>
        <creset fl="c85" loc="c,85,18,85,46">
          <varref fl="c85" loc="c,85,18,85,46" name="mips_cpu.hi_lo_register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c86" loc="c,86,18,86,40">
          <varref fl="c86" loc="c,86,18,86,40" name="mips_cpu.register_write_execute" dtype_id="1"/>
        </creset>
        <creset fl="c87" loc="c,87,11,87,51">
          <varref fl="c87" loc="c,87,11,87,51" name="mips_cpu.program_counter_multiplexer_jump_execute" dtype_id="1"/>
        </creset>
        <creset fl="c90" loc="c,90,18,90,48">
          <varref fl="c90" loc="c,90,18,90,48" name="mips_cpu.register_file_output_A_execute" dtype_id="2"/>
        </creset>
        <creset fl="c91" loc="c,91,18,91,48">
          <varref fl="c91" loc="c,91,18,91,48" name="mips_cpu.register_file_output_B_execute" dtype_id="2"/>
        </creset>
        <creset fl="c92" loc="c,92,18,92,38">
          <varref fl="c92" loc="c,92,18,92,38" name="mips_cpu.source_A_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c93" loc="c,93,18,93,38">
          <varref fl="c93" loc="c,93,18,93,38" name="mips_cpu.source_B_ALU_execute" dtype_id="2"/>
        </creset>
        <creset fl="c94" loc="c,94,18,94,36">
          <varref fl="c94" loc="c,94,18,94,36" name="mips_cpu.write_data_execute" dtype_id="2"/>
        </creset>
        <creset fl="c95" loc="c,95,18,95,36">
          <varref fl="c95" loc="c,95,18,95,36" name="mips_cpu.ALU_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c96" loc="c,96,18,96,39">
          <varref fl="c96" loc="c,96,18,96,39" name="mips_cpu.ALU_HI_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c97" loc="c,97,18,97,39">
          <varref fl="c97" loc="c,97,18,97,39" name="mips_cpu.ALU_LO_output_execute" dtype_id="2"/>
        </creset>
        <creset fl="c98" loc="c,98,18,98,28">
          <varref fl="c98" loc="c,98,18,98,28" name="mips_cpu.Rs_execute" dtype_id="4"/>
        </creset>
        <creset fl="c99" loc="c,99,18,99,28">
          <varref fl="c99" loc="c,99,18,99,28" name="mips_cpu.Rt_execute" dtype_id="4"/>
        </creset>
        <creset fl="c100" loc="c,100,18,100,28">
          <varref fl="c100" loc="c,100,18,100,28" name="mips_cpu.Rd_execute" dtype_id="4"/>
        </creset>
        <creset fl="c101" loc="c,101,18,101,34">
          <varref fl="c101" loc="c,101,18,101,34" name="mips_cpu.sign_imm_execute" dtype_id="2"/>
        </creset>
        <creset fl="c104" loc="c,104,14,104,35">
          <varref fl="c104" loc="c,104,14,104,35" name="mips_cpu.register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c105" loc="c,105,14,105,35">
          <varref fl="c105" loc="c,105,14,105,35" name="mips_cpu.write_register_memory" dtype_id="4"/>
        </creset>
        <creset fl="c106" loc="c,106,14,106,39">
          <varref fl="c106" loc="c,106,14,106,39" name="mips_cpu.memory_to_register_memory" dtype_id="1"/>
        </creset>
        <creset fl="c107" loc="c,107,14,107,33">
          <varref fl="c107" loc="c,107,14,107,33" name="mips_cpu.memory_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c108" loc="c,108,14,108,41">
          <varref fl="c108" loc="c,108,14,108,41" name="mips_cpu.hi_lo_register_write_memory" dtype_id="1"/>
        </creset>
        <creset fl="c109" loc="c,109,10,109,49">
          <varref fl="c109" loc="c,109,10,109,49" name="mips_cpu.program_counter_multiplexer_jump_memory" dtype_id="1"/>
        </creset>
        <creset fl="c112" loc="c,112,15,112,32">
          <varref fl="c112" loc="c,112,15,112,32" name="mips_cpu.ALU_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c113" loc="c,113,15,113,35">
          <varref fl="c113" loc="c,113,15,113,35" name="mips_cpu.ALU_HI_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c114" loc="c,114,15,114,35">
          <varref fl="c114" loc="c,114,15,114,35" name="mips_cpu.ALU_LO_output_memory" dtype_id="2"/>
        </creset>
        <creset fl="c116" loc="c,116,15,116,32">
          <varref fl="c116" loc="c,116,15,116,32" name="mips_cpu.write_data_memory" dtype_id="2"/>
        </creset>
        <creset fl="c119" loc="c,119,8,119,32">
          <varref fl="c119" loc="c,119,8,119,32" name="mips_cpu.register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c120" loc="c,120,8,120,38">
          <varref fl="c120" loc="c,120,8,120,38" name="mips_cpu.hi_lo_register_write_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c121" loc="c,121,8,121,36">
          <varref fl="c121" loc="c,121,8,121,36" name="mips_cpu.memory_to_register_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c122" loc="c,122,8,122,50">
          <varref fl="c122" loc="c,122,8,122,50" name="mips_cpu.program_counter_multiplexer_jump_writeback" dtype_id="1"/>
        </creset>
        <creset fl="c125" loc="c,125,14,125,38">
          <varref fl="c125" loc="c,125,14,125,38" name="mips_cpu.write_register_writeback" dtype_id="4"/>
        </creset>
        <creset fl="c126" loc="c,126,15,126,31">
          <varref fl="c126" loc="c,126,15,126,31" name="mips_cpu.result_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c127" loc="c,127,15,127,38">
          <varref fl="c127" loc="c,127,15,127,38" name="mips_cpu.ALU_HI_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c128" loc="c,128,15,128,38">
          <varref fl="c128" loc="c,128,15,128,38" name="mips_cpu.ALU_LO_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c129" loc="c,129,15,129,35">
          <varref fl="c129" loc="c,129,15,129,35" name="mips_cpu.ALU_output_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c130" loc="c,130,15,130,34">
          <varref fl="c130" loc="c,130,15,130,34" name="mips_cpu.read_data_writeback" dtype_id="2"/>
        </creset>
        <creset fl="c133" loc="c,133,14,133,25">
          <varref fl="c133" loc="c,133,14,133,25" name="mips_cpu.stall_fetch" dtype_id="1"/>
        </creset>
        <creset fl="c134" loc="c,134,14,134,26">
          <varref fl="c134" loc="c,134,14,134,26" name="mips_cpu.stall_decode" dtype_id="1"/>
        </creset>
        <creset fl="c137" loc="c,137,14,137,36">
          <varref fl="c137" loc="c,137,14,137,36" name="mips_cpu.flush_execute_register" dtype_id="1"/>
        </creset>
        <creset fl="c138" loc="c,138,14,138,31">
          <varref fl="c138" loc="c,138,14,138,31" name="mips_cpu.forward_A_execute" dtype_id="5"/>
        </creset>
        <creset fl="c139" loc="c,139,14,139,31">
          <varref fl="c139" loc="c,139,14,139,31" name="mips_cpu.forward_B_execute" dtype_id="5"/>
        </creset>
        <creset fl="c140" loc="c,140,10,140,37">
          <varref fl="c140" loc="c,140,10,140,37" name="mips_cpu.flush_fetch_decode_register" dtype_id="1"/>
        </creset>
        <creset fl="n12" loc="n,12,15,12,24">
          <varref fl="n12" loc="n,12,15,12,24" name="mips_cpu.register_file.registers" dtype_id="6"/>
        </creset>
        <creset fl="n13" loc="n,13,15,13,21">
          <varref fl="n13" loc="n,13,15,13,21" name="mips_cpu.register_file.HI_reg" dtype_id="2"/>
        </creset>
        <creset fl="n13" loc="n,13,23,13,29">
          <varref fl="n13" loc="n,13,23,13,29" name="mips_cpu.register_file.LO_reg" dtype_id="2"/>
        </creset>
        <creset fl="g17" loc="g,17,14,17,16">
          <varref fl="g17" loc="g,17,14,17,16" name="mips_cpu.control_unit.op" dtype_id="3"/>
        </creset>
        <creset fl="g19" loc="g,19,14,19,19">
          <varref fl="g19" loc="g,19,14,19,19" name="mips_cpu.control_unit.funct" dtype_id="3"/>
        </creset>
        <creset fl="e19" loc="e,19,15,19,31">
          <varref fl="e19" loc="e,19,15,19,31" name="mips_cpu.alu.ALU_HI_LO_output" dtype_id="7"/>
        </creset>
        <creset fl="i26" loc="i,26,8,26,15">
          <varref fl="i26" loc="i,26,8,26,15" name="mips_cpu.hazard_unit.lwstall" dtype_id="1"/>
        </creset>
        <creset fl="i27" loc="i,27,8,27,19">
          <varref fl="i27" loc="i,27,8,27,19" name="mips_cpu.hazard_unit.branchstall" dtype_id="1"/>
        </creset>
        <creset fl="c5" loc="c,5,8,5,16">
          <varref fl="c5" loc="c,5,8,5,16" name="__Vm_traceActivity" dtype_id="8"/>
        </creset>
      </cfunc>
      <cuse fl="c5" loc="c,5,8,5,16" name="VerilatedVcd"/>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Trace__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB__Trace.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="MIPS_Harvard_obj_dir/MIPS_Harvard_TB.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <unpackarraydtype fl="n12" loc="n,12,24,12,25" id="6" sub_dtype_id="2">
        <range fl="n12" loc="n,12,24,12,25">
          <const fl="n12" loc="n,12,25,12,27" name="32&apos;sh1f" dtype_id="11"/>
          <const fl="n12" loc="n,12,28,12,29" name="32&apos;sh0" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <basicdtype fl="e15" loc="e,15,2,15,7" id="7" name="logic" left="63" right="0"/>
      <basicdtype fl="e45" loc="e,45,34,45,41" id="18" name="logic" left="63" right="0"/>
      <basicdtype fl="c6" loc="c,6,8,6,13" id="1" name="logic"/>
      <basicdtype fl="c10" loc="c,10,9,10,14" id="2" name="logic" left="31" right="0"/>
      <basicdtype fl="c49" loc="c,49,2,49,7" id="3" name="logic" left="5" right="0"/>
      <basicdtype fl="c60" loc="c,60,2,60,7" id="4" name="logic" left="4" right="0"/>
      <basicdtype fl="c68" loc="c,68,2,68,7" id="10" name="logic" left="15" right="0"/>
      <basicdtype fl="c138" loc="c,138,2,138,7" id="5" name="logic" left="1" right="0"/>
      <basicdtype fl="c177" loc="c,177,8,177,10" id="11" name="logic" left="31" right="0"/>
      <basicdtype fl="n12" loc="n,12,15,12,24" id="20" name="bit" left="4" right="0"/>
      <basicdtype fl="n12" loc="n,12,15,12,24" id="21" name="bit"/>
      <basicdtype fl="c5" loc="c,5,8,5,16" id="8" name="bit" left="31" right="0"/>
      <basicdtype fl="c27" loc="c,27,8,27,20" id="9" name="logic" left="31" right="0"/>
      <basicdtype fl="o6" loc="o,6,31,6,32" id="12" name="logic" left="31" right="0"/>
      <basicdtype fl="c69" loc="c,69,44,69,45" id="14" name="logic" left="31" right="0"/>
      <basicdtype fl="n19" loc="n,19,50,19,51" id="13" name="logic" left="31" right="0"/>
      <basicdtype fl="i32" loc="i,32,45,32,50" id="15" name="logic" left="31" right="0"/>
      <basicdtype fl="g22" loc="g,22,19,22,20" id="16" name="logic" left="31" right="0"/>
      <basicdtype fl="g25" loc="g,25,8,25,10" id="17" name="logic" left="31" right="0"/>
      <basicdtype fl="e68" loc="e,68,39,68,41" id="19" name="logic" left="31" right="0"/>
      <basicdtype fl="c6" loc="c,6,14,6,17" id="22" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
