Version 4.0 HI-TECH Software Intermediate Code
"1380 C:/Program Files/Microchip/MPLABX/v6.15/packs/Microchip/PIC18Fxxxx_DFP/1.4.151/xc8\pic\include\proc\pic18f4620.h
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"1602
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"1824
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"2046
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"2268
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"880
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"992
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"1104
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"1216
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"1328
[v _LATE `Vuc ~T0 @X0 0 e@3981 ]
"52
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"189
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"360
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"535
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"677
[v _PORTE `Vuc ~T0 @X0 0 e@3972 ]
"66 Mcal_layer/GPIO/hal_gpio.h
[; ;Mcal_layer/GPIO/hal_gpio.h: 66: typedef struct{
[s S273 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S273 . port pin logic direction ]
"33 Mcal_layer/GPIO/hal_gpio.c
[; ;Mcal_layer/GPIO/hal_gpio.c: 33:     }
[c E2982 0 1 .. ]
[n E2982 . OUTPUT INPUT  ]
"63
[; ;Mcal_layer/GPIO/hal_gpio.c: 63: std_returntype gpio_pin_write_logic(const pin_config_t * _pin_config , logic_t logic){
[c E2978 0 1 .. ]
[n E2978 . LOW HIGH  ]
"129
[; ;Mcal_layer/GPIO/hal_gpio.c: 129: std_returntype gpio_port_direction_initialize(port_index_t port ,uint8 direction){
[c E2996 0 1 2 3 4 .. ]
[n E2996 . PORTA_INDEX PORTB_INDEX PORTC_INDEX PORTD_INDEX PORTE_INDEX  ]
"54 C:/Program Files/Microchip/MPLABX/v6.15/packs/Microchip/PIC18Fxxxx_DFP/1.4.151/xc8\pic\include\proc\pic18f4620.h
[; <" PORTA equ 0F80h ;# ">
"191
[; <" PORTB equ 0F81h ;# ">
"362
[; <" PORTC equ 0F82h ;# ">
"537
[; <" PORTD equ 0F83h ;# ">
"679
[; <" PORTE equ 0F84h ;# ">
"882
[; <" LATA equ 0F89h ;# ">
"994
[; <" LATB equ 0F8Ah ;# ">
"1106
[; <" LATC equ 0F8Bh ;# ">
"1218
[; <" LATD equ 0F8Ch ;# ">
"1330
[; <" LATE equ 0F8Dh ;# ">
"1382
[; <" TRISA equ 0F92h ;# ">
"1387
[; <" DDRA equ 0F92h ;# ">
"1604
[; <" TRISB equ 0F93h ;# ">
"1609
[; <" DDRB equ 0F93h ;# ">
"1826
[; <" TRISC equ 0F94h ;# ">
"1831
[; <" DDRC equ 0F94h ;# ">
"2048
[; <" TRISD equ 0F95h ;# ">
"2053
[; <" DDRD equ 0F95h ;# ">
"2270
[; <" TRISE equ 0F96h ;# ">
"2275
[; <" DDRE equ 0F96h ;# ">
"2434
[; <" OSCTUNE equ 0F9Bh ;# ">
"2499
[; <" PIE1 equ 0F9Dh ;# ">
"2576
[; <" PIR1 equ 0F9Eh ;# ">
"2653
[; <" IPR1 equ 0F9Fh ;# ">
"2730
[; <" PIE2 equ 0FA0h ;# ">
"2796
[; <" PIR2 equ 0FA1h ;# ">
"2862
[; <" IPR2 equ 0FA2h ;# ">
"2928
[; <" EECON1 equ 0FA6h ;# ">
"2994
[; <" EECON2 equ 0FA7h ;# ">
"3001
[; <" EEDATA equ 0FA8h ;# ">
"3008
[; <" EEADR equ 0FA9h ;# ">
"3015
[; <" EEADRH equ 0FAAh ;# ">
"3022
[; <" RCSTA equ 0FABh ;# ">
"3027
[; <" RCSTA1 equ 0FABh ;# ">
"3232
[; <" TXSTA equ 0FACh ;# ">
"3237
[; <" TXSTA1 equ 0FACh ;# ">
"3488
[; <" TXREG equ 0FADh ;# ">
"3493
[; <" TXREG1 equ 0FADh ;# ">
"3500
[; <" RCREG equ 0FAEh ;# ">
"3505
[; <" RCREG1 equ 0FAEh ;# ">
"3512
[; <" SPBRG equ 0FAFh ;# ">
"3517
[; <" SPBRG1 equ 0FAFh ;# ">
"3524
[; <" SPBRGH equ 0FB0h ;# ">
"3531
[; <" T3CON equ 0FB1h ;# ">
"3643
[; <" TMR3 equ 0FB2h ;# ">
"3650
[; <" TMR3L equ 0FB2h ;# ">
"3657
[; <" TMR3H equ 0FB3h ;# ">
"3664
[; <" CMCON equ 0FB4h ;# ">
"3754
[; <" CVRCON equ 0FB5h ;# ">
"3833
[; <" ECCP1AS equ 0FB6h ;# ">
"3915
[; <" PWM1CON equ 0FB7h ;# ">
"3985
[; <" BAUDCON equ 0FB8h ;# ">
"3990
[; <" BAUDCTL equ 0FB8h ;# ">
"4157
[; <" CCP2CON equ 0FBAh ;# ">
"4236
[; <" CCPR2 equ 0FBBh ;# ">
"4243
[; <" CCPR2L equ 0FBBh ;# ">
"4250
[; <" CCPR2H equ 0FBCh ;# ">
"4257
[; <" CCP1CON equ 0FBDh ;# ">
"4354
[; <" CCPR1 equ 0FBEh ;# ">
"4361
[; <" CCPR1L equ 0FBEh ;# ">
"4368
[; <" CCPR1H equ 0FBFh ;# ">
"4375
[; <" ADCON2 equ 0FC0h ;# ">
"4446
[; <" ADCON1 equ 0FC1h ;# ">
"4531
[; <" ADCON0 equ 0FC2h ;# ">
"4650
[; <" ADRES equ 0FC3h ;# ">
"4657
[; <" ADRESL equ 0FC3h ;# ">
"4664
[; <" ADRESH equ 0FC4h ;# ">
"4671
[; <" SSPCON2 equ 0FC5h ;# ">
"4733
[; <" SSPCON1 equ 0FC6h ;# ">
"4803
[; <" SSPSTAT equ 0FC7h ;# ">
"5024
[; <" SSPADD equ 0FC8h ;# ">
"5031
[; <" SSPBUF equ 0FC9h ;# ">
"5038
[; <" T2CON equ 0FCAh ;# ">
"5109
[; <" PR2 equ 0FCBh ;# ">
"5114
[; <" MEMCON equ 0FCBh ;# ">
"5219
[; <" TMR2 equ 0FCCh ;# ">
"5226
[; <" T1CON equ 0FCDh ;# ">
"5329
[; <" TMR1 equ 0FCEh ;# ">
"5336
[; <" TMR1L equ 0FCEh ;# ">
"5343
[; <" TMR1H equ 0FCFh ;# ">
"5350
[; <" RCON equ 0FD0h ;# ">
"5483
[; <" WDTCON equ 0FD1h ;# ">
"5511
[; <" HLVDCON equ 0FD2h ;# ">
"5516
[; <" LVDCON equ 0FD2h ;# ">
"5781
[; <" OSCCON equ 0FD3h ;# ">
"5858
[; <" T0CON equ 0FD5h ;# ">
"5935
[; <" TMR0 equ 0FD6h ;# ">
"5942
[; <" TMR0L equ 0FD6h ;# ">
"5949
[; <" TMR0H equ 0FD7h ;# ">
"5956
[; <" STATUS equ 0FD8h ;# ">
"6027
[; <" FSR2 equ 0FD9h ;# ">
"6034
[; <" FSR2L equ 0FD9h ;# ">
"6041
[; <" FSR2H equ 0FDAh ;# ">
"6048
[; <" PLUSW2 equ 0FDBh ;# ">
"6055
[; <" PREINC2 equ 0FDCh ;# ">
"6062
[; <" POSTDEC2 equ 0FDDh ;# ">
"6069
[; <" POSTINC2 equ 0FDEh ;# ">
"6076
[; <" INDF2 equ 0FDFh ;# ">
"6083
[; <" BSR equ 0FE0h ;# ">
"6090
[; <" FSR1 equ 0FE1h ;# ">
"6097
[; <" FSR1L equ 0FE1h ;# ">
"6104
[; <" FSR1H equ 0FE2h ;# ">
"6111
[; <" PLUSW1 equ 0FE3h ;# ">
"6118
[; <" PREINC1 equ 0FE4h ;# ">
"6125
[; <" POSTDEC1 equ 0FE5h ;# ">
"6132
[; <" POSTINC1 equ 0FE6h ;# ">
"6139
[; <" INDF1 equ 0FE7h ;# ">
"6146
[; <" WREG equ 0FE8h ;# ">
"6158
[; <" FSR0 equ 0FE9h ;# ">
"6165
[; <" FSR0L equ 0FE9h ;# ">
"6172
[; <" FSR0H equ 0FEAh ;# ">
"6179
[; <" PLUSW0 equ 0FEBh ;# ">
"6186
[; <" PREINC0 equ 0FECh ;# ">
"6193
[; <" POSTDEC0 equ 0FEDh ;# ">
"6200
[; <" POSTINC0 equ 0FEEh ;# ">
"6207
[; <" INDF0 equ 0FEFh ;# ">
"6214
[; <" INTCON3 equ 0FF0h ;# ">
"6306
[; <" INTCON2 equ 0FF1h ;# ">
"6376
[; <" INTCON equ 0FF2h ;# ">
"6493
[; <" PROD equ 0FF3h ;# ">
"6500
[; <" PRODL equ 0FF3h ;# ">
"6507
[; <" PRODH equ 0FF4h ;# ">
"6514
[; <" TABLAT equ 0FF5h ;# ">
"6523
[; <" TBLPTR equ 0FF6h ;# ">
"6530
[; <" TBLPTRL equ 0FF6h ;# ">
"6537
[; <" TBLPTRH equ 0FF7h ;# ">
"6544
[; <" TBLPTRU equ 0FF8h ;# ">
"6553
[; <" PCLAT equ 0FF9h ;# ">
"6560
[; <" PC equ 0FF9h ;# ">
"6567
[; <" PCL equ 0FF9h ;# ">
"6574
[; <" PCLATH equ 0FFAh ;# ">
"6581
[; <" PCLATU equ 0FFBh ;# ">
"6588
[; <" STKPTR equ 0FFCh ;# ">
"6694
[; <" TOS equ 0FFDh ;# ">
"6701
[; <" TOSL equ 0FFDh ;# ">
"6708
[; <" TOSH equ 0FFEh ;# ">
"6715
[; <" TOSU equ 0FFFh ;# ">
"4 Mcal_layer/GPIO/hal_gpio.c
[; ;Mcal_layer/GPIO/hal_gpio.c: 4: volatile uint8 *tris_reg[] = {&TRISA ,&TRISB ,&TRISC ,&TRISD ,&TRISE};
[v _tris_reg `*Vuc ~T0 @X0 -> 5 `i e ]
[i _tris_reg
:U ..
&U _TRISA
&U _TRISB
&U _TRISC
&U _TRISD
&U _TRISE
..
]
"5
[; ;Mcal_layer/GPIO/hal_gpio.c: 5: volatile uint8 *lat_reg[] = {&LATA ,&LATB ,&LATC ,&LATD ,&LATE };
[v _lat_reg `*Vuc ~T0 @X0 -> 5 `i e ]
[i _lat_reg
:U ..
&U _LATA
&U _LATB
&U _LATC
&U _LATD
&U _LATE
..
]
"6
[; ;Mcal_layer/GPIO/hal_gpio.c: 6: volatile uint8 *port_reg[] = {&PORTA ,&PORTB ,&PORTC ,&PORTD ,&PORTE};
[v _port_reg `*Vuc ~T0 @X0 -> 5 `i e ]
[i _port_reg
:U ..
&U _PORTA
&U _PORTB
&U _PORTC
&U _PORTD
&U _PORTE
..
]
"15
[; ;Mcal_layer/GPIO/hal_gpio.c: 15: std_returntype gpio_pin_direction_initialize(const pin_config_t * _pin_config){
[v _gpio_pin_direction_initialize `(uc ~T0 @X0 1 ef1`*CS273 ]
{
[e :U _gpio_pin_direction_initialize ]
[v __pin_config `*CS273 ~T0 @X0 1 r1 ]
[f ]
"16
[; ;Mcal_layer/GPIO/hal_gpio.c: 16:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"17
[; ;Mcal_layer/GPIO/hal_gpio.c: 17:     if(((void*)0) == _pin_config || _pin_config->pin > 8 -1){
[e $ ! || == -> -> -> 0 `i `*v `*CS273 __pin_config > -> . *U __pin_config 1 `i - -> 8 `i -> 1 `i 275  ]
{
"18
[; ;Mcal_layer/GPIO/hal_gpio.c: 18:         ret = (std_returntype)0x00;
[e = _ret -> -> 0 `i `uc ]
"19
[; ;Mcal_layer/GPIO/hal_gpio.c: 19:     }
}
[e $U 276  ]
"20
[; ;Mcal_layer/GPIO/hal_gpio.c: 20:     else{
[e :U 275 ]
{
"21
[; ;Mcal_layer/GPIO/hal_gpio.c: 21:         switch(_pin_config->direction){
[e $U 278  ]
{
"22
[; ;Mcal_layer/GPIO/hal_gpio.c: 22:             case OUTPUT :{
[e :U 279 ]
{
"23
[; ;Mcal_layer/GPIO/hal_gpio.c: 23:                 (*tris_reg[_pin_config->port]&=~((uint8)1<<_pin_config->pin));
[e =& *U *U + &U _tris_reg * -> . *U __pin_config 0 `ux -> -> # *U &U _tris_reg `ui `ux -> ~ << -> -> -> 1 `i `uc `i -> . *U __pin_config 1 `i `uc ]
"24
[; ;Mcal_layer/GPIO/hal_gpio.c: 24:                 break;
[e $U 277  ]
"25
[; ;Mcal_layer/GPIO/hal_gpio.c: 25:             }
}
"26
[; ;Mcal_layer/GPIO/hal_gpio.c: 26:             case INPUT :{
[e :U 280 ]
{
"27
[; ;Mcal_layer/GPIO/hal_gpio.c: 27:                 (*tris_reg[_pin_config->port]|=((uint8)1<<_pin_config->pin));
[e =| *U *U + &U _tris_reg * -> . *U __pin_config 0 `ux -> -> # *U &U _tris_reg `ui `ux -> << -> -> -> 1 `i `uc `i -> . *U __pin_config 1 `i `uc ]
"28
[; ;Mcal_layer/GPIO/hal_gpio.c: 28:                 break;
[e $U 277  ]
"29
[; ;Mcal_layer/GPIO/hal_gpio.c: 29:             }
}
"30
[; ;Mcal_layer/GPIO/hal_gpio.c: 30:             default :{
[e :U 281 ]
{
"31
[; ;Mcal_layer/GPIO/hal_gpio.c: 31:                 ret = (std_returntype)0x00;
[e = _ret -> -> 0 `i `uc ]
"32
[; ;Mcal_layer/GPIO/hal_gpio.c: 32:             }
}
"33
[; ;Mcal_layer/GPIO/hal_gpio.c: 33:     }
}
[e $U 277  ]
[e :U 278 ]
[e [\ -> . *U __pin_config 3 `i , $ . `E2982 0 279
 , $ . `E2982 1 280
 281 ]
[e :U 277 ]
"34
[; ;Mcal_layer/GPIO/hal_gpio.c: 34:     }
}
[e :U 276 ]
"35
[; ;Mcal_layer/GPIO/hal_gpio.c: 35:     return ret;
[e ) _ret ]
[e $UE 274  ]
"36
[; ;Mcal_layer/GPIO/hal_gpio.c: 36: }
[e :UE 274 ]
}
"45
[; ;Mcal_layer/GPIO/hal_gpio.c: 45: std_returntype gpio_pin_get_direction_status(const pin_config_t * _pin_config ,direction_t * dic_status){
[v _gpio_pin_get_direction_status `(uc ~T0 @X0 1 ef2`*CS273`*E2982 ]
{
[e :U _gpio_pin_get_direction_status ]
[v __pin_config `*CS273 ~T0 @X0 1 r1 ]
[v _dic_status `*E2982 ~T0 @X0 1 r2 ]
[f ]
"46
[; ;Mcal_layer/GPIO/hal_gpio.c: 46:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"47
[; ;Mcal_layer/GPIO/hal_gpio.c: 47:     if((((void*)0) == _pin_config) || ((void*)0) == (dic_status) || _pin_config->pin > 8 -1){
[e $ ! || || == -> -> -> 0 `i `*v `*CS273 __pin_config == -> -> -> 0 `i `*v `*E2982 _dic_status > -> . *U __pin_config 1 `i - -> 8 `i -> 1 `i 283  ]
{
"48
[; ;Mcal_layer/GPIO/hal_gpio.c: 48:         ret = (std_returntype)0x00;
[e = _ret -> -> 0 `i `uc ]
"49
[; ;Mcal_layer/GPIO/hal_gpio.c: 49:     }
}
[e $U 284  ]
"50
[; ;Mcal_layer/GPIO/hal_gpio.c: 50:     else{
[e :U 283 ]
{
"51
[; ;Mcal_layer/GPIO/hal_gpio.c: 51:         *dic_status = ((*tris_reg[_pin_config->port] >> _pin_config->pin) & (uint8)1);
[e = *U _dic_status -> & >> -> *U *U + &U _tris_reg * -> . *U __pin_config 0 `ux -> -> # *U &U _tris_reg `ui `ux `i -> . *U __pin_config 1 `i -> -> -> 1 `i `uc `i `E2982 ]
"52
[; ;Mcal_layer/GPIO/hal_gpio.c: 52:     }
}
[e :U 284 ]
"53
[; ;Mcal_layer/GPIO/hal_gpio.c: 53:     return ret;
[e ) _ret ]
[e $UE 282  ]
"54
[; ;Mcal_layer/GPIO/hal_gpio.c: 54: }
[e :UE 282 ]
}
"63
[; ;Mcal_layer/GPIO/hal_gpio.c: 63: std_returntype gpio_pin_write_logic(const pin_config_t * _pin_config , logic_t logic){
[v _gpio_pin_write_logic `(uc ~T0 @X0 1 ef2`*CS273`E2978 ]
{
[e :U _gpio_pin_write_logic ]
[v __pin_config `*CS273 ~T0 @X0 1 r1 ]
[v _logic `E2978 ~T0 @X0 1 r2 ]
[f ]
"64
[; ;Mcal_layer/GPIO/hal_gpio.c: 64:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"65
[; ;Mcal_layer/GPIO/hal_gpio.c: 65:     if((((void*)0)==_pin_config) ||(_pin_config->pin > 8 -1))
[e $ ! || == -> -> -> 0 `i `*v `*CS273 __pin_config > -> . *U __pin_config 1 `i - -> 8 `i -> 1 `i 286  ]
"66
[; ;Mcal_layer/GPIO/hal_gpio.c: 66:     {
{
"67
[; ;Mcal_layer/GPIO/hal_gpio.c: 67:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"68
[; ;Mcal_layer/GPIO/hal_gpio.c: 68:     }
}
[e $U 287  ]
"69
[; ;Mcal_layer/GPIO/hal_gpio.c: 69:         else{
[e :U 286 ]
{
"70
[; ;Mcal_layer/GPIO/hal_gpio.c: 70:             switch(logic){
[e $U 289  ]
{
"71
[; ;Mcal_layer/GPIO/hal_gpio.c: 71:             case LOW :
[e :U 290 ]
"72
[; ;Mcal_layer/GPIO/hal_gpio.c: 72:                 (*lat_reg[_pin_config->port]&=~((uint8)1<<_pin_config->pin));
[e =& *U *U + &U _lat_reg * -> . *U __pin_config 0 `ux -> -> # *U &U _lat_reg `ui `ux -> ~ << -> -> -> 1 `i `uc `i -> . *U __pin_config 1 `i `uc ]
"73
[; ;Mcal_layer/GPIO/hal_gpio.c: 73:                 break;
[e $U 288  ]
"74
[; ;Mcal_layer/GPIO/hal_gpio.c: 74:             case HIGH :
[e :U 291 ]
"75
[; ;Mcal_layer/GPIO/hal_gpio.c: 75:                 (*lat_reg[_pin_config->port]|=((uint8)1<<_pin_config->pin));
[e =| *U *U + &U _lat_reg * -> . *U __pin_config 0 `ux -> -> # *U &U _lat_reg `ui `ux -> << -> -> -> 1 `i `uc `i -> . *U __pin_config 1 `i `uc ]
"76
[; ;Mcal_layer/GPIO/hal_gpio.c: 76:                 break;
[e $U 288  ]
"77
[; ;Mcal_layer/GPIO/hal_gpio.c: 77:             default : ret = (std_returntype)0x00 ;
[e :U 292 ]
[e = _ret -> -> 0 `i `uc ]
"78
[; ;Mcal_layer/GPIO/hal_gpio.c: 78:             }}
}
[e $U 288  ]
[e :U 289 ]
[e [\ -> _logic `ui , $ -> . `E2978 0 `ui 290
 , $ -> . `E2978 1 `ui 291
 292 ]
[e :U 288 ]
}
[e :U 287 ]
"81
[; ;Mcal_layer/GPIO/hal_gpio.c: 81:     return ret;
[e ) _ret ]
[e $UE 285  ]
"82
[; ;Mcal_layer/GPIO/hal_gpio.c: 82: }
[e :UE 285 ]
}
"91
[; ;Mcal_layer/GPIO/hal_gpio.c: 91: std_returntype gpio_pin_read_logic(const pin_config_t * _pin_config , logic_t *logic){
[v _gpio_pin_read_logic `(uc ~T0 @X0 1 ef2`*CS273`*E2978 ]
{
[e :U _gpio_pin_read_logic ]
[v __pin_config `*CS273 ~T0 @X0 1 r1 ]
[v _logic `*E2978 ~T0 @X0 1 r2 ]
[f ]
"92
[; ;Mcal_layer/GPIO/hal_gpio.c: 92:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"93
[; ;Mcal_layer/GPIO/hal_gpio.c: 93:     if(((void*)0)==_pin_config || ((void*)0) == logic ||_pin_config->pin > 8 -1)
[e $ ! || || == -> -> -> 0 `i `*v `*CS273 __pin_config == -> -> -> 0 `i `*v `*E2978 _logic > -> . *U __pin_config 1 `i - -> 8 `i -> 1 `i 294  ]
"94
[; ;Mcal_layer/GPIO/hal_gpio.c: 94:     {
{
"95
[; ;Mcal_layer/GPIO/hal_gpio.c: 95:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"96
[; ;Mcal_layer/GPIO/hal_gpio.c: 96:     }
}
[e $U 295  ]
"97
[; ;Mcal_layer/GPIO/hal_gpio.c: 97:         else{
[e :U 294 ]
{
"98
[; ;Mcal_layer/GPIO/hal_gpio.c: 98:             *logic = ((*port_reg[_pin_config->port] >> _pin_config->pin) & (uint8)1);
[e = *U _logic -> & >> -> *U *U + &U _port_reg * -> . *U __pin_config 0 `ux -> -> # *U &U _port_reg `ui `ux `i -> . *U __pin_config 1 `i -> -> -> 1 `i `uc `i `E2978 ]
"99
[; ;Mcal_layer/GPIO/hal_gpio.c: 99:         }
}
[e :U 295 ]
"101
[; ;Mcal_layer/GPIO/hal_gpio.c: 101:     return ret;
[e ) _ret ]
[e $UE 293  ]
"102
[; ;Mcal_layer/GPIO/hal_gpio.c: 102: }
[e :UE 293 ]
}
"110
[; ;Mcal_layer/GPIO/hal_gpio.c: 110: std_returntype gpio_pin_toggle_logic(const pin_config_t * _pin_config){
[v _gpio_pin_toggle_logic `(uc ~T0 @X0 1 ef1`*CS273 ]
{
[e :U _gpio_pin_toggle_logic ]
[v __pin_config `*CS273 ~T0 @X0 1 r1 ]
[f ]
"111
[; ;Mcal_layer/GPIO/hal_gpio.c: 111:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"112
[; ;Mcal_layer/GPIO/hal_gpio.c: 112:       if(((void*)0)==_pin_config ||_pin_config->pin > 8 -1)
[e $ ! || == -> -> -> 0 `i `*v `*CS273 __pin_config > -> . *U __pin_config 1 `i - -> 8 `i -> 1 `i 297  ]
"113
[; ;Mcal_layer/GPIO/hal_gpio.c: 113:     {
{
"114
[; ;Mcal_layer/GPIO/hal_gpio.c: 114:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"115
[; ;Mcal_layer/GPIO/hal_gpio.c: 115:     }
}
[e $U 298  ]
"116
[; ;Mcal_layer/GPIO/hal_gpio.c: 116:         else{
[e :U 297 ]
{
"117
[; ;Mcal_layer/GPIO/hal_gpio.c: 117:             (*lat_reg[_pin_config->port]^=((uint8)1<<_pin_config->pin));
[e =^ *U *U + &U _lat_reg * -> . *U __pin_config 0 `ux -> -> # *U &U _lat_reg `ui `ux -> << -> -> -> 1 `i `uc `i -> . *U __pin_config 1 `i `uc ]
"118
[; ;Mcal_layer/GPIO/hal_gpio.c: 118:         }
}
[e :U 298 ]
"119
[; ;Mcal_layer/GPIO/hal_gpio.c: 119:     return ret;
[e ) _ret ]
[e $UE 296  ]
"120
[; ;Mcal_layer/GPIO/hal_gpio.c: 120: }
[e :UE 296 ]
}
"129
[; ;Mcal_layer/GPIO/hal_gpio.c: 129: std_returntype gpio_port_direction_initialize(port_index_t port ,uint8 direction){
[v _gpio_port_direction_initialize `(uc ~T0 @X0 1 ef2`E2996`uc ]
{
[e :U _gpio_port_direction_initialize ]
[v _port `E2996 ~T0 @X0 1 r1 ]
[v _direction `uc ~T0 @X0 1 r2 ]
[f ]
"130
[; ;Mcal_layer/GPIO/hal_gpio.c: 130:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"131
[; ;Mcal_layer/GPIO/hal_gpio.c: 131:       if( port > 5 -1)
[e $ ! > -> _port `ui -> - -> 5 `i -> 1 `i `ui 300  ]
"132
[; ;Mcal_layer/GPIO/hal_gpio.c: 132:     {
{
"133
[; ;Mcal_layer/GPIO/hal_gpio.c: 133:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"134
[; ;Mcal_layer/GPIO/hal_gpio.c: 134:     }
}
[e $U 301  ]
"135
[; ;Mcal_layer/GPIO/hal_gpio.c: 135:       else{
[e :U 300 ]
{
"136
[; ;Mcal_layer/GPIO/hal_gpio.c: 136:            *tris_reg[port] = direction ;
[e = *U *U + &U _tris_reg * -> _port `ux -> -> # *U &U _tris_reg `ui `ux _direction ]
"137
[; ;Mcal_layer/GPIO/hal_gpio.c: 137:         }
}
[e :U 301 ]
"140
[; ;Mcal_layer/GPIO/hal_gpio.c: 140:     return ret;
[e ) _ret ]
[e $UE 299  ]
"141
[; ;Mcal_layer/GPIO/hal_gpio.c: 141: }
[e :UE 299 ]
}
"150
[; ;Mcal_layer/GPIO/hal_gpio.c: 150: std_returntype gpio_port_get_direction_status(port_index_t port ,uint8 *dic_status){
[v _gpio_port_get_direction_status `(uc ~T0 @X0 1 ef2`E2996`*uc ]
{
[e :U _gpio_port_get_direction_status ]
[v _port `E2996 ~T0 @X0 1 r1 ]
[v _dic_status `*uc ~T0 @X0 1 r2 ]
[f ]
"151
[; ;Mcal_layer/GPIO/hal_gpio.c: 151:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"152
[; ;Mcal_layer/GPIO/hal_gpio.c: 152:      if((((void*)0)==dic_status)&&(port > 5 -1))
[e $ ! && == -> -> -> 0 `i `*v `*uc _dic_status > -> _port `ui -> - -> 5 `i -> 1 `i `ui 303  ]
"153
[; ;Mcal_layer/GPIO/hal_gpio.c: 153:     {
{
"154
[; ;Mcal_layer/GPIO/hal_gpio.c: 154:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"155
[; ;Mcal_layer/GPIO/hal_gpio.c: 155:     }
}
[e $U 304  ]
"156
[; ;Mcal_layer/GPIO/hal_gpio.c: 156:         else{
[e :U 303 ]
{
"157
[; ;Mcal_layer/GPIO/hal_gpio.c: 157:             *dic_status = *tris_reg[port];
[e = *U _dic_status *U *U + &U _tris_reg * -> _port `ux -> -> # *U &U _tris_reg `ui `ux ]
"158
[; ;Mcal_layer/GPIO/hal_gpio.c: 158:         }
}
[e :U 304 ]
"162
[; ;Mcal_layer/GPIO/hal_gpio.c: 162:     return ret;
[e ) _ret ]
[e $UE 302  ]
"163
[; ;Mcal_layer/GPIO/hal_gpio.c: 163: }
[e :UE 302 ]
}
"172
[; ;Mcal_layer/GPIO/hal_gpio.c: 172: std_returntype gpio_port_write_logic(port_index_t port , uint8 logic){
[v _gpio_port_write_logic `(uc ~T0 @X0 1 ef2`E2996`uc ]
{
[e :U _gpio_port_write_logic ]
[v _port `E2996 ~T0 @X0 1 r1 ]
[v _logic `uc ~T0 @X0 1 r2 ]
[f ]
"173
[; ;Mcal_layer/GPIO/hal_gpio.c: 173:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"174
[; ;Mcal_layer/GPIO/hal_gpio.c: 174:        if( port > 5 -1)
[e $ ! > -> _port `ui -> - -> 5 `i -> 1 `i `ui 306  ]
"175
[; ;Mcal_layer/GPIO/hal_gpio.c: 175:     {
{
"176
[; ;Mcal_layer/GPIO/hal_gpio.c: 176:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"177
[; ;Mcal_layer/GPIO/hal_gpio.c: 177:     }
}
[e $U 307  ]
"178
[; ;Mcal_layer/GPIO/hal_gpio.c: 178:       else{
[e :U 306 ]
{
"179
[; ;Mcal_layer/GPIO/hal_gpio.c: 179:            *lat_reg[port] = logic;
[e = *U *U + &U _lat_reg * -> _port `ux -> -> # *U &U _lat_reg `ui `ux _logic ]
"180
[; ;Mcal_layer/GPIO/hal_gpio.c: 180:         }
}
[e :U 307 ]
"183
[; ;Mcal_layer/GPIO/hal_gpio.c: 183:     return ret;
[e ) _ret ]
[e $UE 305  ]
"184
[; ;Mcal_layer/GPIO/hal_gpio.c: 184: }
[e :UE 305 ]
}
"193
[; ;Mcal_layer/GPIO/hal_gpio.c: 193: std_returntype gpio_port_read_logic(port_index_t port , uint8 *logic){
[v _gpio_port_read_logic `(uc ~T0 @X0 1 ef2`E2996`*uc ]
{
[e :U _gpio_port_read_logic ]
[v _port `E2996 ~T0 @X0 1 r1 ]
[v _logic `*uc ~T0 @X0 1 r2 ]
[f ]
"194
[; ;Mcal_layer/GPIO/hal_gpio.c: 194:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"195
[; ;Mcal_layer/GPIO/hal_gpio.c: 195:      if((((void*)0)==logic) &&(port > 5 -1))
[e $ ! && == -> -> -> 0 `i `*v `*uc _logic > -> _port `ui -> - -> 5 `i -> 1 `i `ui 309  ]
"196
[; ;Mcal_layer/GPIO/hal_gpio.c: 196:     {
{
"197
[; ;Mcal_layer/GPIO/hal_gpio.c: 197:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"198
[; ;Mcal_layer/GPIO/hal_gpio.c: 198:     }
}
[e $U 310  ]
"199
[; ;Mcal_layer/GPIO/hal_gpio.c: 199:         else{
[e :U 309 ]
{
"200
[; ;Mcal_layer/GPIO/hal_gpio.c: 200:             *logic = *lat_reg[port];
[e = *U _logic *U *U + &U _lat_reg * -> _port `ux -> -> # *U &U _lat_reg `ui `ux ]
"201
[; ;Mcal_layer/GPIO/hal_gpio.c: 201:         }
}
[e :U 310 ]
"203
[; ;Mcal_layer/GPIO/hal_gpio.c: 203:     return ret;
[e ) _ret ]
[e $UE 308  ]
"204
[; ;Mcal_layer/GPIO/hal_gpio.c: 204: }
[e :UE 308 ]
}
"212
[; ;Mcal_layer/GPIO/hal_gpio.c: 212: std_returntype gpio_port_toggle_logic(port_index_t port){
[v _gpio_port_toggle_logic `(uc ~T0 @X0 1 ef1`E2996 ]
{
[e :U _gpio_port_toggle_logic ]
[v _port `E2996 ~T0 @X0 1 r1 ]
[f ]
"213
[; ;Mcal_layer/GPIO/hal_gpio.c: 213:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"214
[; ;Mcal_layer/GPIO/hal_gpio.c: 214:      if( port > 5 -1)
[e $ ! > -> _port `ui -> - -> 5 `i -> 1 `i `ui 312  ]
"215
[; ;Mcal_layer/GPIO/hal_gpio.c: 215:     {
{
"216
[; ;Mcal_layer/GPIO/hal_gpio.c: 216:         ret = (std_returntype)0x00 ;
[e = _ret -> -> 0 `i `uc ]
"217
[; ;Mcal_layer/GPIO/hal_gpio.c: 217:     }
}
[e $U 313  ]
"218
[; ;Mcal_layer/GPIO/hal_gpio.c: 218:       else{
[e :U 312 ]
{
"219
[; ;Mcal_layer/GPIO/hal_gpio.c: 219:            *lat_reg[port] ^= 0xFF;
[e =^ *U *U + &U _lat_reg * -> _port `ux -> -> # *U &U _lat_reg `ui `ux -> -> 255 `i `uc ]
"220
[; ;Mcal_layer/GPIO/hal_gpio.c: 220:         }
}
[e :U 313 ]
"222
[; ;Mcal_layer/GPIO/hal_gpio.c: 222:     return ret;
[e ) _ret ]
[e $UE 311  ]
"223
[; ;Mcal_layer/GPIO/hal_gpio.c: 223: }
[e :UE 311 ]
}
"231
[; ;Mcal_layer/GPIO/hal_gpio.c: 231: std_returntype gpio_pin__initialize(const pin_config_t * _pin_config){
[v _gpio_pin__initialize `(uc ~T0 @X0 1 ef1`*CS273 ]
{
[e :U _gpio_pin__initialize ]
[v __pin_config `*CS273 ~T0 @X0 1 r1 ]
[f ]
"232
[; ;Mcal_layer/GPIO/hal_gpio.c: 232:     std_returntype ret = (std_returntype)0x01;
[v _ret `uc ~T0 @X0 1 a ]
[e = _ret -> -> 1 `i `uc ]
"233
[; ;Mcal_layer/GPIO/hal_gpio.c: 233:     if((((void*)0) == _pin_config) || _pin_config->pin > 8 -1){
[e $ ! || == -> -> -> 0 `i `*v `*CS273 __pin_config > -> . *U __pin_config 1 `i - -> 8 `i -> 1 `i 315  ]
{
"234
[; ;Mcal_layer/GPIO/hal_gpio.c: 234:         ret = (std_returntype)0x00;
[e = _ret -> -> 0 `i `uc ]
"235
[; ;Mcal_layer/GPIO/hal_gpio.c: 235:     }
}
[e $U 316  ]
"236
[; ;Mcal_layer/GPIO/hal_gpio.c: 236:     else{
[e :U 315 ]
{
"237
[; ;Mcal_layer/GPIO/hal_gpio.c: 237:         ret = gpio_pin_direction_initialize(_pin_config);
[e = _ret ( _gpio_pin_direction_initialize (1 __pin_config ]
"238
[; ;Mcal_layer/GPIO/hal_gpio.c: 238:         ret = gpio_pin_write_logic(_pin_config,_pin_config->logic);
[e = _ret ( _gpio_pin_write_logic (2 , __pin_config -> . *U __pin_config 2 `E2978 ]
"239
[; ;Mcal_layer/GPIO/hal_gpio.c: 239:     }
}
[e :U 316 ]
"240
[; ;Mcal_layer/GPIO/hal_gpio.c: 240:     return ret;
[e ) _ret ]
[e $UE 314  ]
"241
[; ;Mcal_layer/GPIO/hal_gpio.c: 241: }
[e :UE 314 ]
}
