{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596763351082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596763351083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 06 19:22:30 2020 " "Processing started: Thu Aug 06 19:22:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596763351083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596763351083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Final2 -c Proyecto_Final2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Final2 -c Proyecto_Final2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596763351083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596763351672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596763351672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circ_rot_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file circ_rot_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circ_rot_ALU " "Found entity 1: circ_rot_ALU" {  } { { "circ_rot_ALU.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_N " "Found entity 1: XOR_N" {  } { { "XOR_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/XOR_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_sub_4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_sub_4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUM_SUB_4_TB " "Found entity 1: SUM_SUB_4_TB" {  } { { "SUM_SUB_4_TB.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/SUM_SUB_4_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus4 " "Found entity 1: plus4" {  } { { "plus4.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/plus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "PCreg.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/PCreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR_N " "Found entity 1: OR_N" {  } { { "OR_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/OR_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_N " "Found entity 1: NOT_N" {  } { { "NOT_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_a_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_a_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_A_N " "Found entity 1: NOT_A_N" {  } { { "NOT_A_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_A_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file nand_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_N " "Found entity 1: NAND_N" {  } { { "NAND_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NAND_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_31_3i.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_31_3i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_31_3i " "Found entity 1: mux4_31_3i" {  } { { "mux4_31_3i.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31_3i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_31.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_31.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_31 " "Found entity 1: mux4_31" {  } { { "mux4_31.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_N " "Found entity 1: MUX_4_N" {  } { { "MUX_4_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr_lsl_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsr_lsl_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSR_LSL_N " "Found entity 1: LSR_LSL_N" {  } { { "LSR_LSL_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/LSR_LSL_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full1bitadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full1bitadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full1BitAdder " "Found entity 1: full1BitAdder" {  } { { "full1BitAdder.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/full1BitAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/Flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco4_16 " "Found entity 1: deco4_16" {  } { { "deco4_16.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco4_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco4_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco4_4 " "Found entity 1: deco4_4" {  } { { "deco4_4.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circ_rotmod.sv 1 1 " "Found 1 design units, including 1 entities, in source file circ_rotmod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circ_rotmod " "Found entity 1: circ_rotmod" {  } { { "circ_rotmod.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rotmod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circ_rot.sv 1 1 " "Found 1 design units, including 1 entities, in source file circ_rot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circ_rot " "Found entity 1: circ_rot" {  } { { "circ_rot.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asr_asl_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file asr_asl_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASR_ASL_N " "Found entity 1: ASR_ASL_N" {  } { { "ASR_ASL_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ASR_ASL_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_N " "Found entity 1: AND_N" {  } { { "AND_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/AND_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_N_Bits " "Found entity 1: ALU_N_Bits" {  } { { "ALU_N_Bits.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_N " "Found entity 1: ADD_SUB_N" {  } { { "ADD_SUB_N.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagControl " "Found entity 1: FlagControl" {  } { { "FlagControl.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_4bit " "Found entity 1: reg_4bit" {  } { { "reg_4bit.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cond_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_cond_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_COND_En " "Found entity 1: ALU_COND_En" {  } { { "ALU_COND_En.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_COND_En.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alumux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUMux " "Found entity 1: ALUMux" {  } { { "ALUMux.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALUMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "messagetest.v 1 1 " "Found 1 design units, including 1 entities, in source file messagetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 messageTest " "Found entity 1: messageTest" {  } { { "messageTest.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/messageTest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipselect.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipselect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipSelect " "Found entity 1: chipSelect" {  } { { "chipSelect.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/chipSelect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file insmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 insmem " "Found entity 1: insmem" {  } { { "insmem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_output " "Found entity 1: ram_output" {  } { { "ram_output.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ram_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xormssg.v 1 1 " "Found 1 design units, including 1 entities, in source file xormssg.v" { { "Info" "ISGN_ENTITY_NAME" "1 xormssg " "Found entity 1: xormssg" {  } { { "xormssg.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/xormssg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notmssg.v 1 1 " "Found 1 design units, including 1 entities, in source file notmssg.v" { { "Info" "ISGN_ENTITY_NAME" "1 notmssg " "Found entity 1: notmssg" {  } { { "notmssg.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/notmssg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circmssg.v 1 1 " "Found 1 design units, including 1 entities, in source file circmssg.v" { { "Info" "ISGN_ENTITY_NAME" "1 circmssg " "Found entity 1: circmssg" {  } { { "circmssg.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_tb " "Elaborating entity \"processor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596763362561 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk processor_tb.sv(17) " "Verilog HDL warning at processor_tb.sv(17): assignments to clk create a combinational loop" {  } { { "processor_tb.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv" 17 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1596763362562 "|processor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microprocessor microprocessor:microDUT " "Elaborating entity \"microprocessor\" for hierarchy \"microprocessor:microDUT\"" {  } { { "processor_tb.sv" "microDUT" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insmem microprocessor:microDUT\|insmem:instrmemory " "Elaborating entity \"insmem\" for hierarchy \"microprocessor:microDUT\|insmem:instrmemory\"" {  } { { "microprocessor.sv" "instrmemory" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362566 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 256 insmem.sv(8) " "Verilog HDL warning at insmem.sv(8): number of words (38) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "insmem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1596763362566 "|processor_tb|microprocessor:microDUT|insmem:instrmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 insmem.sv(4) " "Net \"RAM.data_a\" at insmem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "insmem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596763362566 "|processor_tb|microprocessor:microDUT|insmem:instrmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 insmem.sv(4) " "Net \"RAM.waddr_a\" at insmem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "insmem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596763362567 "|processor_tb|microprocessor:microDUT|insmem:instrmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 insmem.sv(4) " "Net \"RAM.we_a\" at insmem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "insmem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596763362567 "|processor_tb|microprocessor:microDUT|insmem:instrmemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file microprocessor:microDUT\|reg_file:regfile " "Elaborating entity \"reg_file\" for hierarchy \"microprocessor:microDUT\|reg_file:regfile\"" {  } { { "microprocessor.sv" "regfile" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco4_16 microprocessor:microDUT\|reg_file:regfile\|deco4_16:deco0 " "Elaborating entity \"deco4_16\" for hierarchy \"microprocessor:microDUT\|reg_file:regfile\|deco4_16:deco0\"" {  } { { "reg_file.sv" "deco0" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_31 microprocessor:microDUT\|reg_file:regfile\|mux4_31:muxA1 " "Elaborating entity \"mux4_31\" for hierarchy \"microprocessor:microDUT\|reg_file:regfile\|mux4_31:muxA1\"" {  } { { "reg_file.sv" "muxA1" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit microprocessor:microDUT\|reg_file:regfile\|reg_32bit:reg0 " "Elaborating entity \"reg_32bit\" for hierarchy \"microprocessor:microDUT\|reg_file:regfile\|reg_32bit:reg0\"" {  } { { "reg_file.sv" "reg0" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_N_Bits microprocessor:microDUT\|ALU_N_Bits:ALU32 " "Elaborating entity \"ALU_N_Bits\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\"" {  } { { "microprocessor.sv" "ALU32" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_N microprocessor:microDUT\|ALU_N_Bits:ALU32\|XOR_N:XOR_B " "Elaborating entity \"XOR_N\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|XOR_N:XOR_B\"" {  } { { "ALU_N_Bits.sv" "XOR_B" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_N microprocessor:microDUT\|ALU_N_Bits:ALU32\|ADD_SUB_N:ADD_SUB " "Elaborating entity \"ADD_SUB_N\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|ADD_SUB_N:ADD_SUB\"" {  } { { "ALU_N_Bits.sv" "ADD_SUB" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full1BitAdder microprocessor:microDUT\|ALU_N_Bits:ALU32\|ADD_SUB_N:ADD_SUB\|full1BitAdder:firstAdd " "Elaborating entity \"full1BitAdder\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|ADD_SUB_N:ADD_SUB\|full1BitAdder:firstAdd\"" {  } { { "ADD_SUB_N.sv" "firstAdd" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_rot_ALU microprocessor:microDUT\|ALU_N_Bits:ALU32\|circ_rot_ALU:circr " "Elaborating entity \"circ_rot_ALU\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|circ_rot_ALU:circr\"" {  } { { "ALU_N_Bits.sv" "circr" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_N microprocessor:microDUT\|ALU_N_Bits:ALU32\|OR_N:OR " "Elaborating entity \"OR_N\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|OR_N:OR\"" {  } { { "ALU_N_Bits.sv" "OR" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_N microprocessor:microDUT\|ALU_N_Bits:ALU32\|NOT_N:NOT " "Elaborating entity \"NOT_N\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|NOT_N:NOT\"" {  } { { "ALU_N_Bits.sv" "NOT" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR_LSL_N microprocessor:microDUT\|ALU_N_Bits:ALU32\|LSR_LSL_N:LSR_LSL " "Elaborating entity \"LSR_LSL_N\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|LSR_LSL_N:LSR_LSL\"" {  } { { "ALU_N_Bits.sv" "LSR_LSL" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR_ASL_N microprocessor:microDUT\|ALU_N_Bits:ALU32\|ASR_ASL_N:ASR_ASL " "Elaborating entity \"ASR_ASL_N\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|ASR_ASL_N:ASR_ASL\"" {  } { { "ALU_N_Bits.sv" "ASR_ASL" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_N microprocessor:microDUT\|ALU_N_Bits:ALU32\|MUX_4_N:controlMux " "Elaborating entity \"MUX_4_N\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|MUX_4_N:controlMux\"" {  } { { "ALU_N_Bits.sv" "controlMux" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 microprocessor:microDUT\|ALU_N_Bits:ALU32\|MUX_4_N:controlMux\|MUX_4_1:generate_MUX\[0\].Muxes " "Elaborating entity \"MUX_4_1\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|MUX_4_N:controlMux\|MUX_4_1:generate_MUX\[0\].Muxes\"" {  } { { "MUX_4_N.sv" "generate_MUX\[0\].Muxes" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags microprocessor:microDUT\|ALU_N_Bits:ALU32\|Flags:Flag_Mod " "Elaborating entity \"Flags\" for hierarchy \"microprocessor:microDUT\|ALU_N_Bits:ALU32\|Flags:Flag_Mod\"" {  } { { "ALU_N_Bits.sv" "Flag_Mod" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend microprocessor:microDUT\|extend:extnd " "Elaborating entity \"extend\" for hierarchy \"microprocessor:microDUT\|extend:extnd\"" {  } { { "microprocessor.sv" "extnd" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_rot microprocessor:microDUT\|extend:extnd\|circ_rot:circrot " "Elaborating entity \"circ_rot\" for hierarchy \"microprocessor:microDUT\|extend:extnd\|circ_rot:circrot\"" {  } { { "extend.sv" "circrot" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_rotmod microprocessor:microDUT\|extend:extnd\|circ_rot:circrot\|circ_rotmod:circ_rotmod1 " "Elaborating entity \"circ_rotmod\" for hierarchy \"microprocessor:microDUT\|extend:extnd\|circ_rot:circrot\|circ_rotmod:circ_rotmod1\"" {  } { { "circ_rot.sv" "circ_rotmod1" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_31_3i microprocessor:microDUT\|extend:extnd\|mux4_31_3i:selE " "Elaborating entity \"mux4_31_3i\" for hierarchy \"microprocessor:microDUT\|extend:extnd\|mux4_31_3i:selE\"" {  } { { "extend.sv" "selE" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory microprocessor:microDUT\|dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"microprocessor:microDUT\|dataMemory:dataMem\"" {  } { { "microprocessor.sv" "dataMem" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362725 ""}  } { { "dataMemory.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1596763362725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4dm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4dm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4dm1 " "Found entity 1: altsyncram_4dm1" {  } { { "db/altsyncram_4dm1.tdf" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/db/altsyncram_4dm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4dm1 microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component\|altsyncram_4dm1:auto_generated " "Elaborating entity \"altsyncram_4dm1\" for hierarchy \"microprocessor:microDUT\|dataMemory:dataMem\|altsyncram:altsyncram_component\|altsyncram_4dm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circmssg microprocessor:microDUT\|circmssg:message " "Elaborating entity \"circmssg\" for hierarchy \"microprocessor:microDUT\|circmssg:message\"" {  } { { "microprocessor.sv" "message" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component\"" {  } { { "circmssg.v" "altsyncram_component" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component\"" {  } { { "circmssg.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component " "Instantiated megafunction \"microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file circ.mif " "Parameter \"init_file\" = \"circ.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362822 ""}  } { { "circmssg.v" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1596763362822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvf1 " "Found entity 1: altsyncram_jvf1" {  } { { "db/altsyncram_jvf1.tdf" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/db/altsyncram_jvf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596763362894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596763362894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvf1 microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component\|altsyncram_jvf1:auto_generated " "Elaborating entity \"altsyncram_jvf1\" for hierarchy \"microprocessor:microDUT\|circmssg:message\|altsyncram:altsyncram_component\|altsyncram_jvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg microprocessor:microDUT\|PCreg:PC_reg " "Elaborating entity \"PCreg\" for hierarchy \"microprocessor:microDUT\|PCreg:PC_reg\"" {  } { { "microprocessor.sv" "PC_reg" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus4 microprocessor:microDUT\|plus4:PCp4 " "Elaborating entity \"plus4\" for hierarchy \"microprocessor:microDUT\|plus4:PCp4\"" {  } { { "microprocessor.sv" "PCp4" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 microprocessor:microDUT\|mux2_1:PCSrcMux " "Elaborating entity \"mux2_1\" for hierarchy \"microprocessor:microDUT\|mux2_1:PCSrcMux\"" {  } { { "microprocessor.sv" "PCSrcMux" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 microprocessor:microDUT\|mux2_1:MemToRegMux " "Elaborating entity \"mux2_1\" for hierarchy \"microprocessor:microDUT\|mux2_1:MemToRegMux\"" {  } { { "microprocessor.sv" "MemToRegMux" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 microprocessor:microDUT\|mux2_1:RegSrcMux0 " "Elaborating entity \"mux2_1\" for hierarchy \"microprocessor:microDUT\|mux2_1:RegSrcMux0\"" {  } { { "microprocessor.sv" "RegSrcMux0" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chipSelect microprocessor:microDUT\|chipSelect:ChipSel " "Elaborating entity \"chipSelect\" for hierarchy \"microprocessor:microDUT\|chipSelect:ChipSel\"" {  } { { "microprocessor.sv" "ChipSel" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit microprocessor:microDUT\|ControlUnit:ctrlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"microprocessor:microDUT\|ControlUnit:ctrlunit\"" {  } { { "microprocessor.sv" "ctrlunit" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco4_4 microprocessor:microDUT\|ControlUnit:ctrlunit\|deco4_4:ALUdeco " "Elaborating entity \"deco4_4\" for hierarchy \"microprocessor:microDUT\|ControlUnit:ctrlunit\|deco4_4:ALUdeco\"" {  } { { "ControlUnit.sv" "ALUdeco" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagControl microprocessor:microDUT\|ControlUnit:ctrlunit\|FlagControl:FlagReg " "Elaborating entity \"FlagControl\" for hierarchy \"microprocessor:microDUT\|ControlUnit:ctrlunit\|FlagControl:FlagReg\"" {  } { { "ControlUnit.sv" "FlagReg" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_4bit microprocessor:microDUT\|ControlUnit:ctrlunit\|FlagControl:FlagReg\|reg_4bit:FlagReg " "Elaborating entity \"reg_4bit\" for hierarchy \"microprocessor:microDUT\|ControlUnit:ctrlunit\|FlagControl:FlagReg\|reg_4bit:FlagReg\"" {  } { { "FlagControl.sv" "FlagReg" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUMux microprocessor:microDUT\|ControlUnit:ctrlunit\|ALUMux:ALUSel " "Elaborating entity \"ALUMux\" for hierarchy \"microprocessor:microDUT\|ControlUnit:ctrlunit\|ALUMux:ALUSel\"" {  } { { "ControlUnit.sv" "ALUSel" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_COND_En microprocessor:microDUT\|ControlUnit:ctrlunit\|ALU_COND_En:eval " "Elaborating entity \"ALU_COND_En\" for hierarchy \"microprocessor:microDUT\|ControlUnit:ctrlunit\|ALU_COND_En:eval\"" {  } { { "ControlUnit.sv" "eval" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596763362916 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "processor_tb.sv" "clk" { Text "C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596763363137 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596763363137 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1596763363360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596763363516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 06 19:22:43 2020 " "Processing ended: Thu Aug 06 19:22:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596763363516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596763363516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596763363516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596763363516 ""}
