#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed May 27 21:04:42 2020
# Process ID: 10976
# Current directory: E:/COA experiments/exam 2/CPU_V2.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6772 E:\COA experiments\exam 2\CPU_V2.1\CPU_V2.1.xpr
# Log file: E:/COA experiments/exam 2/CPU_V2.1/vivado.log
# Journal file: E:/COA experiments/exam 2/CPU_V2.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.xpr}
update_compile_order -fileset sources_1
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source CPU_sim.tcl
reset_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
export_ip_user_files -of_objects  [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset main_memory] {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
generate_target all [get_files  {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -no_script -sync -force -quiet
reset_run main_memory_synth_1
launch_runs -jobs 4 main_memory_synth_1
wait_on_run main_memory_synth_1
export_simulation -of_objects [get_files {{E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory.xci}}] -directory {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/sim_scripts} -ip_user_files_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files} -ipstatic_source_dir {E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/modelsim} {questa=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/questa} {riviera=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/riviera} {activehdl=E:/COA experiments/exam 2/CPU_V2.1/CPU_V2.1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 100 us
close_sim
