; RISC-V: load unsigned byte into x10
lbu x10, 0(x11)

; RISC-V: load 32-bit word (sign-extended on RV64 with lw)
lw  x10, 0(x11)
