<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8109</identifier><datestamp>2011-12-27T05:40:03Z</datestamp><dc:title>SYSTEMATIC-APPROACH TO THE TIME MULTIPLEXING OF STRAY-INSENSITIVE SC NETWORKS</dc:title><dc:creator>RATHORE, TS</dc:creator><dc:creator>BHATTACHARYYA, BB</dc:creator><dc:publisher>IEE-INST ELEC ENG</dc:publisher><dc:date>2011-07-31T11:55:00Z</dc:date><dc:date>2011-12-26T12:53:00Z</dc:date><dc:date>2011-12-27T05:40:03Z</dc:date><dc:date>2011-07-31T11:55:00Z</dc:date><dc:date>2011-12-26T12:53:00Z</dc:date><dc:date>2011-12-27T05:40:03Z</dc:date><dc:date>1987</dc:date><dc:type>Article</dc:type><dc:identifier>IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 134(2), 83-94</dc:identifier><dc:identifier>0956-3768</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8109</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8109</dc:identifier><dc:language>en</dc:language></oai_dc:dc>