Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov  9 12:52:51 2023
| Host         : RATNA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   704 |
|    Minimum number of control sets                        |   704 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1772 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   704 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |    79 |
| >= 6 to < 8        |    31 |
| >= 8 to < 10       |    62 |
| >= 10 to < 12      |    61 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    33 |
| >= 16              |   364 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6358 |         1585 |
| No           | No                    | Yes                    |             176 |           61 |
| No           | Yes                   | No                     |            1715 |          582 |
| Yes          | No                    | No                     |           23924 |         6745 |
| Yes          | No                    | Yes                    |             165 |           37 |
| Yes          | Yes                   | No                     |            7690 |         2174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                                                          Enable Signal                                                                                                                                                         |                                                                                                                                                                Set/Reset Signal                                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SyncAsyncSettled/aReset0                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SyncAsyncSettled/oSyncStages[0]_i_1__3_n_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/SS[0]                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/DVIClocking_0/U0/SyncLockedOut/SyncAsyncx/CLR                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/AR[0]                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/rst_clk_wiz_0_50M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg_n_0                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/AR[0]                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/Q[0]                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/GenNoMMCM.cBUFR_Rst_reg_n_0                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/Q[0]                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncEnable/AR[0]                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/ap_enable_reg_pp0_iter1_reg_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncAsyncTready/YesAXILITE.vRst_n_reg                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                   |                1 |              3 |         3.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                      |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/rst_vid_clk_dyn/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                                                                                    | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                     |                3 |              4 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      | system_i/MIPI_D_PHY_RX_0/U0/sel                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/SS[0]                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_160/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                    | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/push                                                                                                                                                                                                                                           | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[3]_i_2__0_n_0                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                                                                                 | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/pop                                                                                                                                                                                                                                            | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_104/pop                                                                                                                                                                                                        | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                   | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[19]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/SyncAsyncLocked/AS[0]                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState[3]_i_1_n_0                                                                                                                                                                                                                                       | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/Q[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int                                                                                                                                                                                                                                       | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/E[0]                                                                                                                                                                                                                                           | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/E[0]                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/ap_CS_fsm_reg[4][0]                                                                                                                                                                                                                            | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                          | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0                                                                                                                                                                                                                                         | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_104/E[0]                                                                                                                                                                                                       | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA[4]_i_1_n_0                                                                                                                                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int                                                                                                                                                                                                                                       | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0_0                                                                                                                                                                                                                                       | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/pf_imgRB_U/fifo_rdPtr[4]_i_1_n_5                                                                                                                                                                             | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                             |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA[4]_i_2_n_0                                                                                                                                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/pf_imgRgb_U/fifo_rdPtr[4]_i_1_n_5                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/rst_clk_wiz_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                   | system_i/rst_clk_wiz_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/E[0]                                                                                                                                                                                                         | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/full_n_reg[0]                                                                                                                                                                                                    | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[33][7]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[29][7]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][7]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][7]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/rst_vid_clk_dyn/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                     | system_i/rst_vid_clk_dyn/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][13]_i_1_n_0                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sErrSyndrome                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                       | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FREE_RUN_MODE.frame_sync_i_reg[0]                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/icmp_ln1101_reg_2064_pp0_iter3_reg_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_1[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_104/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][2]                                                                                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][1]                                                                                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][3]                                                                                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][0]                                                                                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_1[0]                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_106/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                               | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_106/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_106_ap_start_reg_reg[0]                                                                                                  |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[31]_i_1_n_0                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/INFERRED_GEN.cnt_i_reg[2][0]                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_160/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_160_ap_start_reg_reg[0]                                                                                              | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_160/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_160_ap_start_reg_reg_0[0]                                                                                                           |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_219/ap_ce_reg                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[7]_i_1_n_0                                                                                                                                                                                                                                                 | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_2[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                  | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160/flow_control_loop_pipe_sequential_init_U/grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160_ap_start_reg_reg[0]                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[15]_i_1_n_0                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                                | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/SS[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0[0]                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_3[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_4[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[23]_i_1_n_0                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]                                                                                                | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17][0]                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_reg_unsigned_short_s_fu_221/ap_ce_reg                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[23]_i_1_n_0                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[7]_i_1_n_0                                                                                                                                                                                                                                                 | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[31]_i_1_n_0                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[15]_i_1_n_0                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_162/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                             | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_162/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataOut80                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                           | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out3                      | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/E[0]                                                                                                                                                                                                                                                                     | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncEnable/SS[0]                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                2 |              9 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                3 |              9 |         3.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataOut80                                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                         |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                          | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/icmp_ln318_reg_9409_pp0_iter1_reg_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                             | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/select_ln510_reg_12255[9]_i_1_n_5                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                             | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/select_ln510_1_reg_12260[9]_i_1_n_5                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                  | system_i/v_demosaic_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_5                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                             | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/select_ln510_2_reg_12265[9]_i_1_n_5                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                             | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/select_ln510_3_reg_12270[9]_i_1_n_5                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_NS_fsm[5]                                                                                                                                                                                                                                                                 | system_i/v_demosaic_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_reg_unsigned_short_s_fu_242/ap_ce_reg_reg_n_5                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm14_out                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[5]                                                                                                                                                                                                                                                            | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm14_out                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_240/ap_ce_reg_reg_n_6                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/frp_pipeline_valid_U/valid_out[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/ap_NS_fsm[2]                                                                                                                                                                                                                                                             | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/p_0_in                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/b_12_reg_7704[9]_i_1_n_5                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/b_14_reg_7714[9]_i_1_n_5                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/b_17_reg_7724[9]_i_1_n_5                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/b_20_reg_7734[9]_i_1_n_5                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln827_3_reg_7773[9]_i_1_n_5                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln827_5_reg_7783[9]_i_1_n_5                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln827_1_reg_7763[9]_i_1_n_5                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln829_5_reg_7788[9]_i_1_n_5                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln829_7_reg_7798[9]_i_1_n_5                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln827_7_reg_7793[9]_i_1_n_5                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln829_3_reg_7778[9]_i_1_n_5                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/select_ln829_1_reg_7768[9]_i_1_n_5                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/ap_NS_fsm[2]                                                                                                                                                                                                                                                            | system_i/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/empty_n_reg_0[0]                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/y_fu_720__0                                                                                                                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/start_for_DebayerRandBatG_U0_U/empty_n_reg_0[0]                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/frp_pipeline_valid_U/valid_out[1]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/y_fu_760                                                                                                                                                                                                                                                            | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/y_fu_76[9]_i_1_n_5                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                       |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/y_fu_620                                                                                                                                                                                                                                                                                  | system_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm13_out                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                8 |             10 |         1.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/rst_vid_clk_dyn/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                  | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126/flow_control_loop_pipe_sequential_init_U/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126_ap_start_reg_reg_1[0]                                                                                                                                                     |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                               |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |                3 |             11 |         3.67 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                                                        | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_15460                                                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_1_reg_1447[15]                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_15460                                                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_1546[15]                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                                                        | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                         |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                         |                4 |             12 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                                                                                                      | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                                                               | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_1[0]                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                      | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                3 |             14 |         4.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                5 |             14 |         2.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r                                                                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[3]_i_2_n_0                                                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[3]_i_1_n_0                                                                                                                     |                4 |             14 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[7]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                5 |             15 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[9]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[4]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[8]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/FSM_sequential_state_reg[2]                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[239]_i_1_n_0                                                                                                                                |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[10]                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[12]                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/clear                                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[5]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[14]                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].GlitchFilterLPC/FSM_sequential_state_reg[2]                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                  | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150_ap_start_reg_reg_0[0]                                                                                                                            |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[11]                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                5 |             15 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[14]_i_1_n_0                                                                                                                                  |                5 |             15 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[13]                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                6 |             15 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                       |                7 |             15 |         2.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[6]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                        | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[3]                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[7]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[10]                                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[8]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[9]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[6]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[11]                                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[12]                                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[13]                                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[3]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_6                                                                                                                                                                                                                                                                     | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_6                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[0]                                                                                                                                            |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                             | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/int_bayer_phase[15]_i_1_n_5                                                                                                                                                                                                                                                            | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                                                                                 | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg                                                                                                                                                                                                                                          | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                                                                                  | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_NS_fsm[2]                                                                                                                                                                                                                                                                       | system_i/v_demosaic_0/inst/ZipperRemoval_U0/y_fu_54[0]_i_1_n_5                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_6                                                                                                                                                                                                                                                                 | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_6                                                                                                                                                                                                                                                                | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_6                                                                                                                                                                                                                                                          | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_6                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                                                                                   | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                                                                         | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sHeaderOut_reg[5]_0                                                                                                                                                                                                                                                | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0[0]                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3][0]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb[239]_i_1_n_0                                                                                                                                   |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[5]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[4]                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/y_fu_54[0]_i_1_n_5                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/y_fu_840                                                                                                                                                                                                                                                                     | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/DebayerG_U0_bayerPhase_c9_write                                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |                7 |             17 |         2.43 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |                7 |             17 |         2.43 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |                8 |             18 |         2.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                3 |             19 |         6.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                4 |             19 |         4.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             20 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_15460                                                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489[9]_i_1_n_5                                                                                                                                                                                         |                8 |             20 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/p_0_0_0478_1701732_load_reg_22190                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter5_g_11_reg_15460                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_15460                                                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                5 |             20 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/icmp_ln1107_reg_2068_pp0_iter2_reg_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_15460                                                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_phi_ln511_reg_1456[9]_i_1_n_5                                                                                                                                                                                           |                7 |             20 |         2.86 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_15460                                                                                                                                                                                           | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468                                                                                                                                                                                                    |                7 |             20 |         2.86 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                     |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                9 |             21 |         2.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |                8 |             21 |         2.62 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                            | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                         |                5 |             21 |         4.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState_reg[3]_0[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                6 |             22 |         3.67 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             22 |         4.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                                                                    |                4 |             22 |         5.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                7 |             22 |         3.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                     | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                8 |             23 |         2.88 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                7 |             23 |         3.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                 | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                            | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                         |                7 |             24 |         3.43 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |                9 |             24 |         2.67 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |               10 |             25 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/empty_n_reg_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/p_0_in                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                           |                9 |             29 |         3.22 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |               12 |             29 |         2.42 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                7 |             29 |         4.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/flow_control_loop_pipe_sequential_init_U/genblk1[1].v2_reg[1][0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                5 |             30 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/frp_pipeline_valid_U/valid_out[4]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sDataIn[23]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                6 |             30 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/flow_control_loop_pipe_sequential_init_U/genblk1[1].v2_reg[1][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                5 |             30 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250_ap_start_reg_reg[0]                                                                                                                     | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                |                8 |             30 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |               11 |             30 |         2.73 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                9 |             30 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                                                                         | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |                9 |             31 |         3.44 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                   | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                               |                8 |             31 |         3.88 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |               12 |             31 |         2.58 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/slv_reg_rden                                                                                                                                                                                                                                                           | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/slv_reg_rden                                                                                                                                                                                                                                                           | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_U/U_system_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c9_U/U_system_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/bayer_phase_assign_channel_U/U_system_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg/push                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]_0[0]                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5][0]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2][0]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                                                       | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                                                                                | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                   | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     |                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                               |                8 |             32 |         4.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbEnInt                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |                9 |             33 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                       |               10 |             33 |         3.30 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                    | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                7 |             33 |         4.71 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |                9 |             33 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_bayerPhase_c_write                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_U/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               13 |             35 |         2.69 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                                                                                          |               11 |             35 |         3.18 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                                                                                          |               11 |             35 |         3.18 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               12 |             37 |         3.08 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                6 |             37 |         6.17 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                                            |                6 |             38 |         6.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                5 |             38 |         7.60 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               11 |             39 |         3.55 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                6 |             39 |         6.50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               11 |             40 |         3.64 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                8 |             40 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               10 |             40 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250_linebuf_yuv_ce1                                                                                                                                                                  | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter2_pixBuf_194_reg_969[9]_i_1_n_5                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/p_0_0_0477697727_load_reg_21020                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               11 |             40 |         3.64 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_phi_reg_pp0_iter25_g_11_reg_15460                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               12 |             40 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_190/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               12 |             40 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_0[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               11 |             40 |         3.64 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               13 |             40 |         3.08 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                9 |             40 |         4.44 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_162/flow_control_loop_pipe_sequential_init_U/icmp_ln166_reg_269_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               13 |             41 |         3.15 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                          |                7 |             41 |         5.86 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                  |                8 |             41 |         5.12 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                                                        |               10 |             42 |         4.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                       |                7 |             42 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |                9 |             48 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               13 |             49 |         3.77 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               10 |             49 |         4.90 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               11 |             49 |         4.45 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                9 |             49 |         5.44 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                                                          |                9 |             50 |         5.56 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                                                                |                8 |             50 |         6.25 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/ap_enable_reg_pp0_iter2_reg_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               15 |             50 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               19 |             53 |         2.79 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |               20 |             57 |         2.85 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/E[0]                                                                                                                                                                                                                           | system_i/v_demosaic_0/inst/ZipperRemoval_U0/y_fu_54[0]_i_1_n_5                                                                                                                                                                                                                                                                                |               17 |             58 |         3.41 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |               22 |             59 |         2.68 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                                                                                     |               16 |             59 |         3.69 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               14 |             60 |         4.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/icmp_ln1107_reg_2068_pp0_iter1_reg_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               13 |             60 |         4.62 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/flow_control_loop_pipe_sequential_init_U/genblk1[2].v2_reg[2][0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               13 |             60 |         4.62 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/p_0_0_0477_1703734_load_reg_21750                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |               13 |             60 |         4.62 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                                        |               12 |             64 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                                        |               18 |             64 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/DebayerG_U0_bayerPhase_c9_write                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |               21 |             65 |         3.10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | system_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                |               20 |             67 |         3.35 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | system_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn                                                                                                                                                                            |               21 |             67 |         3.19 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |               24 |             69 |         2.88 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_162/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               25 |             80 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/phi_ln509_1_reg_14680                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               20 |             80 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/frp_pipeline_valid_U/valid_out[8]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               11 |             80 |         7.27 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_gamma_lut_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                |               38 |             91 |         2.39 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/pixWindow_294_reg_1027                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               40 |            100 |         2.50 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |               37 |            102 |         2.76 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/frp_pipeline_valid_U/valid_out[1]                                                                                                                                                                            | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/ap_phi_reg_pp0_iter2_pixBuf_67_reg_979[9]_i_1_n_5                                                                                                                                                                           |               27 |            110 |         4.07 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/frp_pipeline_valid_U/valid_out[1]                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/ap_phi_reg_pp0_iter2_pixBuf_152_reg_865[9]_i_1_n_5                                                                                                                                                                              |               18 |            110 |         6.11 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               25 |            120 |         4.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[9]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               50 |            120 |         2.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               26 |            120 |         4.62 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[14]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               59 |            120 |         2.03 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_140/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               36 |            120 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               52 |            120 |         2.31 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |               30 |            120 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |               31 |            120 |         3.87 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/frp_pipeline_valid_U/valid_out[4]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               38 |            120 |         3.16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/imgG_U/U_system_v_demosaic_0_0_fifo_w120_d3_S_ShiftReg/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |               15 |            120 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/imgRB_U/U_system_v_demosaic_0_0_fifo_w120_d3_S_ShiftReg/push                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               15 |            120 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[3]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               56 |            120 |         2.14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[8]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               37 |            120 |         3.24 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[4]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               47 |            120 |         2.55 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[7]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               52 |            120 |         2.31 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               25 |            120 |         4.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[6]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               41 |            120 |         2.93 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               42 |            120 |         2.86 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[5]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               52 |            120 |         2.31 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[10]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               46 |            120 |         2.61 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[11]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               49 |            120 |         2.45 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[13]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               50 |            120 |         2.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               30 |            120 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               24 |            120 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[12]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               42 |            120 |         2.86 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_160/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               36 |            121 |         3.36 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/pf_imgRgb_U/write_enable                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               16 |            122 |         7.62 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |               48 |            122 |         2.54 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/pf_imgRB_U/write_enable                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               16 |            122 |         7.62 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/Q[1]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               25 |            127 |         5.08 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/icmp_ln1101_reg_2064_pp0_iter3_reg_reg[0]_0[0]                                                                                                                                                                                 | system_i/v_demosaic_0/inst/ZipperRemoval_U0/y_fu_54[0]_i_1_n_5                                                                                                                                                                                                                                                                                |               32 |            127 |         3.97 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[11]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               50 |            128 |         2.56 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[5]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               54 |            128 |         2.37 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[4]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               49 |            128 |         2.61 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[12]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               47 |            128 |         2.72 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[7]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               53 |            128 |         2.42 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[13]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               51 |            128 |         2.51 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[10]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               48 |            128 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               44 |            128 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               44 |            128 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[3]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               55 |            128 |         2.33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               21 |            128 |         6.10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               39 |            128 |         3.28 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               34 |            128 |         3.76 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               19 |            128 |         6.74 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[6]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               46 |            128 |         2.78 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[9]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               52 |            128 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               50 |            128 |         2.56 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[8]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               52 |            128 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               47 |            130 |         2.77 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               59 |            135 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               30 |            136 |         4.53 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                                                                                   |               31 |            137 |         4.42 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                                                                                   |               41 |            137 |         3.34 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                     |               30 |            141 |         4.70 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                                                                                     |               26 |            141 |         5.42 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |              145 |            145 |         1.00 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                                                                            |               25 |            145 |         5.80 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                       |               44 |            146 |         3.32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               48 |            146 |         3.04 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |               60 |            146 |         2.43 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                       | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                       |               39 |            146 |         3.74 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/frp_pipeline_valid_U/valid_out[2]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               47 |            150 |         3.19 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/frp_pipeline_valid_U/valid_out[2]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               37 |            150 |         4.05 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |               42 |            151 |         3.60 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                             |               29 |            151 |         5.21 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                                                    | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                          |               25 |            173 |         6.92 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                                                                           |               72 |            188 |         2.61 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/bayerWindow_60_reg_1143                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               59 |            200 |         3.39 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/push                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               46 |            240 |         5.22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/push                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               56 |            240 |         4.29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               93 |            250 |         2.69 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/icmp_ln318_reg_9409_pp0_iter24_reg_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               76 |            300 |         3.95 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |              111 |            300 |         2.70 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               74 |            303 |         4.09 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/flow_control_loop_pipe_sequential_init_U/icmp_ln633_reg_6622_pp0_iter2_reg_reg[0][0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |              124 |            330 |         2.66 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               93 |            390 |         4.19 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/Q[2]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |               88 |            394 |         4.48 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/icmp_ln633_reg_6622_pp0_iter8_reg_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               65 |            420 |         6.46 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |              105 |            426 |         4.06 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_150/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |              107 |            471 |         4.40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258/frp_pipeline_valid_U/valid_out[3]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |              131 |            480 |         3.66 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/WEBWE[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |              117 |            490 |         4.19 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |              174 |            544 |         3.13 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_282/frp_pipeline_valid_U/valid_out[3]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |              160 |            750 |         4.69 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |              268 |           1131 |         4.22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |              483 |           1922 |         3.98 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |              497 |           2161 |         4.35 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_250/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |             1275 |           5094 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |             1187 |           5224 |         4.40 |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


