-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_equalizer.vhd
-- Created: 2024-10-05 22:40:32
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_equalizer
-- Source Path: HDLRx/full_rx/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization/equalizer
-- Hierarchy Level: 4
-- Model version: 1.125
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_rx_ip_src_full_rx_pac.ALL;

ENTITY full_rx_ip_src_equalizer IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        data_in_im                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        hEst_re                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        hEst_im                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        Valid                             :   IN    std_logic;
        data_out_re                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        data_out_im                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        valid_out                         :   OUT   std_logic
        );
END full_rx_ip_src_equalizer;


ARCHITECTURE rtl OF full_rx_ip_src_equalizer IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_complex_multiplier
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          in_a_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          in_a_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          in_b_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          in_b_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          a_times_b_re                    :   OUT   std_logic_vector(37 DOWNTO 0);  -- sfix38_En24
          a_times_b_im                    :   OUT   std_logic_vector(37 DOWNTO 0)  -- sfix38_En24
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_Real_Divide_HDL_Optimized
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          num                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          den                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          validIn                         :   IN    std_logic;
          y                               :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En12
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_Real_Divide_HDL_Optimized1
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          num                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          den                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          validIn                         :   IN    std_logic;
          y                               :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_complex_multiplier
    USE ENTITY work.full_rx_ip_src_complex_multiplier(rtl);

  FOR ALL : full_rx_ip_src_Real_Divide_HDL_Optimized
    USE ENTITY work.full_rx_ip_src_Real_Divide_HDL_Optimized(rtl);

  FOR ALL : full_rx_ip_src_Real_Divide_HDL_Optimized1
    USE ENTITY work.full_rx_ip_src_Real_Divide_HDL_Optimized1(rtl);

  -- Signals
  SIGNAL hEst_re_signed                   : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL hEst_im_signed                   : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL conj_cast                        : signed(18 DOWNTO 0);  -- sfix19_En12
  SIGNAL conj_cast_1                      : signed(18 DOWNTO 0);  -- sfix19_En12
  SIGNAL Conjugate_out1_re                : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Conjugate_out1_im                : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL complex_multiplier_out1_re       : std_logic_vector(37 DOWNTO 0);  -- ufix38
  SIGNAL complex_multiplier_out1_im       : std_logic_vector(37 DOWNTO 0);  -- ufix38
  SIGNAL complex_multiplier_out1_re_signed : signed(37 DOWNTO 0);  -- sfix38_En24
  SIGNAL complex_multiplier_out1_im_signed : signed(37 DOWNTO 0);  -- sfix38_En24
  SIGNAL Data_Type_Conversion_out1_re     : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Data_Type_Conversion_out1_im     : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay7_reg                       : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay7_out1                      : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Product_out1                     : signed(35 DOWNTO 0);  -- sfix36_En24
  SIGNAL Delay10_reg                      : vector_of_signed36(0 TO 1);  -- sfix36 [2]
  SIGNAL Delay10_out1                     : signed(35 DOWNTO 0);  -- sfix36_En24
  SIGNAL Delay8_reg                       : vector_of_signed18(0 TO 1);  -- sfix18 [2]
  SIGNAL Delay8_out1                      : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Product1_out1                    : signed(35 DOWNTO 0);  -- sfix36_En24
  SIGNAL Delay9_reg                       : vector_of_signed36(0 TO 1);  -- sfix36 [2]
  SIGNAL Delay9_out1                      : signed(35 DOWNTO 0);  -- sfix36_En24
  SIGNAL Add_add_cast                     : signed(36 DOWNTO 0);  -- sfix37_En24
  SIGNAL Add_add_cast_1                   : signed(36 DOWNTO 0);  -- sfix37_En24
  SIGNAL Add_out1                         : signed(36 DOWNTO 0);  -- sfix37_En24
  SIGNAL Delay11_reg                      : vector_of_signed37(0 TO 1);  -- sfix37 [2]
  SIGNAL Delay11_out1                     : signed(36 DOWNTO 0);  -- sfix37_En24
  SIGNAL Data_Type_Conversion1_out1       : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay13_reg                      : std_logic_vector(5 DOWNTO 0);  -- ufix1 [6]
  SIGNAL Delay13_out1                     : std_logic;
  SIGNAL Real_Divide_HDL_Optimized_out1   : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Real_Divide_HDL_Optimized1_out1  : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Real_Divide_HDL_Optimized1_out2  : std_logic;

BEGIN
  u_complex_multiplier : full_rx_ip_src_complex_multiplier
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              in_a_re => data_in_re,  -- sfix18_En12
              in_a_im => data_in_im,  -- sfix18_En12
              in_b_re => std_logic_vector(Conjugate_out1_re),  -- sfix18_En12
              in_b_im => std_logic_vector(Conjugate_out1_im),  -- sfix18_En12
              a_times_b_re => complex_multiplier_out1_re,  -- sfix38_En24
              a_times_b_im => complex_multiplier_out1_im  -- sfix38_En24
              );

  u_Real_Divide_HDL_Optimized : full_rx_ip_src_Real_Divide_HDL_Optimized
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              num => std_logic_vector(Data_Type_Conversion_out1_re),  -- sfix18_En12
              den => std_logic_vector(Data_Type_Conversion1_out1),  -- sfix18_En12
              validIn => Delay13_out1,
              y => Real_Divide_HDL_Optimized_out1  -- sfix18_En12
              );

  u_Real_Divide_HDL_Optimized1 : full_rx_ip_src_Real_Divide_HDL_Optimized1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              num => std_logic_vector(Data_Type_Conversion_out1_im),  -- sfix18_En12
              den => std_logic_vector(Data_Type_Conversion1_out1),  -- sfix18_En12
              validIn => Delay13_out1,
              y => Real_Divide_HDL_Optimized1_out1,  -- sfix18_En12
              validOut => Real_Divide_HDL_Optimized1_out2
              );

  hEst_re_signed <= signed(hEst_re);

  hEst_im_signed <= signed(hEst_im);

  Conjugate_out1_re <= hEst_re_signed;
  conj_cast <= resize(hEst_im_signed, 19);
  conj_cast_1 <=  - (conj_cast);
  
  Conjugate_out1_im <= "011111111111111111" WHEN (conj_cast_1(18) = '0') AND (conj_cast_1(17) /= '0') ELSE
      "100000000000000000" WHEN (conj_cast_1(18) = '1') AND (conj_cast_1(17) /= '1') ELSE
      conj_cast_1(17 DOWNTO 0);

  complex_multiplier_out1_re_signed <= signed(complex_multiplier_out1_re);

  complex_multiplier_out1_im_signed <= signed(complex_multiplier_out1_im);

  Data_Type_Conversion_out1_re <= complex_multiplier_out1_re_signed(29 DOWNTO 12);
  Data_Type_Conversion_out1_im <= complex_multiplier_out1_im_signed(29 DOWNTO 12);

  Delay7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay7_reg <= (OTHERS => to_signed(16#00000#, 18));
      ELSIF enb_1_2_0 = '1' THEN
        Delay7_reg(0) <= hEst_re_signed;
        Delay7_reg(1) <= Delay7_reg(0);
      END IF;
    END IF;
  END PROCESS Delay7_process;

  Delay7_out1 <= Delay7_reg(1);

  Product_out1 <= Delay7_out1 * Delay7_out1;

  Delay10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay10_reg <= (OTHERS => to_signed(0, 36));
      ELSIF enb_1_2_0 = '1' THEN
        Delay10_reg(0) <= Product_out1;
        Delay10_reg(1) <= Delay10_reg(0);
      END IF;
    END IF;
  END PROCESS Delay10_process;

  Delay10_out1 <= Delay10_reg(1);

  Delay8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay8_reg <= (OTHERS => to_signed(16#00000#, 18));
      ELSIF enb_1_2_0 = '1' THEN
        Delay8_reg(0) <= hEst_im_signed;
        Delay8_reg(1) <= Delay8_reg(0);
      END IF;
    END IF;
  END PROCESS Delay8_process;

  Delay8_out1 <= Delay8_reg(1);

  Product1_out1 <= Delay8_out1 * Delay8_out1;

  Delay9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay9_reg <= (OTHERS => to_signed(0, 36));
      ELSIF enb_1_2_0 = '1' THEN
        Delay9_reg(0) <= Product1_out1;
        Delay9_reg(1) <= Delay9_reg(0);
      END IF;
    END IF;
  END PROCESS Delay9_process;

  Delay9_out1 <= Delay9_reg(1);

  Add_add_cast <= resize(Delay10_out1, 37);
  Add_add_cast_1 <= resize(Delay9_out1, 37);
  Add_out1 <= Add_add_cast + Add_add_cast_1;

  Delay11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay11_reg <= (OTHERS => to_signed(0, 37));
      ELSIF enb_1_2_0 = '1' THEN
        Delay11_reg(0) <= Add_out1;
        Delay11_reg(1) <= Delay11_reg(0);
      END IF;
    END IF;
  END PROCESS Delay11_process;

  Delay11_out1 <= Delay11_reg(1);

  Data_Type_Conversion1_out1 <= Delay11_out1(29 DOWNTO 12);

  Delay13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay13_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        Delay13_reg(0) <= Valid;
        Delay13_reg(5 DOWNTO 1) <= Delay13_reg(4 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS Delay13_process;

  Delay13_out1 <= Delay13_reg(5);

  data_out_re <= Real_Divide_HDL_Optimized_out1;

  data_out_im <= Real_Divide_HDL_Optimized1_out1;

  valid_out <= Real_Divide_HDL_Optimized1_out2;

END rtl;

