#setting env

rm -rf ../sim/work
vlib work

# compile

vcom -93 -work ./work ../tb/clk_gen.vhd
vcom -93 -work ./work ../tb/memory/dataMemory.vhd
vcom -93 -work ./work ../tb/memory/textMemory.vhd
vcom -93 -work ./work ../src/CU.vhd
vcom -93 -work ./work ../src/AluControl.vhd
vcom -93 -work ./work ../src/ALU.vhd
vcom -93 -work ./work ../src/Forward_unit.vhd
vcom -93 -work ./work ../src/Hazard_detection_unit.vhd
vcom -93 -work ./work ../src/Imm_Gen.vhd
vcom -93 -work ./work ../src/RegisterFile.vhd

vlog -work ./work ../netlist/uP.v
vlog -work ./work ../tb/tb_uP.v 

vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_uP  

#create vcd

#vcd file ../vcd/uP.vcd
#vcd add /tb_uP/risc_lite/*

# run simulation
add wave *
run 250 us
