
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#   Read in top module
#read_file -autoread -top CHIP {../src/ ../include}
read_file -format sverilog {../src/top.sv}
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db'
Loading db file '/home/user2/avsd24/avsd24130/P76131416/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db'
Loading db file '/home/user2/avsd24/avsd24130/P76131416/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'N16ADFP_StdCellss0p72vm40c'
  Loading link library 'N16ADFP_StdCellff0p88v125c'
  Loading link library 'N16ADFP_StdIOss0p72v1p62v125c'
  Loading link library 'N16ADFP_StdIOff0p88v1p98vm40c'
  Loading link library 'SRAM_ss0p72v0p72vm40c_100a'
  Loading link library 'SRAM_ff0p88v0p88v125c_100a'
  Loading link library 'gtech'
Loading sverilog file '/home/user2/avsd24/avsd24130/P76131416/src/top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user2/avsd24/avsd24130/P76131416/src/top.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/CPU.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/Program_counter.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/Adder.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/Mux2to1.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/IFID_reg.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/HazardDetectUnit.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/Regfile.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/ImmGen.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/ControlUnit.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/Mux3to1.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/IDEXE_reg.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/ALU.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/ALUCtrl.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/ForwardingUnit.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/BranchCtrl.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/EXEMEM_reg.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/MEMWB_reg.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/Regfile_f.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/ALU_f.sv
Opening include file /home/user2/avsd24/avsd24130/P76131416/src/SRAM_wrapper.sv

Inferred memory devices in process
	in routine Program_counter line 10 in file
		'/home/user2/avsd24/avsd24130/P76131416/src/Program_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pc_out_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IFID_reg line 31 in file
		'/home/user2/avsd24/avsd24130/P76131416/src/IFID_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      instr_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ID_pc_out_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Regfile line 17 in file
		'/home/user2/avsd24/avsd24130/P76131416/src/Regfile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    Regfile/27    |   32   |   32    |      5       |
|    Regfile/28    |   32   |   32    |      5       |
======================================================

Statistics for case statements in always block at line 8 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/ImmGen.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================

Statistics for case statements in always block at line 19 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/ControlUnit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 10 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/Mux3to1.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 67 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/IDEXE_reg.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine IDEXE_reg line 67 in file
		'/home/user2/avsd24/avsd24130/P76131416/src/IDEXE_reg.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  EXE_Memoryin_f_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    EXE_pc_out_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| EXE_rd_reg1_data_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| EXE_rd_reg2_data_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_frd1_data_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_frd2_data_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_write_addr_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| EXE_f_write_addr_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    EXE_funct3_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    EXE_funct7_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_rd_r1_addr_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_rd_r2_addr_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_frd1_addr_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_frd2_addr_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  EXE_immediate_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    EXE_ALUOp_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    EXE_ALUSrc_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  EXE_PCtoRegSrc_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    EXE_RDSrc_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   EXE_MemtoReg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   EXE_MenWrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   EXE_MemRead_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   EXE_RegWrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  EXE_f_RegWrite_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   EXE_ALUSel_f_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    EXE_Branch_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cycle_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_cnt_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   EXE_is_float_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Warning:  /home/user2/avsd24/avsd24130/P76131416/src/ALU.sv:46: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/user2/avsd24/avsd24130/P76131416/src/ALU.sv:92: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/user2/avsd24/avsd24130/P76131416/src/ALU.sv:97: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 14 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/ALU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/ALUCtrl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
|            18            |    auto/auto     |
|            30            |    auto/auto     |
|            37            |    auto/auto     |
|            47            |    auto/auto     |
|            64            |     no/auto      |
|            77            |    auto/auto     |
|            85            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 37 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/EXEMEM_reg.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |    auto/auto     |
|            57            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine EXEMEM_reg line 37 in file
		'/home/user2/avsd24/avsd24130/P76131416/src/EXEMEM_reg.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   MEM_is_float_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MEM_ALU_out_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   MEM_R_ALUout_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  MEM_write_addr_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| MEM_f_write_addr_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    MEM_funct3_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      MEM_pc_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  MEM_memory_in_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    MEM_RDSrc_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MEM_MemtoReg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MEM_MemWrite_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   MEM_MemRead_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MEM_RegWrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  MEM_f_RegWrite_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Statistics for case statements in always block at line 26 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/MEMWB_reg.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MEMWB_reg line 26 in file
		'/home/user2/avsd24/avsd24130/P76131416/src/MEMWB_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   WB_is_float_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   WB_rd_data_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| WB_data_memory_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  WB_write_addr_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| WB_f_write_addr_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   WB_RegWrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   WB_MemtoReg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  WB_f_RegWrite_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Regfile_f line 17 in file
		'/home/user2/avsd24/avsd24130/P76131416/src/Regfile_f.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| float_register_reg  | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   Regfile_f/27   |   32   |   32    |      5       |
|   Regfile_f/28   |   32   |   32    |      5       |
======================================================

Statistics for case statements in always block at line 47 in file
	'/home/user2/avsd24/avsd24130/P76131416/src/ALU_f.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/user2/avsd24/avsd24130/P76131416/src/Program_counter.db:Program_counter'
Loaded 21 designs.
Current design is 'Program_counter'.
Program_counter Adder Mux2to1 IFID_reg HazardDetectUnit Regfile ImmGen ControlUnit Mux3to1 IDEXE_reg ALU ALUCtrl ForwardingUnit BranchCtrl EXEMEM_reg MEMWB_reg Regfile_f ALU_f CPU SRAM_wrapper top
# SET POWER INTENT and ENVIRONMENT ###################################
current_design top
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (21 designs)              /home/user2/avsd24/avsd24130/P76131416/src/top.db, etc
  N16ADFP_StdCellss0p72vm40c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db
  N16ADFP_StdCellff0p88v125c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db
  N16ADFP_StdIOss0p72v1p62v125c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db
  N16ADFP_StdIOff0p88v1p98vm40c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db
  SRAM_ss0p72v0p72vm40c_100a (library) /home/user2/avsd24/avsd24130/P76131416/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db
  SRAM_ff0p88v0p88v125c_100a (library) /home/user2/avsd24/avsd24130/P76131416/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#   Set Design Environment
set_host_options -max_core 8
1
source ../script/DC.sdc
Using operating conditions 'ss0p72vm40c' found in library 'N16ADFP_StdCellss0p72vm40c'.
Using operating conditions 'ff0p88v125c' found in library 'N16ADFP_StdCellff0p88v125c'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: No output ports on design 'top'. (UID-17)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: No output ports on design 'top'. (UID-17)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design IFID_reg, net 'read_reg1[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[6]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[5]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[31]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[30]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[29]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[28]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[27]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[26]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[25]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[14]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[13]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[12]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmGen, net 'imm[31]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg1[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'read_reg2[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[6]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[5]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'opcode[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[4]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[3]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[2]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[1]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'write_addr[0]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[31]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[30]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[29]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[28]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[27]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[26]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[25]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[14]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[13]' is connecting multiple ports. (UCN-1)
Warning: In the design IFID_reg, net 'immediate[12]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmGen, net 'immediate[31]' is connecting multiple ports. (UCN-1)
1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06
Date:        Thu Sep 26 18:14:09 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     37
    Unconnected ports (LINT-28)                                     4
    Feedthrough (LINT-29)                                           1
    Shorted outputs (LINT-31)                                      32

Cells                                                             188
    Cells do not drive (LINT-1)                                    30
    Connected to power or ground (LINT-32)                        132
    Nets connected to multiple pins on same cell (LINT-33)         26

Designs                                                             1
    Design has no outputs ports (LINT-25)                           1

Nets                                                              174
    Unloaded nets (LINT-2)                                        174
--------------------------------------------------------------------------------

Warning: In design 'IDEXE_reg', cell 'C1521' does not drive any nets. (LINT-1)
Warning: In design 'IDEXE_reg', cell 'C1522' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2380' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2381' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2385' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2386' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2480' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2481' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2485' does not drive any nets. (LINT-1)
Warning: In design 'ALU_f', cell 'C2490' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_34' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_36' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_37' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_38' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_39' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_40' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_41' does not drive any nets. (LINT-1)
Warning: In design 'top', net 'dm_addr[0]' driven by pin 'cpu/DM_addr[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[1]' driven by pin 'cpu/DM_addr[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[16]' driven by pin 'cpu/DM_addr[16]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[17]' driven by pin 'cpu/DM_addr[17]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[18]' driven by pin 'cpu/DM_addr[18]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[19]' driven by pin 'cpu/DM_addr[19]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[20]' driven by pin 'cpu/DM_addr[20]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[21]' driven by pin 'cpu/DM_addr[21]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[22]' driven by pin 'cpu/DM_addr[22]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[23]' driven by pin 'cpu/DM_addr[23]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[24]' driven by pin 'cpu/DM_addr[24]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[25]' driven by pin 'cpu/DM_addr[25]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[26]' driven by pin 'cpu/DM_addr[26]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[27]' driven by pin 'cpu/DM_addr[27]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[28]' driven by pin 'cpu/DM_addr[28]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[29]' driven by pin 'cpu/DM_addr[29]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[30]' driven by pin 'cpu/DM_addr[30]' has no loads. (LINT-2)
Warning: In design 'top', net 'dm_addr[31]' driven by pin 'cpu/DM_addr[31]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[0]' driven by pin 'cpu/progcnt_out[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[1]' driven by pin 'cpu/progcnt_out[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[16]' driven by pin 'cpu/progcnt_out[16]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[17]' driven by pin 'cpu/progcnt_out[17]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[18]' driven by pin 'cpu/progcnt_out[18]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[19]' driven by pin 'cpu/progcnt_out[19]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[20]' driven by pin 'cpu/progcnt_out[20]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[21]' driven by pin 'cpu/progcnt_out[21]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[22]' driven by pin 'cpu/progcnt_out[22]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[23]' driven by pin 'cpu/progcnt_out[23]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[24]' driven by pin 'cpu/progcnt_out[24]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[25]' driven by pin 'cpu/progcnt_out[25]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[26]' driven by pin 'cpu/progcnt_out[26]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[27]' driven by pin 'cpu/progcnt_out[27]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[28]' driven by pin 'cpu/progcnt_out[28]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[29]' driven by pin 'cpu/progcnt_out[29]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[30]' driven by pin 'cpu/progcnt_out[30]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc[31]' driven by pin 'cpu/progcnt_out[31]' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_42' driven by pin 'cpu/alu_f/add_156/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_41' driven by pin 'cpu/alu_f/add_156/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_40' driven by pin 'cpu/alu_f/add_156/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_39' driven by pin 'cpu/alu_f/add_156/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_38' driven by pin 'cpu/alu_f/add_156/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_37' driven by pin 'cpu/alu_f/add_156/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_36' driven by pin 'cpu/alu_f/add_156/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_35' driven by pin 'cpu/alu_f/add_156/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_34' driven by pin 'cpu/alu_f/add_156/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_33' driven by pin 'cpu/alu_f/add_122/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_32' driven by pin 'cpu/alu_f/add_122/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_31' driven by pin 'cpu/alu_f/add_122/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_30' driven by pin 'cpu/alu_f/add_122/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_29' driven by pin 'cpu/alu_f/add_122/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_28' driven by pin 'cpu/alu_f/add_122/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_27' driven by pin 'cpu/alu_f/add_122/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_26' driven by pin 'cpu/alu_f/add_122/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_25' driven by pin 'cpu/alu_f/add_122/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_24' driven by pin 'cpu/alu_f/add_155/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_23' driven by pin 'cpu/alu_f/add_155/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_22' driven by pin 'cpu/alu_f/add_155/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_21' driven by pin 'cpu/alu_f/add_155/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_20' driven by pin 'cpu/alu_f/add_155/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_19' driven by pin 'cpu/alu_f/add_155/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_18' driven by pin 'cpu/alu_f/add_155/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_17' driven by pin 'cpu/alu_f/add_155/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_16' driven by pin 'cpu/alu_f/add_155/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_15' driven by pin 'cpu/alu_f/add_155/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_14' driven by pin 'cpu/alu_f/add_155/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_13' driven by pin 'cpu/alu_f/add_155/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_12' driven by pin 'cpu/alu_f/add_121/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_11' driven by pin 'cpu/alu_f/add_121/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_10' driven by pin 'cpu/alu_f/add_121/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_9' driven by pin 'cpu/alu_f/add_121/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_8' driven by pin 'cpu/alu_f/add_121/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_7' driven by pin 'cpu/alu_f/add_121/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_6' driven by pin 'cpu/alu_f/add_121/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_5' driven by pin 'cpu/alu_f/add_121/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_4' driven by pin 'cpu/alu_f/add_121/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_3' driven by pin 'cpu/alu_f/add_121/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_2' driven by pin 'cpu/alu_f/add_121/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu_f/SYNOPSYS_UNCONNECTED_1' driven by pin 'cpu/alu_f/add_121/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_96' driven by pin 'cpu/alu/mult_102/Z_0' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_95' driven by pin 'cpu/alu/mult_102/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_94' driven by pin 'cpu/alu/mult_102/Z_2' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_93' driven by pin 'cpu/alu/mult_102/Z_3' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_92' driven by pin 'cpu/alu/mult_102/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_91' driven by pin 'cpu/alu/mult_102/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_90' driven by pin 'cpu/alu/mult_102/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_89' driven by pin 'cpu/alu/mult_102/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_88' driven by pin 'cpu/alu/mult_102/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_87' driven by pin 'cpu/alu/mult_102/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_86' driven by pin 'cpu/alu/mult_102/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_85' driven by pin 'cpu/alu/mult_102/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_84' driven by pin 'cpu/alu/mult_102/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_83' driven by pin 'cpu/alu/mult_102/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_82' driven by pin 'cpu/alu/mult_102/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_81' driven by pin 'cpu/alu/mult_102/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_80' driven by pin 'cpu/alu/mult_102/Z_16' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_79' driven by pin 'cpu/alu/mult_102/Z_17' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_78' driven by pin 'cpu/alu/mult_102/Z_18' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_77' driven by pin 'cpu/alu/mult_102/Z_19' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_76' driven by pin 'cpu/alu/mult_102/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_75' driven by pin 'cpu/alu/mult_102/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_74' driven by pin 'cpu/alu/mult_102/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_73' driven by pin 'cpu/alu/mult_102/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_72' driven by pin 'cpu/alu/mult_102/Z_24' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_71' driven by pin 'cpu/alu/mult_102/Z_25' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_70' driven by pin 'cpu/alu/mult_102/Z_26' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_69' driven by pin 'cpu/alu/mult_102/Z_27' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_68' driven by pin 'cpu/alu/mult_102/Z_28' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_67' driven by pin 'cpu/alu/mult_102/Z_29' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_66' driven by pin 'cpu/alu/mult_102/Z_30' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_65' driven by pin 'cpu/alu/mult_102/Z_31' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_64' driven by pin 'cpu/alu/mult_97/Z_0' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_63' driven by pin 'cpu/alu/mult_97/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_62' driven by pin 'cpu/alu/mult_97/Z_2' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_61' driven by pin 'cpu/alu/mult_97/Z_3' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_60' driven by pin 'cpu/alu/mult_97/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_59' driven by pin 'cpu/alu/mult_97/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_58' driven by pin 'cpu/alu/mult_97/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_57' driven by pin 'cpu/alu/mult_97/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_56' driven by pin 'cpu/alu/mult_97/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_55' driven by pin 'cpu/alu/mult_97/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_54' driven by pin 'cpu/alu/mult_97/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_53' driven by pin 'cpu/alu/mult_97/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_52' driven by pin 'cpu/alu/mult_97/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_51' driven by pin 'cpu/alu/mult_97/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_50' driven by pin 'cpu/alu/mult_97/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_49' driven by pin 'cpu/alu/mult_97/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_48' driven by pin 'cpu/alu/mult_97/Z_16' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_47' driven by pin 'cpu/alu/mult_97/Z_17' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_46' driven by pin 'cpu/alu/mult_97/Z_18' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_45' driven by pin 'cpu/alu/mult_97/Z_19' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_44' driven by pin 'cpu/alu/mult_97/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_43' driven by pin 'cpu/alu/mult_97/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_42' driven by pin 'cpu/alu/mult_97/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_41' driven by pin 'cpu/alu/mult_97/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_40' driven by pin 'cpu/alu/mult_97/Z_24' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_39' driven by pin 'cpu/alu/mult_97/Z_25' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_38' driven by pin 'cpu/alu/mult_97/Z_26' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_37' driven by pin 'cpu/alu/mult_97/Z_27' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_36' driven by pin 'cpu/alu/mult_97/Z_28' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_35' driven by pin 'cpu/alu/mult_97/Z_29' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_34' driven by pin 'cpu/alu/mult_97/Z_30' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_33' driven by pin 'cpu/alu/mult_97/Z_31' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_32' driven by pin 'cpu/alu/mult_92/Z_0' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_31' driven by pin 'cpu/alu/mult_92/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_30' driven by pin 'cpu/alu/mult_92/Z_2' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_29' driven by pin 'cpu/alu/mult_92/Z_3' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_28' driven by pin 'cpu/alu/mult_92/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_27' driven by pin 'cpu/alu/mult_92/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_26' driven by pin 'cpu/alu/mult_92/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_25' driven by pin 'cpu/alu/mult_92/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_24' driven by pin 'cpu/alu/mult_92/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_23' driven by pin 'cpu/alu/mult_92/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_22' driven by pin 'cpu/alu/mult_92/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_21' driven by pin 'cpu/alu/mult_92/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_20' driven by pin 'cpu/alu/mult_92/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_19' driven by pin 'cpu/alu/mult_92/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_18' driven by pin 'cpu/alu/mult_92/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_17' driven by pin 'cpu/alu/mult_92/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_16' driven by pin 'cpu/alu/mult_92/Z_16' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_15' driven by pin 'cpu/alu/mult_92/Z_17' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_14' driven by pin 'cpu/alu/mult_92/Z_18' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_13' driven by pin 'cpu/alu/mult_92/Z_19' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_12' driven by pin 'cpu/alu/mult_92/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_11' driven by pin 'cpu/alu/mult_92/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_10' driven by pin 'cpu/alu/mult_92/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_9' driven by pin 'cpu/alu/mult_92/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_8' driven by pin 'cpu/alu/mult_92/Z_24' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_7' driven by pin 'cpu/alu/mult_92/Z_25' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_6' driven by pin 'cpu/alu/mult_92/Z_26' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_5' driven by pin 'cpu/alu/mult_92/Z_27' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_4' driven by pin 'cpu/alu/mult_92/Z_28' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_3' driven by pin 'cpu/alu/mult_92/Z_29' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_2' driven by pin 'cpu/alu/mult_92/Z_30' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/SYNOPSYS_UNCONNECTED_1' driven by pin 'cpu/alu/mult_92/Z_31' has no loads. (LINT-2)
Warning: Design 'top' does not have any output ports. (LINT-25)
Warning: In design 'SRAM_wrapper', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'ForwardingUnit', port 'EXE_is_float' is not connected to any nets. (LINT-28)
Warning: In design 'ForwardingUnit', port 'MEM_is_float' is not connected to any nets. (LINT-28)
Warning: In design 'ForwardingUnit', port 'WB_is_float' is not connected to any nets. (LINT-28)
Warning: In design 'ImmGen', input port 'immediate[31]' is connected directly to output port 'imm[31]'. (LINT-29)
Warning: In design 'IFID_reg', output port 'read_reg1[4]' is connected directly to output port 'immediate[19]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg1[3]' is connected directly to output port 'immediate[18]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg1[2]' is connected directly to output port 'immediate[17]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg1[1]' is connected directly to output port 'immediate[16]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg1[0]' is connected directly to output port 'immediate[15]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg2[4]' is connected directly to output port 'immediate[24]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg2[3]' is connected directly to output port 'immediate[23]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg2[2]' is connected directly to output port 'immediate[22]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg2[1]' is connected directly to output port 'immediate[21]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'read_reg2[0]' is connected directly to output port 'immediate[20]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'opcode[6]' is connected directly to output port 'immediate[6]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'opcode[5]' is connected directly to output port 'immediate[5]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'opcode[4]' is connected directly to output port 'immediate[4]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'opcode[3]' is connected directly to output port 'immediate[3]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'opcode[2]' is connected directly to output port 'immediate[2]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'opcode[1]' is connected directly to output port 'immediate[1]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'opcode[0]' is connected directly to output port 'immediate[0]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'write_addr[4]' is connected directly to output port 'immediate[11]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'write_addr[3]' is connected directly to output port 'immediate[10]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'write_addr[2]' is connected directly to output port 'immediate[9]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'write_addr[1]' is connected directly to output port 'immediate[8]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'write_addr[0]' is connected directly to output port 'immediate[7]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[31]' is connected directly to output port 'funct7[6]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[30]' is connected directly to output port 'funct7[5]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[29]' is connected directly to output port 'funct7[4]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[28]' is connected directly to output port 'funct7[3]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[27]' is connected directly to output port 'funct7[2]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[26]' is connected directly to output port 'funct7[1]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[25]' is connected directly to output port 'funct7[0]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[14]' is connected directly to output port 'funct3[2]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[13]' is connected directly to output port 'funct3[1]'. (LINT-31)
Warning: In design 'IFID_reg', output port 'immediate[12]' is connected directly to output port 'funct3[0]'. (LINT-31)
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CEB' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'WEB' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[31]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[30]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[29]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[28]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[27]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[26]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[25]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[24]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[23]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[22]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[21]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[20]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[19]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[18]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[17]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[16]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[15]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[14]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[13]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[12]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[11]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[10]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[9]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[8]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[7]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[4]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[3]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[2]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[1]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[0]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[31]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[30]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[29]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[28]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[27]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[26]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[25]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[24]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[23]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[22]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[21]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[20]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[19]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[18]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[17]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[16]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[15]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[14]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[13]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[12]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[11]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[10]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[9]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[8]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'DM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CEB' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[31]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[30]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[29]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[28]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[27]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[26]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[25]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[24]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[23]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[22]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[21]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[20]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[19]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[18]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[17]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[16]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[15]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[14]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[13]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[12]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[11]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[10]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[9]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[8]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[7]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[6]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[5]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[4]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[3]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[2]' is connected to logic 1. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[1]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[0]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'IF_pc_mux3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'C[0]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[31]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[30]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[29]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[28]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[27]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[26]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[25]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[24]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[23]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[22]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[21]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[20]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[19]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[18]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[17]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[16]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[15]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[14]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[13]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[12]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[11]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[10]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[9]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[8]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[7]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[6]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[5]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[4]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[3]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[2]' is connected to logic 1. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[1]' is connected to logic 0. 
Warning: In design 'CPU', a pin on submodule 'PC_4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[0]' is connected to logic 0. 
Warning: In design 'top', the same net is connected to more than one pin on submodule 'IM1'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'CEB', 'DI[31]'', 'DI[30]', 'DI[29]', 'DI[28]', 'DI[27]', 'DI[26]', 'DI[25]', 'DI[24]', 'DI[23]', 'DI[22]', 'DI[21]', 'DI[20]', 'DI[19]', 'DI[18]', 'DI[17]', 'DI[16]', 'DI[15]', 'DI[14]', 'DI[13]', 'DI[12]', 'DI[11]', 'DI[10]', 'DI[9]', 'DI[8]', 'DI[7]', 'DI[6]', 'DI[5]', 'DI[4]', 'DI[3]', 'DI[2]', 'DI[1]', 'DI[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'IM1'. (LINT-33)
   Net 'n_Logic1_' is connected to pins 'WEB', 'BWEB[31]'', 'BWEB[30]', 'BWEB[29]', 'BWEB[28]', 'BWEB[27]', 'BWEB[26]', 'BWEB[25]', 'BWEB[24]', 'BWEB[23]', 'BWEB[22]', 'BWEB[21]', 'BWEB[20]', 'BWEB[19]', 'BWEB[18]', 'BWEB[17]', 'BWEB[16]', 'BWEB[15]', 'BWEB[14]', 'BWEB[13]', 'BWEB[12]', 'BWEB[11]', 'BWEB[10]', 'BWEB[9]', 'BWEB[8]', 'BWEB[7]', 'BWEB[6]', 'BWEB[5]', 'BWEB[4]', 'BWEB[3]', 'BWEB[2]', 'BWEB[1]', 'BWEB[0]'.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IF_adder'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'in2[31]', 'in2[30]'', 'in2[29]', 'in2[28]', 'in2[27]', 'in2[26]', 'in2[25]', 'in2[24]', 'in2[23]', 'in2[22]', 'in2[21]', 'in2[20]', 'in2[19]', 'in2[18]', 'in2[17]', 'in2[16]', 'in2[15]', 'in2[14]', 'in2[13]', 'in2[12]', 'in2[11]', 'in2[10]', 'in2[9]', 'in2[8]', 'in2[7]', 'in2[6]', 'in2[5]', 'in2[4]', 'in2[3]', 'in2[1]', 'in2[0]'.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'wr_addr[4]' is connected to pins 'write_addr[4]', 'f_write_addr[4]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'wr_addr[3]' is connected to pins 'write_addr[3]', 'f_write_addr[3]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'wr_addr[2]' is connected to pins 'write_addr[2]', 'f_write_addr[2]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'wr_addr[1]' is connected to pins 'write_addr[1]', 'f_write_addr[1]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'wr_addr[0]' is connected to pins 'write_addr[0]', 'f_write_addr[0]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r1[4]' is connected to pins 'rd_r1_addr[4]', 'frd1_addr[4]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r1[3]' is connected to pins 'rd_r1_addr[3]', 'frd1_addr[3]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r1[2]' is connected to pins 'rd_r1_addr[2]', 'frd1_addr[2]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r1[1]' is connected to pins 'rd_r1_addr[1]', 'frd1_addr[1]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r1[0]' is connected to pins 'rd_r1_addr[0]', 'frd1_addr[0]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r2[4]' is connected to pins 'rd_r2_addr[4]', 'frd2_addr[4]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r2[3]' is connected to pins 'rd_r2_addr[3]', 'frd2_addr[3]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r2[2]' is connected to pins 'rd_r2_addr[2]', 'frd2_addr[2]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r2[1]' is connected to pins 'rd_r2_addr[1]', 'frd2_addr[1]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'IDEXE_pipe'. (LINT-33)
   Net 'rd_r2[0]' is connected to pins 'rd_r2_addr[0]', 'frd2_addr[0]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'PC_4_adder'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'in2[31]', 'in2[30]'', 'in2[29]', 'in2[28]', 'in2[27]', 'in2[26]', 'in2[25]', 'in2[24]', 'in2[23]', 'in2[22]', 'in2[21]', 'in2[20]', 'in2[19]', 'in2[18]', 'in2[17]', 'in2[16]', 'in2[15]', 'in2[14]', 'in2[13]', 'in2[12]', 'in2[11]', 'in2[10]', 'in2[9]', 'in2[8]', 'in2[7]', 'in2[6]', 'in2[5]', 'in2[4]', 'in2[3]', 'in2[1]', 'in2[0]'.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'alu_contrl'. (LINT-33)
   Net 'exe_funct7[6]' is connected to pins 'funct7[6]', 'CSRimm[11]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'alu_contrl'. (LINT-33)
   Net 'exe_funct7[5]' is connected to pins 'funct7[5]', 'CSRimm[10]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'alu_contrl'. (LINT-33)
   Net 'exe_funct7[4]' is connected to pins 'funct7[4]', 'CSRimm[9]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'alu_contrl'. (LINT-33)
   Net 'exe_funct7[3]' is connected to pins 'funct7[3]', 'CSRimm[8]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'alu_contrl'. (LINT-33)
   Net 'exe_funct7[2]' is connected to pins 'funct7[2]', 'CSRimm[7]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'alu_contrl'. (LINT-33)
   Net 'exe_funct7[1]' is connected to pins 'funct7[1]', 'CSRimm[6]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'alu_contrl'. (LINT-33)
   Net 'exe_funct7[0]' is connected to pins 'funct7[0]', 'CSRimm[5]''.
1
uniquify
Information: Uniquified 3 instances of design 'Adder'. (OPT-1056)
Information: Uniquified 6 instances of design 'Mux2to1'. (OPT-1056)
Information: Uniquified 5 instances of design 'Mux3to1'. (OPT-1056)
Information: Uniquified 2 instances of design 'SRAM_wrapper'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_max_area 0
1
#   Synthesize circuit
compile -map_effort high -area_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.0 |     *     |
============================================================================


Information: There are 401 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'PVDD2CDGM_V' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2CDGM_H' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDGM_V' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDGM_H' is unusable: unknown logic function.  (OPT-1022)
Warning: Operating condition ss0p72vm40c set on design top has different process,
voltage and temperatures parameters than the parameters at which target library 
N16ADFP_StdCellff0p88v125c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SRAM_wrapper_0'
Warning: The trip points for the library named N16ADFP_StdIOss0p72v1p62v125c differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
  Processing 'MEMWB_reg'
  Processing 'Mux2to1_0'
  Processing 'EXEMEM_reg'
  Processing 'BranchCtrl'
  Processing 'ForwardingUnit'
Information: Added key list 'DesignWare' to design 'ForwardingUnit'. (DDB-72)
  Processing 'ALUCtrl'
  Processing 'ALU'
  Processing 'ALU_f'
Information: Added key list 'DesignWare' to design 'ALU_f'. (DDB-72)
  Processing 'Mux3to1_0'
  Processing 'Adder_0'
  Processing 'ControlUnit'
  Processing 'IDEXE_reg'
  Processing 'ImmGen'
  Processing 'Regfile'
Information: The register 'register_reg_0__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__0_' is a constant and will be removed. (OPT-1206)
  Processing 'Regfile_f'
  Processing 'HazardDetectUnit'
Information: Added key list 'DesignWare' to design 'HazardDetectUnit'. (DDB-72)
  Processing 'IFID_reg'
  Processing 'Program_counter'
  Processing 'CPU'
  Processing 'top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW01_cmp2_0'
  Processing 'ALU_f_DW01_sub_0'
  Mapping 'DW_leftsh'
  Processing 'ALU_f_DW01_sub_1'
  Processing 'ALU_f_DW01_add_0'
  Processing 'ALU_f_DW01_add_1'
  Processing 'ALU_f_DW01_add_2'
  Processing 'ALU_f_DW01_add_3'
  Processing 'ALU_f_DW01_sub_2'
  Processing 'ALU_f_DW01_sub_3'
  Mapping 'DW_leftsh'
  Processing 'ALU_f_DW01_sub_4'
  Processing 'ALU_f_DW01_add_4'
  Processing 'ALU_f_DW01_add_5'
  Processing 'ALU_f_DW01_add_6'
  Processing 'ALU_f_DW01_add_7'
  Processing 'ALU_f_DW01_sub_5'
  Processing 'ALU_f_DW01_inc_0'
  Processing 'ALU_f_DW01_add_8'
  Processing 'ALU_f_DW01_sub_6'
  Processing 'ALU_f_DW01_inc_1'
  Mapping 'DW_rightsh'
  Processing 'ALU_f_DW01_dec_0'
  Mapping 'ALU_f_DW_cmp_0'
  Processing 'ALU_f_DW01_sub_7'
  Mapping 'ALU_f_DW_cmp_1'
  Mapping 'ALU_f_DW_cmp_2'
  Processing 'ALU_f_DW01_cmp6_0'
  Processing 'Adder_0_DW01_add_0'
  Processing 'Adder_1_DW01_add_0'
  Processing 'IDEXE_reg_DW01_inc_0'
  Processing 'IDEXE_reg_DW01_dec_0'
  Mapping 'IDEXE_reg_DW_cmp_0'
  Processing 'IDEXE_reg_DW01_inc_1'
  Processing 'Adder_2_DW01_add_0'
  Mapping 'ALU_DW_mult_tc_0'
  Mapping 'ALU_DW_mult_tc_1'
  Mapping 'ALU_DW_mult_uns_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'IDEXE_reg'. (DDB-72)
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db'
  Mapping Optimization (Phase 1)
Warning: The trip points for the library named SRAM_ss0p72v0p72vm40c_100a differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
Warning: The trip points for the library named SRAM_ss0p72v0p72vm40c_100a differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:29   23804.1      0.72     329.8    2472.2                                0.00  
    0:01:29   23804.1      0.72     329.8    2472.2                                0.00  
    0:01:31   24321.5      0.36     119.8    2469.9                                0.00  
    0:01:34   25965.7      0.35     106.1       0.0                                0.00  
    0:01:54   26409.9      0.12      36.9       0.0                                0.00  
    0:01:56   26403.2      0.14      46.3       0.0                                0.00  
    0:01:56   26403.2      0.14      46.3       0.0                                0.00  
    0:01:56   26401.3      0.14      46.3       0.0                                0.00  
    0:01:57   26401.3      0.14      46.3       0.0                                0.00  
    0:02:11   19746.3      0.39     126.5       0.0                                0.00  
    0:02:17   19742.0      0.33      88.0       0.0                                0.00  
    0:02:24   19742.7      0.27     124.7       0.0                                0.00  
    0:02:25   19744.7      0.26      42.0       0.0                                0.00  
    0:02:26   19745.7      0.28     131.0       0.0                                0.00  
    0:02:27   19746.3      0.24      39.8       0.0                                0.00  
    0:02:28   19745.7      0.24      45.5       0.0                                0.00  
    0:02:28   19746.8      0.24      41.7       0.0                                0.00  
    0:02:29   19746.1      0.24      43.3       0.0                                0.00  
    0:02:30   19746.3      0.24      43.5       0.0                                0.00  
    0:02:30   19747.3      0.23      43.3       0.0                                0.00  
    0:02:30   19747.3      0.23      43.3       0.0                                0.00  
    0:02:30   19747.3      0.23      43.3       0.0                                0.00  
    0:02:30   19747.3      0.23      43.3       0.0                                0.00  
    0:02:31   19747.3      0.23      43.3       0.0                                0.00  
    0:02:31   19747.3      0.23      43.3       0.0                                0.00  
    0:02:31   19747.3      0.23      43.3       0.0                                0.00  
    0:02:32   19754.8      0.20      41.4       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:33   19763.1      0.19      40.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_10_/D      0.00  
    0:02:34   19768.8      0.17      39.9       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:36   19773.0      0.16      38.9       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:36   19778.5      0.16      38.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_27_/D      0.00  
    0:02:38   19784.0      0.15      30.1       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:38   19790.1      0.15      25.3       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:41   19833.4      0.13      23.6       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:41   19833.4      0.13      23.6       0.0                                0.00  
    0:02:44   19874.1      0.11      20.4       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:45   19882.5      0.10      19.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_22_/D      0.00  
    0:02:46   19885.0      0.10      19.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:46   19891.2      0.10      18.9       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:47   19895.3      0.09      18.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:47   19897.5      0.09      18.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_3_/D      0.00  
    0:02:48   19898.9      0.09      18.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:48   19908.7      0.09      18.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:49   19908.9      0.09      18.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:49   19910.4      0.09      18.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:49   19910.4      0.09      18.5       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:50   19912.3      0.09      18.5       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:51   19913.0      0.09      18.4       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_3_/D      0.00  
    0:02:52   19918.0      0.08      18.2       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:53   19925.2      0.08      18.0       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:53   19935.0      0.08      17.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:54   19937.0      0.08      17.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_27_/D      0.00  
    0:02:55   19939.4      0.07      17.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:55   19939.4      0.07      17.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:56   19942.2      0.07      17.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:56   19942.6      0.07      17.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:02:57   19942.3      0.07      17.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_27_/D      0.00  
    0:02:58   19946.8      0.07      17.5       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:00   19960.1      0.07      17.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:00   19962.9      0.06      17.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:00   19964.2      0.06      17.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:01   19966.9      0.06      17.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:01   19968.3      0.06      17.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:02   19970.5      0.06       9.2       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:02   19971.8      0.06       9.1       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:04   19985.0      0.06       8.9       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:04   19986.7      0.06       8.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:05   19989.5      0.05       8.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_22_/D      0.00  
    0:03:06   19992.6      0.05       8.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:06   19993.8      0.05       8.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:07   19994.3      0.05       8.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:07   19994.5      0.05       8.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:07   19995.0      0.05       8.5       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:08   20002.2      0.05       8.2       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:09   20007.1      0.05       8.1       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_29_/D      0.00  
    0:03:09   20007.7      0.05       8.0       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_29_/D      0.00  
    0:03:10   20012.6      0.05       7.9       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:10   20013.3      0.05       7.9       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:11   20016.9      0.05       7.9       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:11   20018.0      0.04       7.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_29_/D      0.00  
    0:03:12   20019.4      0.04       7.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:12   20020.2      0.04       7.8       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_29_/D      0.00  
    0:03:13   20022.0      0.04       7.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_29_/D      0.00  
    0:03:13   20022.6      0.04       7.7       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:13   20030.3      0.04       7.6       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:13   20030.1      0.04       7.6       0.0 cpu/MEMWB_pipe/WB_data_memory_reg_25_/D      0.00  
    0:03:15   20030.1      0.04       7.6       0.0                                0.00  
    0:03:17   20030.1      0.04       6.1       0.0 cpu/MEMWB_pipe/WB_data_memory_reg_24_/D      0.00  
    0:03:19   20032.6      0.04       6.0       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:19   20033.2      0.04       6.0       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:20   20033.4      0.04       6.0       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:20   20033.4      0.04       6.0       0.0 cpu/EXEMEM_pipe/MEM_R_ALUout_reg_30_/D      0.00  
    0:03:22   20035.7      0.04       4.8       0.0                                0.00  
    0:03:24   20035.5      0.04       5.9       0.0                                0.00  


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:24   20035.5      0.04       5.9       0.0                                0.00  
    0:03:26   20035.9      0.04       5.9       0.0                                0.00  
    0:03:27   20036.4      0.04       5.9       0.0                                0.00  
    0:03:27   20037.3      0.04       5.9       0.0                                0.00  
    0:03:28   20037.6      0.04       5.9       0.0                                0.00  
    0:03:28   20039.0      0.04       5.8       0.0                                0.00  
    0:03:29   20038.3      0.04       5.8       0.0                                0.00  
    0:03:30   20041.7      0.04       5.8       0.0                                0.00  
    0:03:30   20042.2      0.04       5.8       0.0                                0.00  
    0:03:31   20046.8      0.04       5.8       0.0                                0.00  
    0:03:32   20049.6      0.04       5.7       0.0                                0.00  
    0:03:32   20050.3      0.04       5.7       0.0                                0.00  
    0:03:33   20050.5      0.04       4.9       0.0                                0.00  
    0:03:34   20052.7      0.04       4.9       0.0                                0.00  
    0:03:34   20053.1      0.04       4.9       0.0                                0.00  
    0:03:35   20054.8      0.04       4.8       0.0                                0.00  
    0:03:35   20056.4      0.04       4.8       0.0                                0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:35   20056.4      0.04       4.8       0.0                                0.00  
    0:03:35   20056.4      0.04       4.8       0.0                                0.00  
    0:03:40   20015.3      0.04       4.7       0.0                                0.00  
    0:03:42   20008.2      0.04       4.7       0.0                                0.00  
    0:03:42   20003.6      0.04       4.7       0.0                                0.00  
    0:03:45   19999.3      0.04       4.7       0.0                                0.00  
    0:03:45   19996.1      0.04       4.8       0.0                                0.00  
    0:03:45   19996.1      0.04       4.8       0.0                                0.00  
    0:03:45   19996.1      0.04       4.8       0.0                                0.00  
    0:03:46   19956.2      0.04       4.6       0.0                                0.00  
    0:03:46   19948.7      0.04       4.7       0.0                                0.00  
    0:03:47   19946.0      0.05       5.0       0.0                                0.00  
    0:03:47   19945.9      0.05       5.0       0.0                                0.00  
    0:03:47   19945.9      0.05       5.0       0.0                                0.00  
    0:03:47   19945.9      0.05       5.0       0.0                                0.00  
    0:03:47   19945.9      0.05       5.0       0.0                                0.00  
    0:03:47   19945.9      0.05       5.0       0.0                                0.00  
    0:03:48   19945.5      0.04       4.7       0.0                                0.00  
    0:03:49   19914.6      0.04       4.5       0.0                                0.00  
    0:03:50   19906.0      0.04       4.5       0.0                                0.00  
    0:03:52   19888.6      0.04       4.5       0.0                                0.00  
    0:03:53   19877.2      0.04       4.5       0.0                                0.00  
    0:03:55   19855.7      0.04       4.5       0.0                                0.00  
    0:04:00   19810.9      0.04       4.5       0.0                                0.00  
    0:04:01   19765.1      0.04       4.5       0.0                                0.00  
    0:04:03   19715.9      0.04       4.5       0.0                                0.00  
    0:04:04   19691.9      0.04       4.5       0.0                                0.00  
    0:04:05   19669.5      0.04       4.5       0.0                                0.00  
    0:04:06   19648.1      0.04       4.5       0.0                                0.00  
    0:04:07   19638.3      0.04       4.5       0.0                                0.00  
    0:04:08   19627.9      0.04       4.5       0.0                                0.00  
    0:04:08   19620.7      0.04       4.5       0.0                                0.00  
    0:04:09   19611.9      0.04       4.4       0.0                                0.00  
    0:04:12   19608.5      0.04       4.4       0.0                                0.00  
    0:04:13   19606.2      0.04       4.4       0.0                                0.00  
    0:04:15   19597.4      0.04       4.4       0.0                                0.00  
    0:04:16   19593.7      0.04       4.3       0.0                                0.00  
    0:04:17   19593.3      0.04       4.3       0.0                                0.00  
    0:04:18   19590.7      0.04       4.3       0.0                                0.00  
    0:04:18   19580.6      0.04       4.4       0.0                                0.00  
    0:04:18   19577.9      0.04       4.4       0.0                                0.00  
    0:04:19   19577.9      0.04       4.4       0.0                                0.00  
    0:04:19   19577.9      0.04       4.4       0.0                                0.00  
    0:04:19   19577.9      0.04       4.4       0.0                                0.00  
    0:04:19   19577.9      0.04       4.4       0.0                                0.00  
    0:04:19   19577.9      0.04       4.4       0.0                                0.00  
    0:04:19   19579.2      0.04       4.4       0.0                                0.00  
    0:04:43   19572.1      0.04       3.3       0.0                                0.00  
    0:04:55   19566.5      0.04       3.4       0.0                                0.00  
    0:05:04   19561.3      0.04       3.3       0.0                                0.00  
    0:05:11   19557.6      0.04       3.3       0.0                                0.00  
    0:05:18   19554.7      0.04       3.2       0.0                                0.00  
    0:05:24   19551.9      0.04       3.2       0.0                                0.00  
    0:05:29   19550.0      0.04       3.2       0.0                                0.00  
    0:05:32   19548.1      0.04       3.2       0.0                                0.00  
    0:05:36   19545.3      0.04       3.2       0.0                                0.00  
    0:05:38   19544.1      0.04       3.1       0.0                                0.00  
    0:05:41   19542.5      0.04       3.1       0.0                                0.00  
    0:05:43   19541.6      0.04       3.0       0.0                                0.00  
    0:05:45   19540.3      0.04       3.0       0.0                                0.00  
    0:05:47   19539.4      0.04       2.5       0.0                                0.00  
    0:05:48   19539.0      0.04       2.5       0.0                                0.00  
    0:05:48   19538.0      0.04       2.5       0.0                                0.00  
    0:05:49   19538.0      0.04       2.5       0.0                                0.00  
    0:05:49   19538.0      0.04       2.5       0.0                                0.00  
    0:05:49   19530.5      0.05       4.3       0.0                                0.00  
    0:05:49   19529.9      0.05       4.3       0.0                                0.00  
    0:05:49   19529.8      0.05       4.3       0.0                                0.00  
    0:05:49   19529.8      0.05       4.3       0.0                                0.00  
    0:05:49   19529.8      0.05       4.3       0.0                                0.00  
    0:05:49   19529.8      0.05       4.3       0.0                                0.00  
    0:05:49   19529.8      0.05       4.3       0.0                                0.00  
    0:05:49   19529.8      0.05       4.3       0.0                                0.00  
    0:05:50   19532.6      0.04       4.0       0.0                                0.00  
    0:05:51   19533.8      0.04       3.9       0.0                                0.00  
    0:05:51   19534.3      0.04       3.9       0.0                                0.00  
    0:05:52   19534.5      0.04       3.9       0.0                                0.00  
    0:05:52   19535.8      0.04       3.9       0.0                                0.00  
    0:05:52   19536.0      0.04       3.9       0.0                                0.00  
    0:05:53   19537.6      0.04       3.8       0.0                                0.00  
    0:05:53   19538.2      0.04       3.8       0.0                                0.00  
    0:05:54   19539.4      0.04       3.8       0.0                                0.00  
    0:05:54   19540.5      0.04       3.8       0.0                                0.00  
    0:05:54   19541.4      0.04       3.8       0.0                                0.00  
    0:05:55   19542.0      0.04       3.8       0.0 cpu/MEMWB_pipe/WB_data_memory_reg_29_/D      0.00  
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db'
Loading db file '/home/user2/avsd24/avsd24130/P76131416/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db'
Loading db file '/home/user2/avsd24/avsd24130/P76131416/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'cpu/Regster_file/clk': 2016 load(s), 1 driver(s)
1
#compile -map_effort high -area_effort high -inc
#   Create Report
#timing report(setup time)
report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group > ../syn/timing_max_rpt.txt
#timing report(hold time)
report_timing -path full -delay min -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group > ../syn/timing_min_rpt.txt
#area report
report_area -nosplit > ../syn/area_rpt.txt
#report power
report_power -analysis_effort low > ../syn/power_rpt.txt
#   Save syntheized file
write -hierarchy -format verilog -output {../syn/top_syn.v}
Writing verilog file '/home/user2/avsd24/avsd24130/P76131416/syn/top_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 65 nets to module ALU using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 36 nets to module top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
#write_sdf -version 1.0 -context verilog {../syn/top_syn.sdf}
write_sdf -version 3.0 -context verilog {../syn/top_syn.sdf}
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/user2/avsd24/avsd24130/P76131416/syn/top_syn.sdf'. (WT-3)
1
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06
Date   : Thu Sep 26 18:20:38 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

  Startpoint: DM1/i_SRAM (rising edge-triggered flip-flop clocked by clk')
  Endpoint: cpu/MEMWB_pipe/WB_data_memory_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SRAM_wrapper_0     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  SRAM_wrapper_1     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  MEMWB_reg          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  0.50       0.50
  clock network delay (ideal)                             0.20       0.70
  DM1/i_SRAM/CLK (TS1N16ADFPCLLLVTA512X45M4SWSHOD)        0.00       0.70 r
  DM1/i_SRAM/Q[15] (TS1N16ADFPCLLLVTA512X45M4SWSHOD)      0.47       1.17 r
  DM1/DO[15] (SRAM_wrapper_0)                             0.00       1.17 r
  cpu/DM_DO[15] (CPU)                                     0.00       1.17 r
  cpu/MEMWB_pipe/MEM_data_memory[15] (MEMWB_reg)          0.00       1.17 r
  cpu/MEMWB_pipe/U35/ZN (INVD4BWP16P90LVT)                0.01       1.17 f
  cpu/MEMWB_pipe/U28/ZN (AOI211D4BWP16P90LVT)             0.01       1.19 r
  cpu/MEMWB_pipe/U44/ZN (IND2D4BWP16P90LVT)               0.01       1.20 f
  cpu/MEMWB_pipe/U67/ZN (IOA21D1BWP16P90LVT)              0.01       1.20 r
  cpu/MEMWB_pipe/U45/Z (CKMUX2D1BWP16P90LVT)              0.01       1.22 r
  cpu/MEMWB_pipe/WB_data_memory_reg_25_/D (DFCNQD2BWP16P90LVT)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.20       1.20
  clock uncertainty                                      -0.02       1.18
  cpu/MEMWB_pipe/WB_data_memory_reg_25_/CP (DFCNQD2BWP16P90LVT)
                                                          0.00       1.18 r
  library setup time                                      0.00       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
dc_shell> 