

================================================================
== Vivado HLS Report for 'fc3'
================================================================
* Date:           Wed Jun 17 16:34:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10691|  10691|  10691|  10691|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_output       |      9|      9|         1|          -|          -|    10|    no    |
        |- fc_layer3_label10   |  10248|  10248|       122|          -|          -|    84|    no    |
        | + fc_layer3_label42  |    120|    120|        12|          -|          -|    10|    no    |
        |- fc_layer1_label15   |    200|    200|        20|          -|          -|    10|    no    |
        |- fc_layer1_label16   |    230|    230|        23|          -|          -|    10|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond9)
	16  / (exitcond9)
4 --> 
	5  / (!exitcond8)
	3  / (exitcond8)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	4  / true
16 --> 
	17  / (!exitcond7)
	36  / (exitcond7)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	16  / true
36 --> 
	37  / (!exitcond)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	36  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str90, i32 0, i32 0, [1 x i8]* @p_str91, [1 x i8]* @p_str92, [1 x i8]* @p_str93, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str94, [1 x i8]* @p_str95)"   --->   Operation 59 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecInterface(float* %out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str102, i32 0, i32 0, [1 x i8]* @p_str103, [1 x i8]* @p_str104, [1 x i8]* @p_str105, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str106, [1 x i8]* @p_str107)"   --->   Operation 60 'specinterface' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output = alloca [10 x float], align 16" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 61 'alloca' 'output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (1.66ns)   --->   "br label %meminst"   --->   Operation 62 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%invdar = phi i4 [ 0, %0 ], [ %indvarinc, %meminst ]" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 63 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.77ns)   --->   "%indvarinc = add i4 %invdar, 1" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 64 'add' 'indvarinc' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = zext i4 %invdar to i64" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 65 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [10 x float]* %output, i64 0, i64 %tmp" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 66 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %output_addr, align 4" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 68 [1/1] (1.44ns)   --->   "%tmp_s = icmp eq i4 %invdar, -7" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 68 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_output_str)"   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 70 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader2.preheader, label %meminst" [lenet_hls/lenet_hls.cpp:343]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.66ns)   --->   "br label %.preheader2" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 72 'br' <Predicate = (tmp_s)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_3, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.46ns)   --->   "%exitcond9 = icmp eq i7 %j, -44" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 74 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 75 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.03ns)   --->   "%j_3 = add i7 %j, 1" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 76 'add' 'j_3' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader10.preheader, label %1" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str30) nounwind" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 78 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str30)" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 79 'specregionbegin' 'tmp_25' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (3.90ns)   --->   "%tmp_40 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_V)" [lenet_hls/lenet_hls.cpp:347]   --->   Operation 80 'read' 'tmp_40' <Predicate = (!exitcond9)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_35 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j, i3 0)" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 81 'bitconcatenate' 'tmp_35' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_35 to i11" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 82 'zext' 'p_shl_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %j, i1 false)" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 83 'bitconcatenate' 'tmp_36' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_36 to i11" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 84 'zext' 'p_shl1_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.12ns)   --->   "%tmp_37 = add i11 %p_shl1_cast, %p_shl_cast" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 85 'add' 'tmp_37' <Predicate = (!exitcond9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.66ns)   --->   "br label %2" [lenet_hls/lenet_hls.cpp:348]   --->   Operation 86 'br' <Predicate = (!exitcond9)> <Delay = 1.66>
ST_3 : Operation 87 [1/1] (1.66ns)   --->   "br label %.preheader10" [lenet_hls/lenet_hls.cpp:356]   --->   Operation 87 'br' <Predicate = (exitcond9)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 5.38>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %1 ], [ %i_4, %3 ]"   --->   Operation 88 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.44ns)   --->   "%exitcond8 = icmp eq i4 %i, -6" [lenet_hls/lenet_hls.cpp:348]   --->   Operation 89 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 90 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.77ns)   --->   "%i_4 = add i4 %i, 1" [lenet_hls/lenet_hls.cpp:348]   --->   Operation 91 'add' 'i_4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %4, label %3" [lenet_hls/lenet_hls.cpp:348]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i4 %i to i11" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 93 'zext' 'tmp_29_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.12ns)   --->   "%tmp_38 = add i11 %tmp_37, %tmp_29_cast" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 94 'add' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i11 %tmp_38 to i64" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 95 'zext' 'tmp_38_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%fc3_layer_weights_ad = getelementptr [840 x float]* @fc3_layer_weights, i64 0, i64 %tmp_38_cast" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 96 'getelementptr' 'fc3_layer_weights_ad' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%fc3_layer_weights_lo = load float* %fc3_layer_weights_ad, align 4" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 97 'load' 'fc3_layer_weights_lo' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str30, i32 %tmp_25)" [lenet_hls/lenet_hls.cpp:352]   --->   Operation 98 'specregionend' 'empty_45' <Predicate = (exitcond8)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader2" [lenet_hls/lenet_hls.cpp:346]   --->   Operation 99 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%fc3_layer_weights_lo = load float* %fc3_layer_weights_ad, align 4" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 100 'load' 'fc3_layer_weights_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 6 <SV = 5> <Delay = 5.64>
ST_6 : Operation 101 [4/4] (5.64ns)   --->   "%tmp_31 = fmul float %fc3_layer_weights_lo, %tmp_40" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 101 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.64>
ST_7 : Operation 102 [3/4] (5.64ns)   --->   "%tmp_31 = fmul float %fc3_layer_weights_lo, %tmp_40" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 102 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.64>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_29 = zext i4 %i to i64" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 103 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [2/4] (5.64ns)   --->   "%tmp_31 = fmul float %fc3_layer_weights_lo, %tmp_40" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 104 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr inbounds [10 x float]* %output, i64 0, i64 %tmp_29" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 105 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (2.15ns)   --->   "%output_load_1 = load float* %output_addr_2, align 4" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 106 'load' 'output_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 5.64>
ST_9 : Operation 107 [1/4] (5.64ns)   --->   "%tmp_31 = fmul float %fc3_layer_weights_lo, %tmp_40" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 107 'fmul' 'tmp_31' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/2] (2.15ns)   --->   "%output_load_1 = load float* %output_addr_2, align 4" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 108 'load' 'output_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 7.17>
ST_10 : Operation 109 [5/5] (7.17ns)   --->   "%tmp_32 = fadd float %output_load_1, %tmp_31" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 109 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.17>
ST_11 : Operation 110 [4/5] (7.17ns)   --->   "%tmp_32 = fadd float %output_load_1, %tmp_31" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 110 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.17>
ST_12 : Operation 111 [3/5] (7.17ns)   --->   "%tmp_32 = fadd float %output_load_1, %tmp_31" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 111 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.17>
ST_13 : Operation 112 [2/5] (7.17ns)   --->   "%tmp_32 = fadd float %output_load_1, %tmp_31" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 112 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.17>
ST_14 : Operation 113 [1/5] (7.17ns)   --->   "%tmp_32 = fadd float %output_load_1, %tmp_31" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 113 'fadd' 'tmp_32' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str31) nounwind" [lenet_hls/lenet_hls.cpp:348]   --->   Operation 114 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (2.15ns)   --->   "store float %tmp_32, float* %output_addr_2, align 4" [lenet_hls/lenet_hls.cpp:349]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "br label %2" [lenet_hls/lenet_hls.cpp:348]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 3.25>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%soft_max_value = phi float [ %soft_max_value_1, %5 ], [ 0.000000e+00, %.preheader10.preheader ]"   --->   Operation 117 'phi' 'soft_max_value' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i_3, %5 ], [ 0, %.preheader10.preheader ]"   --->   Operation 118 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (1.44ns)   --->   "%exitcond7 = icmp eq i4 %i1, -6" [lenet_hls/lenet_hls.cpp:356]   --->   Operation 119 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 120 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (1.77ns)   --->   "%i_3 = add i4 %i1, 1" [lenet_hls/lenet_hls.cpp:356]   --->   Operation 121 'add' 'i_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader.preheader, label %5" [lenet_hls/lenet_hls.cpp:356]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_27 = zext i4 %i1 to i64" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 123 'zext' 'tmp_27' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%fc3_layer_bias_addr = getelementptr inbounds [10 x float]* @fc3_layer_bias, i64 0, i64 %tmp_27" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 124 'getelementptr' 'fc3_layer_bias_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_16 : Operation 125 [2/2] (3.25ns)   --->   "%fc3_layer_bias_load = load float* %fc3_layer_bias_addr, align 4" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 125 'load' 'fc3_layer_bias_load' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr inbounds [10 x float]* %output, i64 0, i64 %tmp_27" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 126 'getelementptr' 'output_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_16 : Operation 127 [2/2] (2.15ns)   --->   "%output_load = load float* %output_addr_1, align 4" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 127 'load' 'output_load' <Predicate = (!exitcond7)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 128 [1/1] (1.66ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:363]   --->   Operation 128 'br' <Predicate = (exitcond7)> <Delay = 1.66>

State 17 <SV = 4> <Delay = 3.25>
ST_17 : Operation 129 [1/2] (3.25ns)   --->   "%fc3_layer_bias_load = load float* %fc3_layer_bias_addr, align 4" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 129 'load' 'fc3_layer_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_17 : Operation 130 [1/2] (2.15ns)   --->   "%output_load = load float* %output_addr_1, align 4" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 130 'load' 'output_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 18 <SV = 5> <Delay = 7.17>
ST_18 : Operation 131 [5/5] (7.17ns)   --->   "%x_assign = fadd float %output_load, %fc3_layer_bias_load" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 131 'fadd' 'x_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 7.17>
ST_19 : Operation 132 [4/5] (7.17ns)   --->   "%x_assign = fadd float %output_load, %fc3_layer_bias_load" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 132 'fadd' 'x_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 7.17>
ST_20 : Operation 133 [3/5] (7.17ns)   --->   "%x_assign = fadd float %output_load, %fc3_layer_bias_load" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 133 'fadd' 'x_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.17>
ST_21 : Operation 134 [2/5] (7.17ns)   --->   "%x_assign = fadd float %output_load, %fc3_layer_bias_load" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 134 'fadd' 'x_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.17>
ST_22 : Operation 135 [1/5] (7.17ns)   --->   "%x_assign = fadd float %output_load, %fc3_layer_bias_load" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 135 'fadd' 'x_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 8.37>
ST_23 : Operation 136 [1/1] (2.15ns)   --->   "store float %x_assign, float* %output_addr_1, align 4" [lenet_hls/lenet_hls.cpp:357]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 137 [8/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 137 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 11> <Delay = 8.37>
ST_24 : Operation 138 [7/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 138 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 12> <Delay = 8.37>
ST_25 : Operation 139 [6/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 139 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 13> <Delay = 8.37>
ST_26 : Operation 140 [5/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 140 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 14> <Delay = 8.37>
ST_27 : Operation 141 [4/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 141 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 15> <Delay = 8.37>
ST_28 : Operation 142 [3/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 142 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 16> <Delay = 8.37>
ST_29 : Operation 143 [2/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 143 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 17> <Delay = 8.37>
ST_30 : Operation 144 [1/8] (8.37ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359]   --->   Operation 144 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 18> <Delay = 7.17>
ST_31 : Operation 145 [5/5] (7.17ns)   --->   "%soft_max_value_1 = fadd float %soft_max_value, %tmp_i_i" [lenet_hls/lenet_hls.cpp:359]   --->   Operation 145 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 7.17>
ST_32 : Operation 146 [4/5] (7.17ns)   --->   "%soft_max_value_1 = fadd float %soft_max_value, %tmp_i_i" [lenet_hls/lenet_hls.cpp:359]   --->   Operation 146 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 7.17>
ST_33 : Operation 147 [3/5] (7.17ns)   --->   "%soft_max_value_1 = fadd float %soft_max_value, %tmp_i_i" [lenet_hls/lenet_hls.cpp:359]   --->   Operation 147 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 7.17>
ST_34 : Operation 148 [2/5] (7.17ns)   --->   "%soft_max_value_1 = fadd float %soft_max_value, %tmp_i_i" [lenet_hls/lenet_hls.cpp:359]   --->   Operation 148 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 22> <Delay = 7.17>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str32) nounwind" [lenet_hls/lenet_hls.cpp:356]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 150 [1/5] (7.17ns)   --->   "%soft_max_value_1 = fadd float %soft_max_value, %tmp_i_i" [lenet_hls/lenet_hls.cpp:359]   --->   Operation 150 'fadd' 'soft_max_value_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader10" [lenet_hls/lenet_hls.cpp:356]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 4> <Delay = 2.15>
ST_36 : Operation 152 [1/1] (0.00ns)   --->   "%i2 = phi i4 [ %i_5, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 152 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 153 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %i2, -6" [lenet_hls/lenet_hls.cpp:363]   --->   Operation 153 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 154 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 154 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 155 [1/1] (1.77ns)   --->   "%i_5 = add i4 %i2, 1" [lenet_hls/lenet_hls.cpp:363]   --->   Operation 155 'add' 'i_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [lenet_hls/lenet_hls.cpp:363]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_33 = zext i4 %i2 to i64" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 157 'zext' 'tmp_33' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr inbounds [10 x float]* %output, i64 0, i64 %tmp_33" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 158 'getelementptr' 'output_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 159 [2/2] (2.15ns)   --->   "%output_load_2 = load float* %output_addr_3, align 4" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 159 'load' 'output_load_2' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/lenet_hls.cpp:370]   --->   Operation 160 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 37 <SV = 5> <Delay = 2.15>
ST_37 : Operation 161 [1/2] (2.15ns)   --->   "%output_load_2 = load float* %output_addr_3, align 4" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 161 'load' 'output_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 6> <Delay = 8.37>
ST_38 : Operation 162 [8/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 162 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 7> <Delay = 8.37>
ST_39 : Operation 163 [7/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 163 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 8> <Delay = 8.37>
ST_40 : Operation 164 [6/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 164 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 9> <Delay = 8.37>
ST_41 : Operation 165 [5/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 165 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 10> <Delay = 8.37>
ST_42 : Operation 166 [4/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 166 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 11> <Delay = 8.37>
ST_43 : Operation 167 [3/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 167 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 12> <Delay = 8.37>
ST_44 : Operation 168 [2/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 168 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 13> <Delay = 8.37>
ST_45 : Operation 169 [1/8] (8.37ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %output_load_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366]   --->   Operation 169 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 8.37> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 7> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 14> <Delay = 8.38>
ST_46 : Operation 170 [12/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 170 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 15> <Delay = 8.38>
ST_47 : Operation 171 [11/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 171 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 8.38>
ST_48 : Operation 172 [10/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 172 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 17> <Delay = 8.38>
ST_49 : Operation 173 [9/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 173 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 18> <Delay = 8.38>
ST_50 : Operation 174 [8/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 174 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 19> <Delay = 8.38>
ST_51 : Operation 175 [7/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 175 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 8.38>
ST_52 : Operation 176 [6/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 176 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 8.38>
ST_53 : Operation 177 [5/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 177 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 22> <Delay = 8.38>
ST_54 : Operation 178 [4/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 178 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 23> <Delay = 8.38>
ST_55 : Operation 179 [3/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 179 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 24> <Delay = 8.38>
ST_56 : Operation 180 [2/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 180 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 25> <Delay = 8.38>
ST_57 : Operation 181 [1/12] (8.38ns)   --->   "%tmp_34 = fdiv float %tmp_i_i1, %soft_max_value" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 181 'fdiv' 'tmp_34' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 26> <Delay = 3.90>
ST_58 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str33) nounwind" [lenet_hls/lenet_hls.cpp:363]   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 183 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_V, float %tmp_34)" [lenet_hls/lenet_hls.cpp:366]   --->   Operation 183 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_58 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:363]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', lenet_hls/lenet_hls.cpp:343) with incoming values : ('indvarinc', lenet_hls/lenet_hls.cpp:343) [10]  (1.66 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('invdar', lenet_hls/lenet_hls.cpp:343) with incoming values : ('indvarinc', lenet_hls/lenet_hls.cpp:343) [10]  (0 ns)
	'getelementptr' operation ('output_addr', lenet_hls/lenet_hls.cpp:343) [13]  (0 ns)
	'store' operation (lenet_hls/lenet_hls.cpp:343) of constant 0 on array 'output', lenet_hls/lenet_hls.cpp:343 [14]  (2.15 ns)

 <State 3>: 3.91ns
The critical path consists of the following:
	fifo read on port 'in_V' (lenet_hls/lenet_hls.cpp:347) [30]  (3.91 ns)

 <State 4>: 5.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:348) [38]  (0 ns)
	'add' operation ('tmp_38', lenet_hls/lenet_hls.cpp:349) [47]  (2.13 ns)
	'getelementptr' operation ('fc3_layer_weights_ad', lenet_hls/lenet_hls.cpp:349) [49]  (0 ns)
	'load' operation ('fc3_layer_weights_lo', lenet_hls/lenet_hls.cpp:349) on array 'fc3_layer_weights' [50]  (3.26 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'load' operation ('fc3_layer_weights_lo', lenet_hls/lenet_hls.cpp:349) on array 'fc3_layer_weights' [50]  (3.26 ns)

 <State 6>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', lenet_hls/lenet_hls.cpp:349) [51]  (5.64 ns)

 <State 7>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', lenet_hls/lenet_hls.cpp:349) [51]  (5.64 ns)

 <State 8>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', lenet_hls/lenet_hls.cpp:349) [51]  (5.64 ns)

 <State 9>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', lenet_hls/lenet_hls.cpp:349) [51]  (5.64 ns)

 <State 10>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', lenet_hls/lenet_hls.cpp:349) [54]  (7.18 ns)

 <State 11>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', lenet_hls/lenet_hls.cpp:349) [54]  (7.18 ns)

 <State 12>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', lenet_hls/lenet_hls.cpp:349) [54]  (7.18 ns)

 <State 13>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', lenet_hls/lenet_hls.cpp:349) [54]  (7.18 ns)

 <State 14>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_32', lenet_hls/lenet_hls.cpp:349) [54]  (7.18 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'store' operation (lenet_hls/lenet_hls.cpp:349) of variable 'tmp_32', lenet_hls/lenet_hls.cpp:349 on array 'output', lenet_hls/lenet_hls.cpp:343 [55]  (2.15 ns)

 <State 16>: 3.26ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:356) [64]  (0 ns)
	'getelementptr' operation ('fc3_layer_bias_addr', lenet_hls/lenet_hls.cpp:357) [72]  (0 ns)
	'load' operation ('fc3_layer_bias_load', lenet_hls/lenet_hls.cpp:357) on array 'fc3_layer_bias' [73]  (3.26 ns)

 <State 17>: 3.26ns
The critical path consists of the following:
	'load' operation ('fc3_layer_bias_load', lenet_hls/lenet_hls.cpp:357) on array 'fc3_layer_bias' [73]  (3.26 ns)

 <State 18>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('x', lenet_hls/lenet_hls.cpp:357) [76]  (7.18 ns)

 <State 19>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('x', lenet_hls/lenet_hls.cpp:357) [76]  (7.18 ns)

 <State 20>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('x', lenet_hls/lenet_hls.cpp:357) [76]  (7.18 ns)

 <State 21>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('x', lenet_hls/lenet_hls.cpp:357) [76]  (7.18 ns)

 <State 22>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('x', lenet_hls/lenet_hls.cpp:357) [76]  (7.18 ns)

 <State 23>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 24>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 25>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 26>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 27>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 28>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 29>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 30>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:359) [78]  (8.37 ns)

 <State 31>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/lenet_hls.cpp:359) [79]  (7.18 ns)

 <State 32>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/lenet_hls.cpp:359) [79]  (7.18 ns)

 <State 33>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/lenet_hls.cpp:359) [79]  (7.18 ns)

 <State 34>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/lenet_hls.cpp:359) [79]  (7.18 ns)

 <State 35>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('soft_max_value', lenet_hls/lenet_hls.cpp:359) [79]  (7.18 ns)

 <State 36>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:363) [84]  (0 ns)
	'getelementptr' operation ('output_addr_3', lenet_hls/lenet_hls.cpp:366) [92]  (0 ns)
	'load' operation ('x', lenet_hls/lenet_hls.cpp:366) on array 'output', lenet_hls/lenet_hls.cpp:343 [93]  (2.15 ns)

 <State 37>: 2.15ns
The critical path consists of the following:
	'load' operation ('x', lenet_hls/lenet_hls.cpp:366) on array 'output', lenet_hls/lenet_hls.cpp:343 [93]  (2.15 ns)

 <State 38>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 39>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 40>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 41>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 42>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 43>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 44>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 45>: 8.37ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->lenet_hls/lenet_hls.cpp:366) [94]  (8.37 ns)

 <State 46>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 47>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 48>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 49>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 50>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 51>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 52>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 53>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 54>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 55>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 56>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 57>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('tmp', lenet_hls/lenet_hls.cpp:366) [95]  (8.38 ns)

 <State 58>: 3.91ns
The critical path consists of the following:
	fifo write on port 'out_V' (lenet_hls/lenet_hls.cpp:366) [96]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
