{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1.46931,
	"cts__clock__skew__setup__pre_repair": 0.131831,
	"cts__clock__skew__hold__pre_repair": 0.131831,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.303049,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.281428,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.038459,
	"cts__power__switching__total__pre_repair": 0.0187711,
	"cts__power__leakage__total__pre_repair": 1.03642e-07,
	"cts__power__total__pre_repair": 0.0572302,
	"cts__design__io__pre_repair": 44,
	"cts__design__die__area__pre_repair": 184900,
	"cts__design__core__area__pre_repair": 167346,
	"cts__design__instance__count__pre_repair": 674,
	"cts__design__instance__area__pre_repair": 59399.3,
	"cts__design__instance__count__stdcell__pre_repair": 673,
	"cts__design__instance__area__stdcell__pre_repair": 15678.4,
	"cts__design__instance__count__macros__pre_repair": 1,
	"cts__design__instance__area__macros__pre_repair": 43720.8,
	"cts__design__instance__utilization__pre_repair": 0.354949,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.126823,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 1.46931,
	"cts__clock__skew__setup__post_repair": 0.131831,
	"cts__clock__skew__hold__post_repair": 0.131831,
	"cts__timing__drv__max_slew_limit__post_repair": 0.303049,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.281428,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.038459,
	"cts__power__switching__total__post_repair": 0.0187711,
	"cts__power__leakage__total__post_repair": 1.03642e-07,
	"cts__power__total__post_repair": 0.0572302,
	"cts__design__io__post_repair": 44,
	"cts__design__die__area__post_repair": 184900,
	"cts__design__core__area__post_repair": 167346,
	"cts__design__instance__count__post_repair": 674,
	"cts__design__instance__area__post_repair": 59399.3,
	"cts__design__instance__count__stdcell__post_repair": 673,
	"cts__design__instance__area__stdcell__post_repair": 15678.4,
	"cts__design__instance__count__macros__post_repair": 1,
	"cts__design__instance__area__macros__post_repair": 43720.8,
	"cts__design__instance__utilization__post_repair": 0.354949,
	"cts__design__instance__utilization__stdcell__post_repair": 0.126823,
	"cts__design__instance__displacement__total": 21.1635,
	"cts__design__instance__displacement__mean": 0.031,
	"cts__design__instance__displacement__max": 5.04,
	"cts__route__wirelength__estimated": 15507.3,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 15507.3,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 1.46789,
	"cts__clock__skew__setup": 0.131887,
	"cts__clock__skew__hold": 0.131887,
	"cts__timing__drv__max_slew_limit": 0.303128,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.281582,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0384553,
	"cts__power__switching__total": 0.0187812,
	"cts__power__leakage__total": 1.03642e-07,
	"cts__power__total": 0.0572366,
	"cts__design__io": 44,
	"cts__design__die__area": 184900,
	"cts__design__core__area": 167346,
	"cts__design__instance__count": 674,
	"cts__design__instance__area": 59399.3,
	"cts__design__instance__count__stdcell": 673,
	"cts__design__instance__area__stdcell": 15678.4,
	"cts__design__instance__count__macros": 1,
	"cts__design__instance__area__macros": 43720.8,
	"cts__design__instance__utilization": 0.354949,
	"cts__design__instance__utilization__stdcell": 0.126823
}