Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    UNKNOWN
Date:        Thu Jun  9 20:54:49 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch pipeline00_pipeline0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srr to C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srf

hdl_info_gen completed
# Thu Jun  9 20:54:52 2022

Return Code: 0
Run Time:00h:00m:02s
log file: "C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srr"
Running: pipeline0 in foreground

Running proj_1|pipeline0

Running Flow: compile (Compile) on proj_1|pipeline0
# Thu Jun  9 20:54:52 2022

Running Flow: compile_flow (Compile Process) on proj_1|pipeline0
# Thu Jun  9 20:54:52 2022

Running: compiler (Compile Input) on proj_1|pipeline0
# Thu Jun  9 20:54:52 2022
Copied C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\synwork\pipeline00_pipeline0_comp.srs to C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srs

compiler completed
# Thu Jun  9 20:54:58 2022

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|pipeline0
# Thu Jun  9 20:54:58 2022

multi_srs_gen completed
# Thu Jun  9 20:54:58 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\synwork\pipeline00_pipeline0_mult.srs to C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srs
Copied C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srr to C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srf
Complete: Compile Process on proj_1|pipeline0

Running: premap (Premap) on proj_1|pipeline0
# Thu Jun  9 20:54:58 2022

premap completed with warnings
# Thu Jun  9 20:55:03 2022

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on proj_1|pipeline0

Running Flow: map (Map) on proj_1|pipeline0
# Thu Jun  9 20:55:03 2022

Running: fpga_mapper (Map & Optimize) on proj_1|pipeline0
# Thu Jun  9 20:55:03 2022
Copied C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\synwork\pipeline00_pipeline0_m.srm to C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srm

fpga_mapper completed with warnings
# Thu Jun  9 20:55:10 2022

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on proj_1|pipeline0
Copied C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srr to C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\pipeline00_pipeline0.srf
Complete: Logic Synthesis on proj_1|pipeline0
TCL script complete: "pipeline00_pipeline0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\pipeline0\proj_1.prj
batch mode default:no
