{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"gefa"
      , "children":
      [
        {
          "type":"inst"
          , "id":91
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"diag_block"
              , "Start Cycle":"606"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":92
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":208
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"ipvt"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":93
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"diag_block"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":94
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":202
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read"
              , "Start Cycle":"13"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":95
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":219
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"col_order"
              , "Start Cycle":"10"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":96
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":97
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"19"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":98
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"19"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":99
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"19"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":100
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"19"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":101
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"19"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":102
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"19"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":103
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"19"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":104
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":105
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":106
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":107
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":108
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":109
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":110
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":111
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":112
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":113
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":114
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":115
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":116
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":117
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":118
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":119
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":120
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":121
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":122
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":123
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":124
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":125
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":126
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":127
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":128
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_col"
              , "Start Cycle":"24"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":129
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":149
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_col"
              , "Start Cycle":"25"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":130
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"col_order"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":131
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_col"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":132
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_scale_col"
              , "Start Cycle":"24"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":133
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":237
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"24"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":134
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":241
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"12"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":135
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":241
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":136
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"col_order"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":137
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":138
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":251
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_scale_col"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":139
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":140
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":141
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":142
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":143
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":144
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":145
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":146
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":147
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":148
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":149
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":150
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":151
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":152
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":153
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":154
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":155
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":156
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":157
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":158
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":159
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":160
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":161
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":162
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":163
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":164
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":165
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":166
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":167
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":168
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":169
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":170
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":171
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":172
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":173
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":174
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":175
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":176
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":177
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":178
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":179
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":180
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":181
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":182
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":183
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":184
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":185
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":186
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":187
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":188
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":189
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":190
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":191
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":192
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":193
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":194
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":195
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":196
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":197
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":198
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":199
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":200
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":201
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":202
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":266
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":203
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":266
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"diag_block_out"
              , "Start Cycle":"13"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":204
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":266
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"diag_block_out"
              , "Start Cycle":"13"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":205
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"diag_block_out"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":207
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":485
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"ipvt"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":210
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block"
              , "Start Cycle":"606"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":212
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_block"
              , "Start Cycle":"606"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":213
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":214
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":215
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":216
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":217
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":218
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":219
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":220
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":221
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":222
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":223
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":224
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":225
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":226
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":227
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":228
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":229
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":230
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":231
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":232
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":233
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":234
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":235
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":236
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":237
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":238
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":239
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":240
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":241
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":242
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":243
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":244
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":245
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read2"
              , "Start Cycle":"16"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":246
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":309
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"scale_factors"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":247
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":309
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read2"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":248
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":310
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write2"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":249
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":318
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"diag_block_out"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":250
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":317
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read2"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":251
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":316
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write2"
              , "Start Cycle":"19"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":252
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":324
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write2"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":253
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":324
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read2"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":254
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write2"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":255
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":256
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":257
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":258
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":259
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":260
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":261
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":262
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":263
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":264
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":265
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":266
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":267
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":268
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":269
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":270
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":271
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":272
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":273
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":274
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":275
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":276
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":277
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":278
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":279
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":280
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":281
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":282
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":283
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":284
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":285
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":286
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":287
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_block"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":288
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":289
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":290
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":291
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":292
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":293
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":294
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":295
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":296
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":297
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":298
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":299
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":300
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":301
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":302
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":303
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":304
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":305
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":306
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":307
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":308
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":309
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":310
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":311
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":312
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":313
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":314
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":315
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":316
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":317
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":318
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":319
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":320
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":370
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"col_order"
              , "Start Cycle":"23"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":321
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":372
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"ipvt"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":322
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":372
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"col_order"
              , "Start Cycle":"24"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":323
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":373
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"col_order"
              , "Start Cycle":"25"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":324
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"col_order"
              , "Start Cycle":"26"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":325
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"35"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":326
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":327
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":328
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":329
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":330
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":331
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":332
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":333
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":334
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":335
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":336
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":337
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":338
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":339
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":340
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":341
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":342
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":343
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":344
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":345
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":346
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":347
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":348
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":349
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":350
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":351
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":352
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":353
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":354
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":355
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":356
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"36"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":357
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":379
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"diag_block_out"
              , "Start Cycle":"18"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":358
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":359
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":360
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":361
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":362
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":363
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":364
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":365
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":366
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":367
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":368
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":369
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":370
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":371
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":372
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_write3"
              , "Start Cycle":"28"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":373
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"col_order"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":374
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"16"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":375
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":376
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":377
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":378
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":379
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":380
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":381
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":382
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":383
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":384
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":385
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":386
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":387
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":388
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":389
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":390
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":391
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read3"
              , "Start Cycle":"17"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":392
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write3"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":393
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":394
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":395
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":396
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":397
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":398
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":399
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":400
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":401
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":402
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":403
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":404
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":405
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":406
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":407
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":408
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":409
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":410
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":411
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":412
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":413
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":414
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":415
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":416
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":417
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":418
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":419
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":420
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":421
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":422
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":423
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":424
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp_block_read3"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":425
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":397
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_write3"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":426
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":397
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_block_out"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":427
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_block_out"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":429
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block_out"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":432
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":532
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_block_out"
              , "Start Cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":433
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":532
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_block_out"
              , "Start Cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":435
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block"
              , "Start Cycle":"605"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":436
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":437
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":438
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":439
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":440
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":441
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":442
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":443
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":444
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":445
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":446
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":447
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":448
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":449
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":450
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block"
              , "Start Cycle":"4"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":451
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_block_out"
              , "Start Cycle":"14"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":452
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":97
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_block_out"
              , "Start Cycle":"7"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":453
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":98
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_block_out"
              , "Start Cycle":"7"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":454
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_block_out"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":457
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":558
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":458
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":558
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_block_out"
              , "Start Cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":459
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":233
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":460
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":228
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"ipvt"
              , "Start Cycle":"12"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":461
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":229
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"col_order"
              , "Start Cycle":"16"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":462
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":230
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"col_order"
              , "Start Cycle":"17"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":463
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":233
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"scale_factors"
              , "Start Cycle":"48"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":464
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":251
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp_block_read"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":531
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":532
              , "name":"tmp_block_write"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":195
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":533
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":541
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":557
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":534
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":543
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":559
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":535
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":545
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":561
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":536
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":547
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":563
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":537
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":549
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":565
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":538
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":551
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":567
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":539
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":553
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":569
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":540
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":555
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":571
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"64 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":573
              , "name":"tmp_block_read"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":196
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":574
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":196
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":575
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":577
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":579
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":581
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":583
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":585
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":587
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":589
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":591
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":593
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":595
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":597
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":599
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":601
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":603
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":605
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":607
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":609
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":611
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":613
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":615
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":617
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":619
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":621
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":623
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":625
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":627
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":629
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":631
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":633
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":635
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":637
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"32 total ports/bank\n16 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"32"
                      , "Number of read ports per bank":"16"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"16"
                      , "Total replication":"16"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"16"
                  , "Additional Information":"Replicated 16 times to efficiently support multiple accesses"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":639
              , "name":"tmp_scale_col"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":215
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":640
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":215
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":641
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":642
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":643
              , "name":"col_order"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":216
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":644
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":216
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":645
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":647
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":649
              , "name":"current_col"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":222
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":650
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":222
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":651
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":653
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":654
              , "name":"tmp_block_write2"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":291
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":655
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":291
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":656
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":658
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"357"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":659
              , "name":"tmp_block_read2"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":292
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":660
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":292
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":661
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":663
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"328"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":664
              , "name":"tmp_block_read3"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":354
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":665
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":697
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":761
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":666
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":699
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":762
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":667
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":701
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":763
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":668
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":703
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":764
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":669
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":705
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":765
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":670
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":707
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":766
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":671
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":709
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":767
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":672
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":711
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":768
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":673
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":713
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":769
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":674
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":715
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":770
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":675
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":717
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":771
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":676
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":719
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":772
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":677
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":721
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":773
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":678
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":723
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":774
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":679
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":725
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":775
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":680
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":727
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":776
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":681
                  , "name":"Bank 16"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":729
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":777
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":682
                  , "name":"Bank 17"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":731
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":778
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":683
                  , "name":"Bank 18"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":733
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":779
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":684
                  , "name":"Bank 19"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":735
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":780
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":685
                  , "name":"Bank 20"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":737
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":781
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":686
                  , "name":"Bank 21"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":739
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":782
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":687
                  , "name":"Bank 22"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":741
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":783
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":688
                  , "name":"Bank 23"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":743
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":784
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":689
                  , "name":"Bank 24"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":745
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":785
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":690
                  , "name":"Bank 25"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":747
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":786
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":691
                  , "name":"Bank 26"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":749
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":787
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":692
                  , "name":"Bank 27"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":751
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":788
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":693
                  , "name":"Bank 28"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":753
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":789
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":694
                  , "name":"Bank 29"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":755
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":790
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":695
                  , "name":"Bank 30"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":757
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":791
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":696
                  , "name":"Bank 31"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":759
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":792
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"32 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"394"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":793
              , "name":"tmp_block_write3"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":355
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":794
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":355
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":795
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":797
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":798
              , "name":"col_order"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":367
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":799
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":367
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":800
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":802
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":804
              , "name":"diag_block"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":469
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":805
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":469
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":806
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":807
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":808
              , "name":"diag_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":470
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":809
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":470
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":810
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":812
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":814
              , "name":"scale_factors"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":474
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":815
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":474
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":816
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":817
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":818
              , "name":"ipvt"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":475
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":819
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":475
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":820
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":822
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":824
              , "name":"top_block"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":494
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":825
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":494
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":826
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":827
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"16"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"366"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":828
              , "name":"left_block"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":495
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":829
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":495
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":830
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":831
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":832
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":833
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":834
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":835
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":836
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":837
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":838
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":839
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":840
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":841
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":842
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":843
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":844
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":845
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":846
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":847
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":848
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":849
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":850
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":851
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":852
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":853
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":854
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":855
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":856
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":857
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":858
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":859
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":860
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":861
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":862
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"33 total ports/bank\n32 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"33"
                      , "Number of read ports per bank":"32"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"256"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"256"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"304"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                    , {
                      "type":"text"
                      , "text":"Replicated 32 times to efficiently support multiple accesses"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":863
              , "name":"top_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":496
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":864
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":496
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":865
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":866
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"4"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"4"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":867
              , "name":"left_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":497
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":868
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":900
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":932
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":869
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":901
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":933
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":870
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":902
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":934
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":871
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":903
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":935
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":872
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":904
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":936
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":873
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":905
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":937
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":874
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":906
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":938
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":875
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":907
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":939
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":876
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":908
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":940
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":877
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":909
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":941
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":878
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":910
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":942
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":879
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":911
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":943
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":880
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":912
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":944
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":881
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":913
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":945
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":882
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":914
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":946
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":883
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":915
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":947
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":884
                  , "name":"Bank 16"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":916
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":948
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":885
                  , "name":"Bank 17"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":917
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":949
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":886
                  , "name":"Bank 18"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":918
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":950
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":887
                  , "name":"Bank 19"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":919
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":951
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":888
                  , "name":"Bank 20"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":920
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":952
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":889
                  , "name":"Bank 21"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":921
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":953
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":890
                  , "name":"Bank 22"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":922
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":954
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":891
                  , "name":"Bank 23"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":923
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":955
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":892
                  , "name":"Bank 24"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":924
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":956
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":893
                  , "name":"Bank 25"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":925
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":957
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":894
                  , "name":"Bank 26"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":926
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":958
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":895
                  , "name":"Bank 27"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":927
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":959
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":896
                  , "name":"Bank 28"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":928
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":960
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":897
                  , "name":"Bank 29"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":929
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":961
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":898
                  , "name":"Bank 30"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":930
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":962
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":899
                  , "name":"Bank 31"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":931
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":963
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"512 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"16"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"492"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":964
              , "name":"top_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":516
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":965
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":516
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":967
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":969
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":966
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":516
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":968
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":970
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"16"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"16"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"513"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":971
              , "name":"left_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":540
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":972
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":540
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":974
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":976
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":973
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":540
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":975
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":977
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":978
              , "name":"current_block"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":542
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":979
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":542
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":980
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":981
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":982
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":983
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":984
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":985
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":986
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":987
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":988
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"9 total ports/bank\n8 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"9"
                      , "Number of read ports per bank":"8"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"64"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n262144B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"64"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                    , {
                      "type":"text"
                      , "text":"Replicated 8 times to efficiently support multiple accesses"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":989
              , "name":"current_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":543
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":990
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":998
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1006
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":991
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":999
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1007
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":992
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":1000
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1008
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":993
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":1001
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1009
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":994
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":1002
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1010
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":995
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":1003
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1011
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":996
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":1004
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1012
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":997
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":1005
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":1013
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"8"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"538"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":542
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":544
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":546
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":548
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":550
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":552
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":554
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":556
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":558
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":560
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":562
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":564
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":566
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":568
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":570
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":572
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":576
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":578
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":580
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":582
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":584
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":586
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":588
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":590
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":592
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":594
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":596
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":598
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":600
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":602
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":604
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":606
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":608
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":610
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":612
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":614
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":616
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":618
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":620
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":622
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":624
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":626
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":628
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":630
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":632
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":634
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":636
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":638
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":646
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":648
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":652
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":657
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":662
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":698
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":700
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":702
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":704
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":706
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":708
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":710
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":712
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":714
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":716
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":718
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":720
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":722
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":724
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":726
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":728
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":730
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":732
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":734
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":736
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":738
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":740
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":742
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":744
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":746
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":748
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":750
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":752
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":754
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":756
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":758
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":760
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":796
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":801
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":803
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":811
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":813
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":821
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":823
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":133
      , "to":542
    }
    , {
      "from":134
      , "to":542
    }
    , {
      "from":139
      , "to":542
    }
    , {
      "from":542
      , "to":185
    }
    , {
      "from":542
      , "to":541
    }
    , {
      "from":541
      , "to":542
    }
    , {
      "from":133
      , "to":544
    }
    , {
      "from":134
      , "to":544
    }
    , {
      "from":142
      , "to":544
    }
    , {
      "from":544
      , "to":186
    }
    , {
      "from":544
      , "to":543
    }
    , {
      "from":543
      , "to":544
    }
    , {
      "from":133
      , "to":546
    }
    , {
      "from":134
      , "to":546
    }
    , {
      "from":145
      , "to":546
    }
    , {
      "from":546
      , "to":187
    }
    , {
      "from":546
      , "to":545
    }
    , {
      "from":545
      , "to":546
    }
    , {
      "from":133
      , "to":548
    }
    , {
      "from":134
      , "to":548
    }
    , {
      "from":148
      , "to":548
    }
    , {
      "from":548
      , "to":188
    }
    , {
      "from":548
      , "to":547
    }
    , {
      "from":547
      , "to":548
    }
    , {
      "from":133
      , "to":550
    }
    , {
      "from":134
      , "to":550
    }
    , {
      "from":151
      , "to":550
    }
    , {
      "from":550
      , "to":189
    }
    , {
      "from":550
      , "to":549
    }
    , {
      "from":549
      , "to":550
    }
    , {
      "from":133
      , "to":552
    }
    , {
      "from":134
      , "to":552
    }
    , {
      "from":154
      , "to":552
    }
    , {
      "from":552
      , "to":190
    }
    , {
      "from":552
      , "to":551
    }
    , {
      "from":551
      , "to":552
    }
    , {
      "from":554
      , "to":191
    }
    , {
      "from":133
      , "to":554
    }
    , {
      "from":134
      , "to":554
    }
    , {
      "from":157
      , "to":554
    }
    , {
      "from":554
      , "to":553
    }
    , {
      "from":553
      , "to":554
    }
    , {
      "from":556
      , "to":192
    }
    , {
      "from":133
      , "to":556
    }
    , {
      "from":134
      , "to":556
    }
    , {
      "from":160
      , "to":556
    }
    , {
      "from":556
      , "to":555
    }
    , {
      "from":555
      , "to":556
    }
    , {
      "from":558
      , "to":193
    }
    , {
      "from":163
      , "to":558
    }
    , {
      "from":558
      , "to":557
    }
    , {
      "from":557
      , "to":558
    }
    , {
      "from":560
      , "to":194
    }
    , {
      "from":166
      , "to":560
    }
    , {
      "from":560
      , "to":559
    }
    , {
      "from":559
      , "to":560
    }
    , {
      "from":562
      , "to":195
    }
    , {
      "from":169
      , "to":562
    }
    , {
      "from":562
      , "to":561
    }
    , {
      "from":561
      , "to":562
    }
    , {
      "from":564
      , "to":196
    }
    , {
      "from":172
      , "to":564
    }
    , {
      "from":564
      , "to":563
    }
    , {
      "from":563
      , "to":564
    }
    , {
      "from":566
      , "to":197
    }
    , {
      "from":175
      , "to":566
    }
    , {
      "from":566
      , "to":565
    }
    , {
      "from":565
      , "to":566
    }
    , {
      "from":568
      , "to":198
    }
    , {
      "from":178
      , "to":568
    }
    , {
      "from":568
      , "to":567
    }
    , {
      "from":567
      , "to":568
    }
    , {
      "from":570
      , "to":199
    }
    , {
      "from":181
      , "to":570
    }
    , {
      "from":570
      , "to":569
    }
    , {
      "from":569
      , "to":570
    }
    , {
      "from":572
      , "to":200
    }
    , {
      "from":184
      , "to":572
    }
    , {
      "from":572
      , "to":571
    }
    , {
      "from":571
      , "to":572
    }
    , {
      "from":94
      , "to":576
    }
    , {
      "from":201
      , "to":576
    }
    , {
      "from":576
      , "to":96
    }
    , {
      "from":576
      , "to":575
    }
    , {
      "from":575
      , "to":576
    }
    , {
      "from":578
      , "to":97
    }
    , {
      "from":578
      , "to":140
    }
    , {
      "from":578
      , "to":464
    }
    , {
      "from":577
      , "to":578
    }
    , {
      "from":94
      , "to":580
    }
    , {
      "from":201
      , "to":580
    }
    , {
      "from":580
      , "to":98
    }
    , {
      "from":580
      , "to":141
    }
    , {
      "from":580
      , "to":579
    }
    , {
      "from":579
      , "to":580
    }
    , {
      "from":582
      , "to":202
    }
    , {
      "from":582
      , "to":99
    }
    , {
      "from":582
      , "to":143
    }
    , {
      "from":581
      , "to":582
    }
    , {
      "from":94
      , "to":584
    }
    , {
      "from":201
      , "to":584
    }
    , {
      "from":584
      , "to":100
    }
    , {
      "from":584
      , "to":144
    }
    , {
      "from":584
      , "to":583
    }
    , {
      "from":583
      , "to":584
    }
    , {
      "from":586
      , "to":101
    }
    , {
      "from":586
      , "to":146
    }
    , {
      "from":586
      , "to":459
    }
    , {
      "from":585
      , "to":586
    }
    , {
      "from":94
      , "to":588
    }
    , {
      "from":201
      , "to":588
    }
    , {
      "from":588
      , "to":102
    }
    , {
      "from":588
      , "to":147
    }
    , {
      "from":588
      , "to":587
    }
    , {
      "from":587
      , "to":588
    }
    , {
      "from":590
      , "to":103
    }
    , {
      "from":590
      , "to":135
    }
    , {
      "from":590
      , "to":149
    }
    , {
      "from":589
      , "to":590
    }
    , {
      "from":94
      , "to":592
    }
    , {
      "from":201
      , "to":592
    }
    , {
      "from":592
      , "to":104
    }
    , {
      "from":592
      , "to":150
    }
    , {
      "from":592
      , "to":591
    }
    , {
      "from":591
      , "to":592
    }
    , {
      "from":594
      , "to":105
    }
    , {
      "from":594
      , "to":152
    }
    , {
      "from":593
      , "to":594
    }
    , {
      "from":94
      , "to":596
    }
    , {
      "from":201
      , "to":596
    }
    , {
      "from":596
      , "to":106
    }
    , {
      "from":596
      , "to":153
    }
    , {
      "from":596
      , "to":595
    }
    , {
      "from":595
      , "to":596
    }
    , {
      "from":598
      , "to":107
    }
    , {
      "from":598
      , "to":155
    }
    , {
      "from":597
      , "to":598
    }
    , {
      "from":94
      , "to":600
    }
    , {
      "from":201
      , "to":600
    }
    , {
      "from":600
      , "to":108
    }
    , {
      "from":600
      , "to":156
    }
    , {
      "from":600
      , "to":599
    }
    , {
      "from":599
      , "to":600
    }
    , {
      "from":602
      , "to":109
    }
    , {
      "from":602
      , "to":158
    }
    , {
      "from":601
      , "to":602
    }
    , {
      "from":94
      , "to":604
    }
    , {
      "from":201
      , "to":604
    }
    , {
      "from":604
      , "to":110
    }
    , {
      "from":604
      , "to":159
    }
    , {
      "from":604
      , "to":603
    }
    , {
      "from":603
      , "to":604
    }
    , {
      "from":606
      , "to":111
    }
    , {
      "from":606
      , "to":161
    }
    , {
      "from":605
      , "to":606
    }
    , {
      "from":94
      , "to":608
    }
    , {
      "from":201
      , "to":608
    }
    , {
      "from":608
      , "to":112
    }
    , {
      "from":608
      , "to":162
    }
    , {
      "from":608
      , "to":607
    }
    , {
      "from":607
      , "to":608
    }
    , {
      "from":610
      , "to":113
    }
    , {
      "from":610
      , "to":164
    }
    , {
      "from":609
      , "to":610
    }
    , {
      "from":94
      , "to":612
    }
    , {
      "from":201
      , "to":612
    }
    , {
      "from":612
      , "to":114
    }
    , {
      "from":612
      , "to":165
    }
    , {
      "from":612
      , "to":611
    }
    , {
      "from":611
      , "to":612
    }
    , {
      "from":614
      , "to":115
    }
    , {
      "from":614
      , "to":167
    }
    , {
      "from":613
      , "to":614
    }
    , {
      "from":94
      , "to":616
    }
    , {
      "from":201
      , "to":616
    }
    , {
      "from":616
      , "to":116
    }
    , {
      "from":616
      , "to":168
    }
    , {
      "from":616
      , "to":615
    }
    , {
      "from":615
      , "to":616
    }
    , {
      "from":618
      , "to":117
    }
    , {
      "from":618
      , "to":170
    }
    , {
      "from":617
      , "to":618
    }
    , {
      "from":94
      , "to":620
    }
    , {
      "from":201
      , "to":620
    }
    , {
      "from":620
      , "to":118
    }
    , {
      "from":620
      , "to":171
    }
    , {
      "from":620
      , "to":619
    }
    , {
      "from":619
      , "to":620
    }
    , {
      "from":622
      , "to":119
    }
    , {
      "from":622
      , "to":173
    }
    , {
      "from":621
      , "to":622
    }
    , {
      "from":94
      , "to":624
    }
    , {
      "from":201
      , "to":624
    }
    , {
      "from":624
      , "to":120
    }
    , {
      "from":624
      , "to":174
    }
    , {
      "from":624
      , "to":623
    }
    , {
      "from":623
      , "to":624
    }
    , {
      "from":626
      , "to":121
    }
    , {
      "from":626
      , "to":176
    }
    , {
      "from":625
      , "to":626
    }
    , {
      "from":94
      , "to":628
    }
    , {
      "from":201
      , "to":628
    }
    , {
      "from":628
      , "to":122
    }
    , {
      "from":628
      , "to":177
    }
    , {
      "from":628
      , "to":627
    }
    , {
      "from":627
      , "to":628
    }
    , {
      "from":630
      , "to":123
    }
    , {
      "from":630
      , "to":179
    }
    , {
      "from":629
      , "to":630
    }
    , {
      "from":94
      , "to":632
    }
    , {
      "from":201
      , "to":632
    }
    , {
      "from":632
      , "to":124
    }
    , {
      "from":632
      , "to":180
    }
    , {
      "from":632
      , "to":631
    }
    , {
      "from":631
      , "to":632
    }
    , {
      "from":634
      , "to":125
    }
    , {
      "from":634
      , "to":182
    }
    , {
      "from":633
      , "to":634
    }
    , {
      "from":94
      , "to":636
    }
    , {
      "from":201
      , "to":636
    }
    , {
      "from":636
      , "to":126
    }
    , {
      "from":636
      , "to":183
    }
    , {
      "from":636
      , "to":635
    }
    , {
      "from":635
      , "to":636
    }
    , {
      "from":638
      , "to":127
    }
    , {
      "from":638
      , "to":137
    }
    , {
      "from":637
      , "to":638
    }
    , {
      "from":641
      , "to":138
    }
    , {
      "from":132
      , "to":642
    }
    , {
      "from":646
      , "to":130
    }
    , {
      "from":646
      , "to":136
    }
    , {
      "from":645
      , "to":646
    }
    , {
      "from":95
      , "to":648
    }
    , {
      "from":461
      , "to":648
    }
    , {
      "from":462
      , "to":648
    }
    , {
      "from":648
      , "to":647
    }
    , {
      "from":652
      , "to":129
    }
    , {
      "from":652
      , "to":131
    }
    , {
      "from":651
      , "to":652
    }
    , {
      "from":128
      , "to":653
    }
    , {
      "from":248
      , "to":657
    }
    , {
      "from":251
      , "to":657
    }
    , {
      "from":657
      , "to":252
    }
    , {
      "from":657
      , "to":656
    }
    , {
      "from":656
      , "to":657
    }
    , {
      "from":658
      , "to":254
    }
    , {
      "from":662
      , "to":247
    }
    , {
      "from":662
      , "to":250
    }
    , {
      "from":253
      , "to":662
    }
    , {
      "from":662
      , "to":661
    }
    , {
      "from":661
      , "to":662
    }
    , {
      "from":245
      , "to":663
    }
    , {
      "from":698
      , "to":325
    }
    , {
      "from":698
      , "to":374
    }
    , {
      "from":393
      , "to":698
    }
    , {
      "from":698
      , "to":697
    }
    , {
      "from":697
      , "to":698
    }
    , {
      "from":700
      , "to":326
    }
    , {
      "from":700
      , "to":375
    }
    , {
      "from":394
      , "to":700
    }
    , {
      "from":700
      , "to":699
    }
    , {
      "from":699
      , "to":700
    }
    , {
      "from":702
      , "to":327
    }
    , {
      "from":702
      , "to":376
    }
    , {
      "from":395
      , "to":702
    }
    , {
      "from":702
      , "to":701
    }
    , {
      "from":701
      , "to":702
    }
    , {
      "from":704
      , "to":328
    }
    , {
      "from":704
      , "to":377
    }
    , {
      "from":396
      , "to":704
    }
    , {
      "from":704
      , "to":703
    }
    , {
      "from":703
      , "to":704
    }
    , {
      "from":706
      , "to":329
    }
    , {
      "from":706
      , "to":378
    }
    , {
      "from":397
      , "to":706
    }
    , {
      "from":706
      , "to":705
    }
    , {
      "from":705
      , "to":706
    }
    , {
      "from":708
      , "to":330
    }
    , {
      "from":708
      , "to":379
    }
    , {
      "from":398
      , "to":708
    }
    , {
      "from":708
      , "to":707
    }
    , {
      "from":707
      , "to":708
    }
    , {
      "from":710
      , "to":331
    }
    , {
      "from":710
      , "to":380
    }
    , {
      "from":399
      , "to":710
    }
    , {
      "from":710
      , "to":709
    }
    , {
      "from":709
      , "to":710
    }
    , {
      "from":712
      , "to":332
    }
    , {
      "from":712
      , "to":381
    }
    , {
      "from":400
      , "to":712
    }
    , {
      "from":712
      , "to":711
    }
    , {
      "from":711
      , "to":712
    }
    , {
      "from":714
      , "to":333
    }
    , {
      "from":714
      , "to":382
    }
    , {
      "from":401
      , "to":714
    }
    , {
      "from":714
      , "to":713
    }
    , {
      "from":713
      , "to":714
    }
    , {
      "from":716
      , "to":334
    }
    , {
      "from":716
      , "to":383
    }
    , {
      "from":402
      , "to":716
    }
    , {
      "from":716
      , "to":715
    }
    , {
      "from":715
      , "to":716
    }
    , {
      "from":718
      , "to":335
    }
    , {
      "from":718
      , "to":384
    }
    , {
      "from":403
      , "to":718
    }
    , {
      "from":718
      , "to":717
    }
    , {
      "from":717
      , "to":718
    }
    , {
      "from":720
      , "to":336
    }
    , {
      "from":720
      , "to":385
    }
    , {
      "from":404
      , "to":720
    }
    , {
      "from":720
      , "to":719
    }
    , {
      "from":719
      , "to":720
    }
    , {
      "from":722
      , "to":337
    }
    , {
      "from":722
      , "to":386
    }
    , {
      "from":405
      , "to":722
    }
    , {
      "from":722
      , "to":721
    }
    , {
      "from":721
      , "to":722
    }
    , {
      "from":724
      , "to":338
    }
    , {
      "from":724
      , "to":387
    }
    , {
      "from":406
      , "to":724
    }
    , {
      "from":724
      , "to":723
    }
    , {
      "from":723
      , "to":724
    }
    , {
      "from":726
      , "to":339
    }
    , {
      "from":726
      , "to":388
    }
    , {
      "from":407
      , "to":726
    }
    , {
      "from":726
      , "to":725
    }
    , {
      "from":725
      , "to":726
    }
    , {
      "from":728
      , "to":340
    }
    , {
      "from":728
      , "to":389
    }
    , {
      "from":408
      , "to":728
    }
    , {
      "from":728
      , "to":727
    }
    , {
      "from":727
      , "to":728
    }
    , {
      "from":730
      , "to":341
    }
    , {
      "from":730
      , "to":390
    }
    , {
      "from":409
      , "to":730
    }
    , {
      "from":730
      , "to":729
    }
    , {
      "from":729
      , "to":730
    }
    , {
      "from":732
      , "to":342
    }
    , {
      "from":732
      , "to":391
    }
    , {
      "from":410
      , "to":732
    }
    , {
      "from":732
      , "to":731
    }
    , {
      "from":731
      , "to":732
    }
    , {
      "from":734
      , "to":343
    }
    , {
      "from":734
      , "to":358
    }
    , {
      "from":411
      , "to":734
    }
    , {
      "from":734
      , "to":733
    }
    , {
      "from":733
      , "to":734
    }
    , {
      "from":736
      , "to":344
    }
    , {
      "from":736
      , "to":359
    }
    , {
      "from":412
      , "to":736
    }
    , {
      "from":736
      , "to":735
    }
    , {
      "from":735
      , "to":736
    }
    , {
      "from":738
      , "to":345
    }
    , {
      "from":738
      , "to":360
    }
    , {
      "from":413
      , "to":738
    }
    , {
      "from":738
      , "to":737
    }
    , {
      "from":737
      , "to":738
    }
    , {
      "from":740
      , "to":346
    }
    , {
      "from":740
      , "to":361
    }
    , {
      "from":414
      , "to":740
    }
    , {
      "from":740
      , "to":739
    }
    , {
      "from":739
      , "to":740
    }
    , {
      "from":742
      , "to":347
    }
    , {
      "from":742
      , "to":362
    }
    , {
      "from":415
      , "to":742
    }
    , {
      "from":742
      , "to":741
    }
    , {
      "from":741
      , "to":742
    }
    , {
      "from":744
      , "to":348
    }
    , {
      "from":744
      , "to":363
    }
    , {
      "from":416
      , "to":744
    }
    , {
      "from":744
      , "to":743
    }
    , {
      "from":743
      , "to":744
    }
    , {
      "from":746
      , "to":349
    }
    , {
      "from":746
      , "to":364
    }
    , {
      "from":417
      , "to":746
    }
    , {
      "from":746
      , "to":745
    }
    , {
      "from":745
      , "to":746
    }
    , {
      "from":748
      , "to":350
    }
    , {
      "from":748
      , "to":365
    }
    , {
      "from":418
      , "to":748
    }
    , {
      "from":748
      , "to":747
    }
    , {
      "from":747
      , "to":748
    }
    , {
      "from":750
      , "to":351
    }
    , {
      "from":750
      , "to":366
    }
    , {
      "from":419
      , "to":750
    }
    , {
      "from":750
      , "to":749
    }
    , {
      "from":749
      , "to":750
    }
    , {
      "from":752
      , "to":352
    }
    , {
      "from":752
      , "to":367
    }
    , {
      "from":420
      , "to":752
    }
    , {
      "from":752
      , "to":751
    }
    , {
      "from":751
      , "to":752
    }
    , {
      "from":754
      , "to":353
    }
    , {
      "from":754
      , "to":368
    }
    , {
      "from":421
      , "to":754
    }
    , {
      "from":754
      , "to":753
    }
    , {
      "from":753
      , "to":754
    }
    , {
      "from":756
      , "to":354
    }
    , {
      "from":756
      , "to":369
    }
    , {
      "from":422
      , "to":756
    }
    , {
      "from":756
      , "to":755
    }
    , {
      "from":755
      , "to":756
    }
    , {
      "from":758
      , "to":355
    }
    , {
      "from":758
      , "to":370
    }
    , {
      "from":423
      , "to":758
    }
    , {
      "from":758
      , "to":757
    }
    , {
      "from":757
      , "to":758
    }
    , {
      "from":760
      , "to":356
    }
    , {
      "from":760
      , "to":371
    }
    , {
      "from":424
      , "to":760
    }
    , {
      "from":760
      , "to":759
    }
    , {
      "from":759
      , "to":760
    }
    , {
      "from":288
      , "to":761
    }
    , {
      "from":289
      , "to":762
    }
    , {
      "from":290
      , "to":763
    }
    , {
      "from":291
      , "to":764
    }
    , {
      "from":292
      , "to":765
    }
    , {
      "from":293
      , "to":766
    }
    , {
      "from":294
      , "to":767
    }
    , {
      "from":295
      , "to":768
    }
    , {
      "from":296
      , "to":769
    }
    , {
      "from":297
      , "to":770
    }
    , {
      "from":298
      , "to":771
    }
    , {
      "from":299
      , "to":772
    }
    , {
      "from":300
      , "to":773
    }
    , {
      "from":301
      , "to":774
    }
    , {
      "from":302
      , "to":775
    }
    , {
      "from":303
      , "to":776
    }
    , {
      "from":304
      , "to":777
    }
    , {
      "from":305
      , "to":778
    }
    , {
      "from":306
      , "to":779
    }
    , {
      "from":307
      , "to":780
    }
    , {
      "from":308
      , "to":781
    }
    , {
      "from":309
      , "to":782
    }
    , {
      "from":310
      , "to":783
    }
    , {
      "from":311
      , "to":784
    }
    , {
      "from":312
      , "to":785
    }
    , {
      "from":313
      , "to":786
    }
    , {
      "from":314
      , "to":787
    }
    , {
      "from":315
      , "to":788
    }
    , {
      "from":316
      , "to":789
    }
    , {
      "from":317
      , "to":790
    }
    , {
      "from":318
      , "to":791
    }
    , {
      "from":319
      , "to":792
    }
    , {
      "from":372
      , "to":796
    }
    , {
      "from":796
      , "to":392
    }
    , {
      "from":796
      , "to":795
    }
    , {
      "from":795
      , "to":796
    }
    , {
      "from":797
      , "to":425
    }
    , {
      "from":801
      , "to":324
    }
    , {
      "from":801
      , "to":373
    }
    , {
      "from":800
      , "to":801
    }
    , {
      "from":320
      , "to":803
    }
    , {
      "from":322
      , "to":803
    }
    , {
      "from":323
      , "to":803
    }
    , {
      "from":803
      , "to":802
    }
    , {
      "from":806
      , "to":93
    }
    , {
      "from":91
      , "to":807
    }
    , {
      "from":204
      , "to":811
    }
    , {
      "from":811
      , "to":205
    }
    , {
      "from":811
      , "to":357
    }
    , {
      "from":811
      , "to":810
    }
    , {
      "from":810
      , "to":811
    }
    , {
      "from":203
      , "to":813
    }
    , {
      "from":813
      , "to":249
    }
    , {
      "from":813
      , "to":812
    }
    , {
      "from":812
      , "to":813
    }
    , {
      "from":816
      , "to":246
    }
    , {
      "from":463
      , "to":817
    }
    , {
      "from":821
      , "to":321
    }
    , {
      "from":821
      , "to":207
    }
    , {
      "from":820
      , "to":821
    }
    , {
      "from":92
      , "to":823
    }
    , {
      "from":460
      , "to":823
    }
    , {
      "from":823
      , "to":822
    }
    , {
      "from":826
      , "to":287
    }
    , {
      "from":212
      , "to":827
    }
    , {
      "from":830
      , "to":213
    }
    , {
      "from":831
      , "to":214
    }
    , {
      "from":832
      , "to":215
    }
    , {
      "from":833
      , "to":216
    }
    , {
      "from":834
      , "to":217
    }
    , {
      "from":835
      , "to":218
    }
    , {
      "from":836
      , "to":219
    }
    , {
      "from":837
      , "to":220
    }
    , {
      "from":838
      , "to":221
    }
    , {
      "from":839
      , "to":222
    }
    , {
      "from":840
      , "to":223
    }
    , {
      "from":841
      , "to":224
    }
    , {
      "from":842
      , "to":225
    }
    , {
      "from":843
      , "to":226
    }
    , {
      "from":844
      , "to":227
    }
    , {
      "from":845
      , "to":228
    }
    , {
      "from":846
      , "to":229
    }
    , {
      "from":847
      , "to":230
    }
    , {
      "from":848
      , "to":231
    }
    , {
      "from":849
      , "to":232
    }
    , {
      "from":850
      , "to":233
    }
    , {
      "from":851
      , "to":234
    }
    , {
      "from":852
      , "to":235
    }
    , {
      "from":853
      , "to":236
    }
    , {
      "from":854
      , "to":237
    }
    , {
      "from":855
      , "to":238
    }
    , {
      "from":856
      , "to":239
    }
    , {
      "from":857
      , "to":240
    }
    , {
      "from":858
      , "to":241
    }
    , {
      "from":859
      , "to":242
    }
    , {
      "from":860
      , "to":243
    }
    , {
      "from":861
      , "to":244
    }
    , {
      "from":210
      , "to":862
    }
    , {
      "from":865
      , "to":427
    }
    , {
      "from":426
      , "to":866
    }
    , {
      "from":900
      , "to":429
    }
    , {
      "from":901
      , "to":429
    }
    , {
      "from":902
      , "to":429
    }
    , {
      "from":903
      , "to":429
    }
    , {
      "from":904
      , "to":429
    }
    , {
      "from":905
      , "to":429
    }
    , {
      "from":906
      , "to":429
    }
    , {
      "from":907
      , "to":429
    }
    , {
      "from":908
      , "to":429
    }
    , {
      "from":909
      , "to":429
    }
    , {
      "from":910
      , "to":429
    }
    , {
      "from":911
      , "to":429
    }
    , {
      "from":912
      , "to":429
    }
    , {
      "from":913
      , "to":429
    }
    , {
      "from":914
      , "to":429
    }
    , {
      "from":915
      , "to":429
    }
    , {
      "from":916
      , "to":429
    }
    , {
      "from":917
      , "to":429
    }
    , {
      "from":918
      , "to":429
    }
    , {
      "from":919
      , "to":429
    }
    , {
      "from":920
      , "to":429
    }
    , {
      "from":921
      , "to":429
    }
    , {
      "from":922
      , "to":429
    }
    , {
      "from":923
      , "to":429
    }
    , {
      "from":924
      , "to":429
    }
    , {
      "from":925
      , "to":429
    }
    , {
      "from":926
      , "to":429
    }
    , {
      "from":927
      , "to":429
    }
    , {
      "from":928
      , "to":429
    }
    , {
      "from":929
      , "to":429
    }
    , {
      "from":930
      , "to":429
    }
    , {
      "from":931
      , "to":429
    }
    , {
      "from":255
      , "to":932
    }
    , {
      "from":256
      , "to":933
    }
    , {
      "from":257
      , "to":934
    }
    , {
      "from":258
      , "to":935
    }
    , {
      "from":259
      , "to":936
    }
    , {
      "from":260
      , "to":937
    }
    , {
      "from":261
      , "to":938
    }
    , {
      "from":262
      , "to":939
    }
    , {
      "from":263
      , "to":940
    }
    , {
      "from":264
      , "to":941
    }
    , {
      "from":265
      , "to":942
    }
    , {
      "from":266
      , "to":943
    }
    , {
      "from":267
      , "to":944
    }
    , {
      "from":268
      , "to":945
    }
    , {
      "from":269
      , "to":946
    }
    , {
      "from":270
      , "to":947
    }
    , {
      "from":271
      , "to":948
    }
    , {
      "from":272
      , "to":949
    }
    , {
      "from":273
      , "to":950
    }
    , {
      "from":274
      , "to":951
    }
    , {
      "from":275
      , "to":952
    }
    , {
      "from":276
      , "to":953
    }
    , {
      "from":277
      , "to":954
    }
    , {
      "from":278
      , "to":955
    }
    , {
      "from":279
      , "to":956
    }
    , {
      "from":280
      , "to":957
    }
    , {
      "from":281
      , "to":958
    }
    , {
      "from":282
      , "to":959
    }
    , {
      "from":283
      , "to":960
    }
    , {
      "from":284
      , "to":961
    }
    , {
      "from":285
      , "to":962
    }
    , {
      "from":286
      , "to":963
    }
    , {
      "from":967
      , "to":453
    }
    , {
      "from":968
      , "to":453
    }
    , {
      "from":432
      , "to":969
    }
    , {
      "from":433
      , "to":970
    }
    , {
      "from":974
      , "to":452
    }
    , {
      "from":975
      , "to":452
    }
    , {
      "from":457
      , "to":976
    }
    , {
      "from":458
      , "to":977
    }
    , {
      "from":980
      , "to":436
    }
    , {
      "from":981
      , "to":438
    }
    , {
      "from":982
      , "to":440
    }
    , {
      "from":983
      , "to":442
    }
    , {
      "from":984
      , "to":444
    }
    , {
      "from":985
      , "to":446
    }
    , {
      "from":986
      , "to":448
    }
    , {
      "from":987
      , "to":450
    }
    , {
      "from":435
      , "to":988
    }
    , {
      "from":998
      , "to":454
    }
    , {
      "from":999
      , "to":454
    }
    , {
      "from":1000
      , "to":454
    }
    , {
      "from":1001
      , "to":454
    }
    , {
      "from":1002
      , "to":454
    }
    , {
      "from":1003
      , "to":454
    }
    , {
      "from":1004
      , "to":454
    }
    , {
      "from":1005
      , "to":454
    }
    , {
      "from":437
      , "to":1006
    }
    , {
      "from":439
      , "to":1007
    }
    , {
      "from":441
      , "to":1008
    }
    , {
      "from":443
      , "to":1009
    }
    , {
      "from":445
      , "to":1010
    }
    , {
      "from":447
      , "to":1011
    }
    , {
      "from":449
      , "to":1012
    }
    , {
      "from":451
      , "to":1013
    }
  ]
}
