/*
 * REG.h
 *
 * Created: 2022-12-03 4:36:24 PM
 *  Author: pc
 */ 


#ifndef REG_H_
#define REG_H_
/************************************************************************/
/*                    ADC REGISTERS                                                                     */
/************************************************************************/
/*ADMUX REG*/
#define MUX0	0
#define	MUX1	1
#define	MUX2	2
#define	MUX3	3
#define	MUX4	4
#define	ADLAR	5
#define	REFS0	6	
#define	REFS1	7





#endif /* REG_H_ */