<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1920" height="1014" x="298" y="104" />
 <generation path="" block_symbol_file="0" simulation="VERILOG" />
 <library expandedCategories="Existing IP Variants,Library,Project" />
</preferences>
