Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 04 Dec 2018 18:28:49 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga002.fm.intel.com (fmsmga002.fm.intel.com [10.253.24.26])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 64AEB58014B;
	Mon,  3 Dec 2018 18:10:08 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by fmsmga002-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 03 Dec 2018 18:10:07 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3A67XCDh+9YVO6Xf9uRHKM819IXTAuvvDOBiVQ1KB9?=
 =?us-ascii?q?1uMVIJqq85mqBkHD//Il1AaPAd2Lraocw8Pt8InYEVQa5piAtH1QOLdtbDQizf?=
 =?us-ascii?q?ssogo7HcSeAlf6JvO5JwYzHcBFSUM3tyrjaRsdF8nxfUDdrWOv5jAOBBr/KRB1?=
 =?us-ascii?q?JuPoEYLOksi7ze+/94HQbglSmDaxfa55IQmrownWqsQYm5ZpJLwryhvOrHtIeu?=
 =?us-ascii?q?BWyn1tKFmOgRvy5dq+8YB6/ShItP0v68BPUaPhf6QlVrNYFygpM3o05MLwqxbO?=
 =?us-ascii?q?SxaE62YGXWUXlhpIBBXF7A3/U5zsvCb2qvZx1S+HNsDtU7s6RSqt4LtqSB/wiS?=
 =?us-ascii?q?cIKTg58H3MisdtiK5XuQ+tqwBjz4LRZoyeKfhwcb7Hfd4CWGRPQMhRWSxCDI2y?=
 =?us-ascii?q?YYQAAOgOMvpXoYn8vFsOtRmzCBKwBO7t0DJEmmP60KM43uknDArI3BYgH9ULsH?=
 =?us-ascii?q?nMrdr1NaESUe+1zanV0D7OcfNW1in76IPVdR0grvCMXbR/ccvR1EkjDR/KjlWO?=
 =?us-ascii?q?pozjJD6azOENs2yc7+pvVOKgl3QrpB12ojiq38ohjJTCiIENyl3c6yl13II4Kc?=
 =?us-ascii?q?elREN1f9KoCoZcuiKGO4dsQ84vQXlktDsmxrEcp5K2fzIGxIkkyhLFaPGLbpCE?=
 =?us-ascii?q?7gz+WOqMOzt0mXNodKylixuz8UWs0PDwWtS73VtMsyFLiMPDtmoX2BzW8sWHSu?=
 =?us-ascii?q?Vy/kOm2TuXyQDT5f9LIVoumarYNZEh2LgwmYQXsUjZGS/2gkr2gLeXdkUi5Oeo?=
 =?us-ascii?q?9/zqbqv6qpKYLYN4lw/zPro0lsCiAuk0LhICUmmZ9Oik0b3s50z5QLFEjv0sla?=
 =?us-ascii?q?nZtYjXJcAapq6/Hg9U3Z8v6xWhADe81tQXg30HIEtCeBOJiYjmJUvOLevmDfew?=
 =?us-ascii?q?nVusii1nx/PYMb37BJXCMHzDnK3mfbZn5E5Q0BAzwsxH55JIFrEBJ+r+WkvwtN?=
 =?us-ascii?q?zbEBA1KQO1w/v8BdV514MeX3+PA6CDPKPTt1+I+vwgI+2WaIAJvzb9LuAv5+Ty?=
 =?us-ascii?q?gn8hhV8dYa6p0IMXaH+iH/RmP1+WYX32jtcBDGcFpAw+TOPxhV2GUD5TYWuyXq?=
 =?us-ascii?q?0m6jE6DoKmEZnMRoS3jLOd2ye7G4VcZnpaBVCUDXfoa4KEVu8OaCKVPMBtiD8E?=
 =?us-ascii?q?Vb+nS48n0hGjrwv6y7thLurJ9SwUr5Pj1N5p5+LNkRE+7yB7D8OY02uVVWF7gn?=
 =?us-ascii?q?sIRyMq3KB4uUFy0EyD0ah/g/xbD9BT/elGUgUhOJ7Yzux6Dc3yWw3bcteITlam?=
 =?us-ascii?q?XsupATUrQt0txN8OZl53G8++gRDbwyqqH7gVmqSIBJMu9KLQxXzxJ8dnxHbA26?=
 =?us-ascii?q?kslF0mQspJNW27ia9z7QnTB4jVk0qHk6amb7gT3CnI9G2b12qBoFlYUBJsUaXC?=
 =?us-ascii?q?RX0Qe1HZrcrn6U/YT7+hE7InMhBfxs6ELadKbt7pjVBCRPr4PNTeYmSxm3q/BB?=
 =?us-ascii?q?qSx7OMapbqdHsZ3CnHFEcElAUT926cNQciHiehv37eDDt2GF3yeUzs7/dxpGm7?=
 =?us-ascii?q?TkAuyQGKdFNu17yu9x4RhPycTe4T370etCcgrTV0AEiy39bMB9WcoApheb1WYc?=
 =?us-ascii?q?kh71dfyWLZqwt9M4S8L6Bjg14edBh3v0Pu1hltFoVMi88qrGkuzApzL6KY30hM?=
 =?us-ascii?q?dzeZ3ZD2J73WJXP+/BGpa67KxF7e1Mya9bsI6PQ9s1/jph2mFlI+83V71NlYy2?=
 =?us-ascii?q?GT5pHUAwsdT53wUlw7+ANnp77HeCY94YDU1XpyMaSvtj/C2tQpBPYqyxq6ftdf?=
 =?us-ascii?q?Nr+EGxH2E8EAG8euL+kqkUCzbh0YJOBS6LI0P8S+evqGxa6nJvpvkCinjGRH+o?=
 =?us-ascii?q?991E2M+jF4Su7J2ZYF3v6Z0hGGVzf6kFeurMT3lZpYajEVG2q10TLkC5JJZq1u?=
 =?us-ascii?q?YYYLDn+jI9e2xtpinZHtQWNX9Fm5C1MAxsCpYxuSY0Xh0gJK0UQYvGKomTG/zz?=
 =?us-ascii?q?xyiDwpqquf3CrTw+XtbhYHO2hLRHV8glfoO4S7k9caXE2wZQgziBSl/Vr6x7Rc?=
 =?us-ascii?q?pKlnL2jTQF1EfijsI2F5T6uwsKGPY8pO6JMurCVWX/6wYVGcSr7hvRQa1znvEH?=
 =?us-ascii?q?dZxDA+bzuqoIn2nwRmiGKBK3Z+tHjZdttqxRfc59zcQuRd3iEcSyl7ijnXB168?=
 =?us-ascii?q?MMev/diPk5fDs+a+V3+uV5FJcCnry5+AuzW/5WFwHRK/mPWzkMX9EQcmyS/7y8?=
 =?us-ascii?q?VqVSLQoRf8eIbr0L62MeBmfkluH1L878t6Godjkoo/np0Q2H4ahomL8noDi2v8?=
 =?us-ascii?q?LdJb2afmZnoXWTEL28LV4BTi2EB7LXKG3YP5Wm+dwst8fda6ZGwW1zk578BLDq?=
 =?us-ascii?q?eU8bNFkTF0olq+sQLef/x9ki0Bxvsp7X4Qm/sJtxY1ziWBHrASGlFVPSntlxSL?=
 =?us-ascii?q?9d+ytqtWa3i0cbisykV+h8uuA6+YogFTQ3v5fpYiHSlt7sRwKl7M0Xvz6p36d9?=
 =?us-ascii?q?nUd94cqhqUkxLYhehPNJ0xjuYKhTZgOW/loX0lzOs7gQZv3J6guoiHNn5t/Lm4?=
 =?us-ascii?q?AhNDMj31ZsUT+izijKpEn8aW2ZyvEYtlGjkRQJToSveoGioItfv7LwaODCE8qn?=
 =?us-ascii?q?CDFLXEBwCf70Nmr2/VH5CvKnGaP30ZzdRkRBmAK01TmgEUXDMmnpEnEgCm3tDu?=
 =?us-ascii?q?cEB85joJ/F73tgNMyv50Nxn4Smrfph2najIqR5iENhZW8htO50TIMcyd8+JzGT?=
 =?us-ascii?q?tX/oa6oQyJK2ybYRlIDG4TVkyFAVDjIqeh5d3a/+eEAeq+KuPEYa+SpuxGS/eI?=
 =?us-ascii?q?2ZWv35Nm/jaLK8WPJ2RiAOc92kZZRnB5HMLZmzoURiwTliLNadObpRim9i12qM?=
 =?us-ascii?q?C/7OrkWAb16YSTDLtSNM1l+wqqjqebK+6QmCF5JC5Y1pwSxH/Iy7sf3F8IhyFt?=
 =?us-ascii?q?bTmtFrsAujDXTKLNga9aFBobayJ1NMtV4KMwxAhNOcjHitzr0r50lOI6C1BAVV?=
 =?us-ascii?q?b5gMGmedQKI32hNFPAHEuELqmGKibRw87pYaKwU7lQjORPuh20uDabFVLjPzuZ?=
 =?us-ascii?q?mznoURCvLf9DjCWBMBNCv4G9dw5nCXL/Q9L+dh27LNh3gCUqwb01g3PGL3ITPS?=
 =?us-ascii?q?JgfENNsLKQ6zhVgvF+G2xH83pkIvOImyef7+nENJkWteFnDThzl+Jf+H460ada?=
 =?us-ascii?q?7DlYRPxpnyvftt5vrEugkumKyzpnVgJBqzdLhI2Ru0ViNr7U9p1BWXbC4RIM4n?=
 =?us-ascii?q?+cCxUMp9t5FNLvv7pcxcTIlKL2e39+9If28NEbAsWcAtiaNnc9eU7rEiTJCgYZ?=
 =?us-ascii?q?ZTSiJGXejVZQ1vqV8yvR5r43q5yksYALUaNBU1o6XqccA15gB8AYJ5F4djktgL?=
 =?us-ascii?q?qahtQFo3G5qU+VDJFev5baTbSNCPHrJTebpb1FYRISxvX/N4tFcsWv301kd0k/?=
 =?us-ascii?q?k5zLHGLOUt1X5C5sdAk5pANK6ncoHUMp3EewWgKr724OXdW0kxh+3ht/Z+s86X?=
 =?us-ascii?q?Hn41oxDlPPoCw/kUJ3ktLg12PCOAXtJbu9CNkFQxH/sFI8Z9aiG154?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ANAABg4QVch0O0hNFNFhwBAQEEAQEHB?=
 =?us-ascii?q?AEBgVEHAQELAYNrJwqDb4gYjA+BYC0UlzSBcxQYEwGBS4Y+IjQJDQEDAQEBAQE?=
 =?us-ascii?q?BAgETAQEBCgsJCCkvgjYkAYJiAQIDAQIgBBFBBgkBAQoOCgICDxcCAgNEEAYBD?=
 =?us-ascii?q?AEFAgEBAYMcggEBBaUofDOFQIRzgQuLEYFXP4ERJ4JrhD6DR4JXAokwgW+EVTW?=
 =?us-ascii?q?PQlUHAoIfBIgPhwQegVuIEIc7iQSBA4d+hmiBRoINMxojgzyQaDIBATGBBQEBi?=
 =?us-ascii?q?WKBHwEB?=
X-IPAS-Result: =?us-ascii?q?A0ANAABg4QVch0O0hNFNFhwBAQEEAQEHBAEBgVEHAQELAYN?=
 =?us-ascii?q?rJwqDb4gYjA+BYC0UlzSBcxQYEwGBS4Y+IjQJDQEDAQEBAQEBAgETAQEBCgsJC?=
 =?us-ascii?q?CkvgjYkAYJiAQIDAQIgBBFBBgkBAQoOCgICDxcCAgNEEAYBDAEFAgEBAYMcggE?=
 =?us-ascii?q?BBaUofDOFQIRzgQuLEYFXP4ERJ4JrhD6DR4JXAokwgW+EVTWPQlUHAoIfBIgPh?=
 =?us-ascii?q?wQegVuIEIc7iQSBA4d+hmiBRoINMxojgzyQaDIBATGBBQEBiWKBHwEB?=
X-IronPort-AV: E=Sophos;i="5.56,312,1539673200"; 
   d="scan'208";a="55384858"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 03 Dec 2018 18:10:06 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726017AbeLDCKD (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Mon, 3 Dec 2018 21:10:03 -0500
Received: from mail-sz2.amlogic.com ([211.162.65.114]:60045 "EHLO
        mail-sz2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725915AbeLDCKD (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 3 Dec 2018 21:10:03 -0500
X-Greylist: delayed 322 seconds by postgrey-1.27 at vger.kernel.org; Mon, 03 Dec 2018 21:10:01 EST
Received: from [10.28.18.81] (10.28.18.81) by mail-sz2.amlogic.com
 (10.28.11.6) with Microsoft SMTP Server (TLS) id 15.0.1320.4; Tue, 4 Dec 2018
 10:10:22 +0800
Subject: Re: [PATCH] pinctrl: meson: fix G12A ao pull registers base address
To: Jerome Brunet <jbrunet@baylibre.com>,
        Neil Armstrong <narmstrong@baylibre.com>,
        <linus.walleij@linaro.org>, <linux-gpio@vger.kernel.org>
CC: <khilman@baylibre.com>, <carlo@caione.org>,
        <martin.blumenstingl@googlemail.com>, <robh@kernel.org>,
        <jianxin.pan@amlogic.com>, <linux-amlogic@lists.infradead.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>,
        Xingyu Chen <xingyu.chen@amlogic.com>
References: <20181203030533.10989-1-xingyu.chen@amlogic.com>
 <a240773f-7b05-d950-e5e9-23d7983c7f35@baylibre.com>
 <f2ceff1edcb2c103d0128a838ff630bb3c147bf5.camel@baylibre.com>
From: Xingyu Chen <xingyu.chen@amlogic.com>
Message-ID: <e0fd351c-91ee-b662-80d6-ac4d2a8b6cb0@amlogic.com>
Date: Tue, 4 Dec 2018 10:10:22 +0800
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101
 Thunderbird/60.3.2
MIME-Version: 1.0
In-Reply-To: <f2ceff1edcb2c103d0128a838ff630bb3c147bf5.camel@baylibre.com>
Content-Type: text/plain; charset="utf-8"; format=flowed
Content-Language: en-GB
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.28.18.81]
X-ClientProxiedBy: mail-sz2.amlogic.com (10.28.11.6) To mail-sz2.amlogic.com
 (10.28.11.6)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org



On 2018/12/3 18:36, Jerome Brunet wrote:
> On Mon, 2018-12-03 at 11:27 +0100, Neil Armstrong wrote:
>> Hi Xingyu,
>>
>>
>> On 03/12/2018 04:05, Xingyu Chen wrote:
>>> Since Meson G12A SoC, Introduce new ao registers AO_RTI_PULL_UP_EN_REG
>>> and AO_GPIO_O.
>>>
>>> These bits of controlling output level are remapped to the new register
>>> AO_GPIO_O, and the AO_GPIO_O_EN_N support only controlling output enable.
>>>
>>> These bits of controlling pull enable are remapped to the new register
>>> AO_RTI_PULL_UP_EN_REG, and the AO_RTI_PULL_UP_REG support only controlling
>>> pull type(up/down).
>>>
>>> The new layout of ao gpio/pull registers is as follows:
>>> - AO_GPIO_O_EN_N        [offset: 0x9 << 2]
>>> - AO_GPIO_I             [offset: 0xa << 2]
>>> - AO_RTI_PULL_UP_REG    [offset: 0xb << 2]
>>> - AO_RTI_PULL_UP_EN_REG [offset: 0xc << 2]
>>> - AO_GPIO_O             [offset: 0xd << 2]
>>>
>>>  From above, we can see ao GPIO registers region has been separated by the
>>> ao pull registers. In order to ensure the continuity of the region on
>>> software, the ao GPIO and ao pull registers use the same base address, but
>>> can be identified by the offset.
>>>
>>> Fixes: 29ae0952e85f ("pinctrl: meson-g12a: add pinctrl driver support")
>>> Signed-off-by: Xingyu Chen <xingyu.chen@amlogic.com>
>>> Signed-off-by: Jianxin Pan <jianxin.pan@amlogic.com>
>>> ---
>>>   drivers/pinctrl/meson/pinctrl-meson.c | 22 ++++++++++++----------
>>>   1 file changed, 12 insertions(+), 10 deletions(-)
>>>
>>> diff --git a/drivers/pinctrl/meson/pinctrl-meson.c
>>> b/drivers/pinctrl/meson/pinctrl-meson.c
>>> index 53d449076dee..7ff40cd7a0cb 100644
>>> --- a/drivers/pinctrl/meson/pinctrl-meson.c
>>> +++ b/drivers/pinctrl/meson/pinctrl-meson.c
>>> @@ -31,6 +31,9 @@
>>>    * In some cases the register ranges for pull enable and pull
>>>    * direction are the same and thus there are only 3 register ranges.
>>>    *
>>> + * Since Meson G12A SoC, the ao register ranges for gpio, pull enable
>>> + * and pull direction are the same, so there are only 2 register ranges.
>>> + *
>>>    * For the pull and GPIO configuration every bank uses a contiguous
>>>    * set of bits in the register sets described above; the same register
>>>    * can be shared by more banks with different offsets.
>>> @@ -487,23 +490,22 @@ static int meson_pinctrl_parse_dt(struct
>>> meson_pinctrl *pc,
>>>   		return PTR_ERR(pc->reg_mux);
>>>   	}
>>>   
>>> -	pc->reg_pull = meson_map_resource(pc, gpio_np, "pull");
>>> -	if (IS_ERR(pc->reg_pull)) {
>>> -		dev_err(pc->dev, "pull registers not found\n");
>>> -		return PTR_ERR(pc->reg_pull);
>>> +	pc->reg_gpio = meson_map_resource(pc, gpio_np, "gpio");
>>> +	if (IS_ERR(pc->reg_gpio)) {
>>> +		dev_err(pc->dev, "gpio registers not found\n");
>>> +		return PTR_ERR(pc->reg_gpio);
>>>   	}
>>>   
>>> +	pc->reg_pull = meson_map_resource(pc, gpio_np, "pull");
>>> +	/* Use gpio region if pull one is not present */
>>> +	if (IS_ERR(pc->reg_pull))
>>> +		pc->reg_pull = pc->reg_gpio;
>>> +
>>>   	pc->reg_pullen = meson_map_resource(pc, gpio_np, "pull-enable");
>>>   	/* Use pull region if pull-enable one is not present */
>>>   	if (IS_ERR(pc->reg_pullen))
>>>   		pc->reg_pullen = pc->reg_pull;
>>>   
>>> -	pc->reg_gpio = meson_map_resource(pc, gpio_np, "gpio");
>>> -	if (IS_ERR(pc->reg_gpio)) {
>>> -		dev_err(pc->dev, "gpio registers not found\n");
>>> -		return PTR_ERR(pc->reg_gpio);
>>> -	}
>>> -
>>>   	return 0;
>>>   }
>>>   
>>>
>> Doesn't it need an update of the bindings ?
> 
> Going even further, shouldn't we stop trying make multiple regions out of
> this, and have just one ?
> 
> On all the Amlogic SoC we have seen so far, all the regions a very (VERY)
> close to each other. It seems very unlikely that there something unrelated to
> GPIO in between.
> 
> It looks like everything is mostly there in the driver to deal with offset, so
> change would be minimal.
> 
> Of course, for  DT stability we will need to carry the legacy, but for newer
> SoC, such as the g12, does it really makes sense to have multiple regions ?
> 
Hi, Jerome
the ee gpio, pull and pull-en register regions are discontinuous, some 
addresses are reserved between them and maybe used for other module. For 
example [G12A]:
range of gpio register address offset:    (0x010 << 2) - (0x022 << 2)
range of pull register address offset:    (0x03a << 2) - (0x03f << 2)
range of pull-en register address offset: (0x048 << 2) - (0x04d << 2)

keeping the multiple register regions seems to be more flexible and 
friendly for Meson Series SoCs at present.

>>
>> Neil
>>
> 
> 
> .
> 
