

================================================================
== Vitis HLS Report for 'bbgemm'
================================================================
* Date:           Thu Sep  1 13:41:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Blocked_HLS
* Solution:       Blocked_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.339 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   557065|   557065|  5.571 ms|  5.571 ms|  557066|  557066|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loopjj_loopi_loopk  |   557063|   557063|        25|         17|          1|  32768|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    502|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       48|   14|    1038|   1977|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    553|    -|
|Register         |        -|    -|    1252|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|   14|    2290|   3032|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|    6|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |BUS_A_s_axi_U                      |BUS_A_s_axi                     |       48|   0|  276|   250|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  1149|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U2   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|   578|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |       48|  14| 1038|  1977|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_466_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln20_fu_389_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln21_1_fu_431_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln21_fu_516_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln22_1_fu_425_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln22_fu_575_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln23_fu_712_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln26_fu_672_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln28_fu_695_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln29_1_fu_611_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln29_fu_453_p2       |         +|   0|  0|  12|          12|          12|
    |and_ln20_1_fu_419_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln20_fu_511_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln21_fu_562_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_395_p2      |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln21_fu_401_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln22_fu_413_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln23_fu_505_p2      |      icmp|   0|  0|   9|           4|           5|
    |or_ln21_1_fu_557_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln21_fu_522_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln22_1_fu_847_p2      |        or|   0|  0|  12|          12|           1|
    |or_ln22_2_fu_867_p2      |        or|   0|  0|  12|          12|           2|
    |or_ln22_3_fu_887_p2      |        or|   0|  0|  12|          12|           2|
    |or_ln22_4_fu_902_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln22_5_fu_745_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln22_6_fu_725_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln22_7_fu_625_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln22_8_fu_586_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_581_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln28_1_fu_803_p2      |        or|   0|  0|  12|           2|          12|
    |or_ln28_2_fu_818_p2      |        or|   0|  0|  12|           2|          12|
    |or_ln28_3_fu_837_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln28_4_fu_759_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln28_5_fu_735_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln28_6_fu_701_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln28_fu_783_p2        |        or|   0|  0|  12|           1|          12|
    |select_ln20_1_fu_476_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln20_2_fu_491_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln20_3_fu_498_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln20_fu_459_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln21_1_fu_538_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln21_2_fu_545_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln21_3_fu_568_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln21_4_fu_952_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln21_fu_526_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln22_1_fu_617_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln22_2_fu_636_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln22_3_fu_718_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln22_fu_591_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln20_fu_407_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln21_fu_552_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 502|         277|         283|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  100|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                     |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_328_p4                  |    9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten121_phi_fu_273_p4  |    9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten63_phi_fu_284_p4   |    9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_295_p4     |    9|          2|   11|         22|
    |ap_phi_mux_jj_phi_fu_306_p4                 |    9|          2|    7|         14|
    |ap_phi_mux_k_phi_fu_339_p4                  |    9|          2|    4|          8|
    |ap_phi_mux_kk_phi_fu_317_p4                 |    9|          2|    7|         14|
    |grp_fu_346_p0                               |   48|          9|   64|        576|
    |grp_fu_346_p1                               |   31|          6|   64|        384|
    |grp_fu_350_p0                               |   14|          3|   64|        192|
    |grp_fu_350_p1                               |   48|          9|   64|        576|
    |i_reg_324                                   |    9|          2|    7|         14|
    |indvar_flatten121_reg_269                   |    9|          2|   16|         32|
    |indvar_flatten63_reg_280                    |    9|          2|   14|         28|
    |indvar_flatten_reg_291                      |    9|          2|   11|         22|
    |jj_reg_302                                  |    9|          2|    7|         14|
    |k_reg_335                                   |    9|          2|    4|          8|
    |kk_reg_313                                  |    9|          2|    7|         14|
    |m2_address0                                 |   48|          9|   12|        108|
    |prod_address0                               |   81|         17|   12|        204|
    |prod_d0                                     |   48|          9|   64|        576|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  553|        112|  478|       2902|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_2_reg_1267                   |  64|   0|   64|          0|
    |add_3_reg_1272                   |  64|   0|   64|          0|
    |add_4_reg_1277                   |  64|   0|   64|          0|
    |add_ln20_reg_980                 |  16|   0|   16|          0|
    |add_ln21_1_reg_1025              |  14|   0|   14|          0|
    |add_ln22_1_reg_1020              |  11|   0|   11|          0|
    |add_ln23_reg_1082                |   4|   0|    4|          0|
    |add_ln28_reg_1061                |  12|   0|   12|          0|
    |and_ln20_1_reg_1011              |   1|   0|    1|          0|
    |ap_CS_fsm                        |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_reg_324                        |   7|   0|    7|          0|
    |icmp_ln20_reg_985                |   1|   0|    1|          0|
    |icmp_ln20_reg_985_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln21_reg_989                |   1|   0|    1|          0|
    |icmp_ln22_reg_1006               |   1|   0|    1|          0|
    |indvar_flatten121_reg_269        |  16|   0|   16|          0|
    |indvar_flatten63_reg_280         |  14|   0|   14|          0|
    |indvar_flatten_reg_291           |  11|   0|   11|          0|
    |jj_reg_302                       |   7|   0|    7|          0|
    |k_reg_335                        |   4|   0|    4|          0|
    |kk_reg_313                       |   7|   0|    7|          0|
    |m1_load_reg_1092                 |  64|   0|   64|          0|
    |mul_1_reg_1232                   |  64|   0|   64|          0|
    |mul_reg_1212                     |  64|   0|   64|          0|
    |prod_addr_1_reg_1182             |  11|   0|   12|          1|
    |prod_addr_2_reg_1197             |  11|   0|   12|          1|
    |prod_addr_3_reg_1217             |  10|   0|   12|          2|
    |prod_addr_4_reg_1237             |  11|   0|   12|          1|
    |prod_addr_5_reg_1117             |  10|   0|   12|          2|
    |prod_addr_6_reg_1102             |  10|   0|   12|          2|
    |prod_addr_7_reg_1077             |   9|   0|   12|          3|
    |prod_addr_reg_1167               |  12|   0|   12|          0|
    |reg_354                          |  64|   0|   64|          0|
    |reg_358                          |  64|   0|   64|          0|
    |reg_362                          |  64|   0|   64|          0|
    |reg_366                          |  64|   0|   64|          0|
    |reg_370                          |  64|   0|   64|          0|
    |reg_375                          |  64|   0|   64|          0|
    |reg_380                          |  64|   0|   64|          0|
    |reg_385                          |  64|   0|   64|          0|
    |select_ln20_1_reg_1030           |   7|   0|    7|          0|
    |select_ln21_3_reg_1035           |   7|   0|    7|          0|
    |select_ln21_4_reg_1262           |  14|   0|   14|          0|
    |select_ln22_1_reg_1040           |  12|   0|   12|          0|
    |select_ln22_2_reg_1051           |   7|   0|    7|          0|
    |select_ln22_3_reg_1087           |  11|   0|   11|          0|
    |temp_x_reg_1107                  |  64|   0|   64|          0|
    |xor_ln20_reg_1001                |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1252|   0| 1264|         12|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   17|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   17|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|        bbgemm|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|        bbgemm|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|        bbgemm|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

