# VGA_TXT_Controller
VGA FPGA Text controller.

PixelClk - 25,175 MHz or 25 MHz.
Size - 494 LE.

+----------------------------------------------------------------------------------+
; Fitter Summary ;
+------------------------------------+---------------------------------------------+
; Fitter Status ; Successful - Tue Jul 30 13:37:29 2019 ;
; Quartus II 64-Bit Version ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name ; vga_640x480 ;
; Top-level Entity Name ; vga_640x480 ;
; Family ; Cyclone II ;
; Device ; EP2C5T144C8 ;
; Timing Models ; Final ;
; Total logic elements ; 494 / 4,608 ( 11 % ) ;
; Total combinational functions ; 377 / 4,608 ( 8 % ) ;
; Dedicated logic registers ; 285 / 4,608 ( 6 % ) ;
; Total registers ; 285 ;
; Total pins ; 8 / 89 ( 9 % ) ;
; Total virtual pins ; 0 ;
; Total memory bits ; 65,536 / 119,808 ( 55 % ) ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % ) ;
; Total PLLs ; 1 / 2 ( 50 % ) ;
+------------------------------------+---------------------------------------------+

[https://lab85.ru](https://lab85.ru/index.php/laboratoriya-stati/46-fpga-tekstovyj-video-kontroller-na-verilog)

ALTERA Cyclone-2 EP2C5:
[![](http://lab85.ru/images/images/my_works/vga_controller_verilog/vga_verilog_cyclone2_ep2c5_maket.jpg)](http://lab85.ru/images/images/my_works/vga_controller_verilog/vga_verilog_cyclone2_ep2c5_maket.jpg)

Spartan-3 XC3S50:
[![](http://lab85.ru/images/images/my_works/vga_controller_verilog/vga_verilog_spartan3_xc3s50.jpg)](http://lab85.ru/images/images/my_works/vga_controller_verilog/vga_verilog_spartan3_xc3s50.jpg)

Device calculate result to VGA:
[![](http://lab85.ru/images/images/my_works/vga_controller_verilog/vga_verilog_calibrator_screen.jpg)](http://lab85.ru/images/images/my_works/vga_controller_verilog/vga_verilog_calibrator_screen.jpg)

