

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 03 22:26:02 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fir128_optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |   39|   39|         8|          2|          1|    16|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    376|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|      0|
|Memory           |        0|      -|     532|     74|
|Multiplexer      |        -|      -|       -|    239|
|Register         |        -|      -|     685|      8|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1217|    697|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+---+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+---------------------+---------+-------+---+----+
    |fir_mul_5s_32s_32_3_U0  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U1  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U2  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U3  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U4  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U5  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U6  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U7  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+
    |Total                   |                     |        0|     16|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |c_U            |fir_c            |        0|  20|  10|   128|    5|     1|          640|
    |shift_reg_6_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_7_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_5_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_4_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_3_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_2_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_1_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    |shift_reg_0_U  |fir_shift_reg_6  |        0|  64|   8|    16|   32|     1|          512|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total          |                 |        0| 532|  74|   256|  261|     9|         4736|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |acc_1_1_fu_733_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_2_fu_738_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_3_fu_743_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_4_fu_747_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_5_fu_752_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_6_fu_757_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_7_fu_761_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_fu_728_p2    |     +    |      0|  0|  32|          32|          32|
    |i_1_1_fu_378_p2    |     +    |      0|  0|   8|           8|           3|
    |i_1_2_fu_418_p2    |     +    |      0|  0|   8|           8|           3|
    |i_1_3_fu_458_p2    |     +    |      0|  0|   8|           8|           4|
    |i_1_4_fu_489_p2    |     +    |      0|  0|   8|           8|           4|
    |i_1_5_fu_520_p2    |     +    |      0|  0|   8|           8|           4|
    |i_1_6_fu_551_p2    |     +    |      0|  0|   8|           8|           4|
    |i_1_7_fu_660_p2    |     +    |      0|  0|   8|           8|           5|
    |i_1_fu_341_p2      |     +    |      0|  0|   8|           8|           2|
    |tmp1_fu_776_p2     |     +    |      0|  0|  16|          32|          32|
    |y                  |     +    |      0|  0|  16|          32|          32|
    |tmp_10_fu_483_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_11_fu_545_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_1_fu_372_p2    |   icmp   |      0|  0|   3|           8|           1|
    |tmp_5_fu_514_p2    |   icmp   |      0|  0|   3|           8|           1|
    |tmp_7_fu_655_p2    |   icmp   |      0|  0|   3|           8|           1|
    |tmp_9_fu_452_p2    |   icmp   |      0|  0|   3|           8|           1|
    |tmp_fu_335_p2      |   icmp   |      0|  0|   3|           8|           1|
    |tmp_s_fu_412_p2    |   icmp   |      0|  0|   3|           8|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 376|         448|         357|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_lcssa_reg_313      |  64|          8|   32|        256|
    |acc_phi_fu_305_p4      |  32|          2|   32|         64|
    |acc_reg_301            |  32|          2|   32|         64|
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it1  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it3  |   1|          2|    1|          2|
    |c_address0             |   7|          3|    7|         21|
    |c_address1             |   7|          3|    7|         21|
    |c_address2             |   7|          3|    7|         21|
    |c_address3             |   7|          3|    7|         21|
    |i_phi_fu_293_p4        |   8|          2|    8|         16|
    |i_reg_289              |   8|          2|    8|         16|
    |shift_reg_0_address0   |   4|          4|    4|         16|
    |shift_reg_0_d0         |  32|          3|   32|         96|
    |shift_reg_1_address0   |   4|          3|    4|         12|
    |shift_reg_2_address0   |   4|          3|    4|         12|
    |shift_reg_3_address0   |   4|          3|    4|         12|
    |shift_reg_4_address0   |   4|          3|    4|         12|
    |shift_reg_5_address0   |   4|          3|    4|         12|
    |shift_reg_6_address0   |   4|          3|    4|         12|
    |shift_reg_7_address0   |   4|          3|    4|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 239|         65|  207|        705|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |acc_1_2_reg_1064                               |  32|   0|   32|          0|
    |acc_1_5_reg_1080                               |  32|   0|   32|          0|
    |acc_lcssa_reg_313                              |  32|   0|   32|          0|
    |acc_reg_301                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                      |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                          |   1|   0|    1|          0|
    |ap_reg_ppstg_i_1_6_reg_889_pp0_it1             |   8|   0|    8|          0|
    |ap_reg_ppstg_shift_reg_0_addr_reg_895_pp0_it1  |   4|   0|    4|          0|
    |ap_reg_ppstg_tmp_4_3_reg_1019_pp0_it2          |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_4_6_reg_1044_pp0_it3          |  32|   0|   32|          0|
    |i_1_3_reg_842                                  |   8|   0|    8|          0|
    |i_1_4_reg_861                                  |   8|   0|    8|          0|
    |i_1_5_reg_875                                  |   8|   0|    8|          0|
    |i_1_6_reg_889                                  |   8|   0|    8|          0|
    |i_1_7_reg_974                                  |   8|   0|    8|          0|
    |i_reg_289                                      |   8|   0|    8|          0|
    |shift_reg_0_addr_reg_895                       |   4|   0|    4|          0|
    |shift_reg_0_load_reg_960                       |  32|   0|   32|          0|
    |shift_reg_1_addr_reg_880                       |   4|   0|    4|          0|
    |shift_reg_1_load_reg_950                       |  32|   0|   32|          0|
    |shift_reg_2_addr_reg_866                       |   4|   0|    4|          0|
    |shift_reg_2_load_reg_940                       |  32|   0|   32|          0|
    |shift_reg_3_addr_reg_847                       |   4|   0|    4|          0|
    |shift_reg_4_addr_reg_828                       |   4|   0|    4|          0|
    |shift_reg_5_addr_reg_814                       |   4|   0|    4|          0|
    |shift_reg_6_addr_reg_800                       |   4|   0|    4|          0|
    |shift_reg_7_load_reg_1024                      |  32|   0|   32|          0|
    |tmp_10_reg_857                                 |   1|   0|    1|          0|
    |tmp_11_reg_885                                 |   1|   0|    1|          0|
    |tmp_1_reg_810                                  |   1|   0|    1|          0|
    |tmp_20_reg_979                                 |   5|   0|    5|          0|
    |tmp_4_1_reg_1009                               |  32|   0|   32|          0|
    |tmp_4_2_reg_1014                               |  32|   0|   32|          0|
    |tmp_4_3_reg_1019                               |  32|   0|   32|          0|
    |tmp_4_4_reg_1034                               |  32|   0|   32|          0|
    |tmp_4_5_reg_1039                               |  32|   0|   32|          0|
    |tmp_4_6_reg_1044                               |  32|   0|   32|          0|
    |tmp_4_7_reg_1086                               |  32|   0|   32|          0|
    |tmp_4_reg_1004                                 |  32|   0|   32|          0|
    |tmp_5_reg_871                                  |   1|   0|    1|          0|
    |tmp_7_reg_970                                  |   1|   0|    1|          0|
    |tmp_9_reg_838                                  |   1|   0|    1|          0|
    |tmp_reg_796                                    |   1|   0|    1|          0|
    |tmp_s_reg_824                                  |   1|   0|    1|          0|
    |tmp_10_reg_857                                 |   0|   1|    1|          0|
    |tmp_11_reg_885                                 |   0|   1|    1|          0|
    |tmp_1_reg_810                                  |   0|   1|    1|          0|
    |tmp_5_reg_871                                  |   0|   1|    1|          0|
    |tmp_7_reg_970                                  |   0|   1|    1|          0|
    |tmp_9_reg_838                                  |   0|   1|    1|          0|
    |tmp_reg_796                                    |   0|   1|    1|          0|
    |tmp_s_reg_824                                  |   0|   1|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 685|   8|  693|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

