[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11712       tick       2681935       1233528       1184707       2681935 
      2  11712       tick       4293652       2094855       2075314       4293652 
      3  11712       tick       4291480       2092988       2076783       4291480 
      4  11712       tick       4299704       2096667       2076697       4299704 
      5  11712       tick       4289629       2092038       2072043       4289629 
      6  11712       tick       4296715       2094923       2075288       4296715 
      7  11712       tick       4292686       2092960       2076626       4292686 
      8  11712       tick       4295148       2093569       2078033       4295148 
      9  11712       tick       4287929       2091610       2074932       4287929 
     10  11712       tick       4293694       2094734       2075214       4293694 
     11  11712       tick       4300531       2097516       2075133       4300531 
     12  11712       tick       4295037       2095042       2076833       4295037 
     13  11712       tick       4293164       2093599       2076963       4293164 
     14  11712       tick       4300964       2096993       2078263       4300964 
     15  11712       tick       4296252       2096063       2077114       4296252 
     16  11712       tick       4295302       2094920       2073077       4295302 
     17  11712       tick       4294066       2094189       2077583       4294066 
     18  11712       tick       4292456       2092502       2074917       4292456 
     19  11712       tick       4292589       2094450       2072352       4292589 
     20  11712       exit       2047024        998268        988043       2047024 
