// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Thu Dec  8 00:04:02 2022
// Host        : Ika-musume running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/kiki1/Desktop/assignments/Zynq_termprj/Zynq_termprj.srcs/sources_1/bd/termprj_top/ip/termprj_top_gfx_top_0_0/termprj_top_gfx_top_0_0_sim_netlist.v
// Design      : termprj_top_gfx_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "termprj_top_gfx_top_0_0,gfx_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "gfx_top,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module termprj_top_gfx_top_0_0
   (i_EMU_MCLK,
    i_EMU_TMDSCLK,
    i_MRST_n,
    i_AXI_CPU_ADDR,
    o_AXI_CPU_DIN,
    i_AXI_CPU_DOUT,
    i_AXI_CPU_COMMAND,
    o_AXI_CPU_BUSY,
    o_AXI_CPU_VBLANK_IRQ,
    o_TMDS_p,
    o_TMDS_n,
    o_TMDSCLK_p,
    o_TMDSCLK_n);
  input i_EMU_MCLK;
  input i_EMU_TMDSCLK;
  input i_MRST_n;
  input [14:0]i_AXI_CPU_ADDR;
  output [15:0]o_AXI_CPU_DIN;
  input [15:0]i_AXI_CPU_DOUT;
  input [31:0]i_AXI_CPU_COMMAND;
  output o_AXI_CPU_BUSY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 o_AXI_CPU_VBLANK_IRQ INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME o_AXI_CPU_VBLANK_IRQ, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output o_AXI_CPU_VBLANK_IRQ;
  output [2:0]o_TMDS_p;
  output [2:0]o_TMDS_n;
  output o_TMDSCLK_p;
  output o_TMDSCLK_n;

  wire [14:0]i_AXI_CPU_ADDR;
  wire [31:0]i_AXI_CPU_COMMAND;
  wire [15:0]i_AXI_CPU_DOUT;
  wire i_EMU_MCLK;
  wire i_EMU_TMDSCLK;
  wire i_MRST_n;
  wire o_AXI_CPU_BUSY;
  wire [15:0]o_AXI_CPU_DIN;
  wire o_AXI_CPU_VBLANK_IRQ;
  (* SLEW = "SLOW" *) wire o_TMDSCLK_n;
  (* SLEW = "SLOW" *) wire o_TMDSCLK_p;
  (* SLEW = "SLOW" *) wire [2:0]o_TMDS_n;
  (* SLEW = "SLOW" *) wire [2:0]o_TMDS_p;

  termprj_top_gfx_top_0_0_gfx_top inst
       (.i_AXI_CPU_ADDR(i_AXI_CPU_ADDR),
        .i_AXI_CPU_COMMAND(i_AXI_CPU_COMMAND),
        .i_AXI_CPU_DOUT(i_AXI_CPU_DOUT),
        .i_EMU_MCLK(i_EMU_MCLK),
        .i_EMU_TMDSCLK(i_EMU_TMDSCLK),
        .i_MRST_n(i_MRST_n),
        .o_AXI_CPU_BUSY(o_AXI_CPU_BUSY),
        .o_AXI_CPU_DIN(o_AXI_CPU_DIN),
        .o_AXI_CPU_VBLANK_IRQ(o_AXI_CPU_VBLANK_IRQ),
        .o_TMDSCLK_n(o_TMDSCLK_n),
        .o_TMDSCLK_p(o_TMDSCLK_p),
        .o_TMDS_n(o_TMDS_n),
        .o_TMDS_p(o_TMDS_p));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM
   (charram_ras_n,
    ROW_ADDR0,
    prev_cas_reg_0,
    COL_ADDR0,
    prev_cas_reg_1,
    o_DOUT1,
    WEA,
    prev_cas_reg_2,
    prev_cas_reg_3,
    prev_cas_reg_4,
    prev_cas_reg_5,
    prev_cas_reg_6,
    o_DOUT,
    charram_cas_n,
    i_EMU_MCLK,
    Q,
    RAM_reg_1_0,
    RAM_reg_1_1,
    ADDRARDADDR,
    CPU_DOUT);
  output charram_ras_n;
  output ROW_ADDR0;
  output prev_cas_reg_0;
  output COL_ADDR0;
  output prev_cas_reg_1;
  output o_DOUT1;
  output [0:0]WEA;
  output [0:0]prev_cas_reg_2;
  output [0:0]prev_cas_reg_3;
  output [0:0]prev_cas_reg_4;
  output [0:0]prev_cas_reg_5;
  output prev_cas_reg_6;
  output [3:0]o_DOUT;
  input charram_cas_n;
  input i_EMU_MCLK;
  input [1:0]Q;
  input RAM_reg_1_0;
  input RAM_reg_1_1;
  input [13:0]ADDRARDADDR;
  input [3:0]CPU_DOUT;

  wire [13:0]ADDRARDADDR;
  wire \CHARRAM_PX7/prev_cas ;
  wire \CHARRAM_PX7/prev_ras ;
  wire COL_ADDR0;
  wire [3:0]CPU_DOUT;
  wire [1:0]Q;
  wire RAM_reg_0_i_1__1_n_0;
  wire RAM_reg_1_0;
  wire RAM_reg_1_1;
  wire ROW_ADDR0;
  wire [0:0]WEA;
  wire charram_cas_n;
  wire charram_ras_n;
  wire i_EMU_MCLK;
  wire [3:0]o_DOUT;
  wire o_DOUT1;
  wire prev_cas_reg_0;
  wire prev_cas_reg_1;
  wire [0:0]prev_cas_reg_2;
  wire [0:0]prev_cas_reg_3;
  wire [0:0]prev_cas_reg_4;
  wire [0:0]prev_cas_reg_5;
  wire prev_cas_reg_6;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \COL_ADDR[0]_rep_i_1 
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(charram_cas_n),
        .O(COL_ADDR0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX0/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000100001555000014550000055500001405000015450000000000001555),
    .INIT_01(256'hB7770000BDF70550AAAA00150000000040000550800055550000105500001555),
    .INIT_02(256'hB5571555B5571555AAAA1555B7FF1555B7771555B5571555AAAA1000B7FF0000),
    .INIT_03(256'hB7F71555B5571555AAAA1555B5571555B5771555BFFF1001AAAA0000B5571555),
    .INIT_04(256'h555515553FFF155500001555BFFF0001B7771055BFFF1555AAAA1555B5571555),
    .INIT_05(256'h0000501454005000500055554551000000000000005010014104000100501001),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00004000000040000000400000000000500000000000000050000000),
    .INIT_08(256'hCCC8444C4CC00000CCC8444C48C00000CCC8444C48C00000CCC8444C48C00000),
    .INIT_09(256'hCCC488C48C000000CCC488C48C000000CCC488C48C000000CCC488C48CC8C000),
    .INIT_0A(256'hCCC488C48CC44CC0CCC888C48CC8CCCC888884C48CC8C000888844C48C800000),
    .INIT_0B(256'h00000000000000000000000800000000000000080048C000CCC488C48CC8C000),
    .INIT_0C(256'hCC40000000000000CC400000000000000000000B223000000000000800100000),
    .INIT_0D(256'h0000000000000000520C00480000000000000000000000000000000000000000),
    .INIT_0E(256'h00C0000030082488E8D81810E4741484F47458DCACBC343C392F000020303023),
    .INIT_0F(256'h0000001000102030004080D0E020109804002010203020201000000000000000),
    .INIT_10(256'h000000000000000080808CC44C048C800C4088CC4C8C80C008CA40CCCC4480C8),
    .INIT_11(256'h00CECCCCCCCCDC000440404C8404044000C0CC8888CC0C000000084000400000),
    .INIT_12(256'h00CECDFCCFDCDC000CCECDEEEEDCDCC0088A899999989800008A888888889800),
    .INIT_13(256'h00A440CCDCC5000000000140448C00000044444607448000400086D44D444000),
    .INIT_14(256'h15C48CD7BBEC200015C48C57BBECE0000000040800800000CC8C86D44D588484),
    .INIT_15(256'h10C000008008000022C00CC08008000015C48CDFFF20200015C48CDFBBE02000),
    .INIT_16(256'h00408000C4D82000183C0C3858A0F0C88080B0601CC8E02858F0800000010200),
    .INIT_17(256'h00000000000000000000A0F030303020E01020300C3020100000000000000000),
    .INIT_18(256'h000899CCC419800000CCC10CC42CCC00000CC0100B0C00000000088888800000),
    .INIT_19(256'h000400004CC0440000004010444411000008403942143000000080CFFC480000),
    .INIT_1A(256'h040C8C468048404000C08C4E04C444000DFFFFFECCDECCC04000006C400C048C),
    .INIT_1B(256'h4CC08CCC04C800C4CCCC888A54444C000CCC888AC808C000840CC88640800000),
    .INIT_1C(256'h00001D11C40048C000004CCC04C044000000CC10C47110800000004004D04000),
    .INIT_1D(256'h0840C844448C04800840C000000C04800840000000000480D8746E4A841031B3),
    .INIT_1E(256'h000000000000000000000000000000000C2537CCCC7352C0840006ABAA600048),
    .INIT_1F(256'h00000000000000008BC667575E44003000000444CCC0000000000CCC88800000),
    .INIT_20(256'h000000848000000000015A44C230000000000008480000000000001E5D810000),
    .INIT_21(256'h0004C400004C400000004880088400000000008480000000211A74E9AFE63311),
    .INIT_22(256'h00004C40C4000000000000C80C0000000000000084000000004C40111104C400),
    .INIT_23(256'h0000C0CEC01000020004000030210000000888888C8C8C00000C4008CC000000),
    .INIT_24(256'h00000080C0C000000000C800C8000000000000004CCC04000000C0CC8C800C00),
    .INIT_25(256'h00000008A800000000000848E848000000000080E08000000000000888000000),
    .INIT_26(256'h31116519C9D3A112000000040000000000000C849D0C88000000000000000000),
    .INIT_27(256'h00000004400000000000008480000000030D655D8DD010000000008480000000),
    .INIT_28(256'h6FCDFB773B37D4F66FCD3F773BF3D4F66FCD33F73F33D4F66FCD337BB733D4F6),
    .INIT_29(256'h01048C0A90C840100108C8021C4C401001C840CA9C0480106FCDFB773FF398F6),
    .INIT_2A(256'h04C4484888888C400004CC4C84CC800000044C44C0CC40000108C4C2108C8010),
    .INIT_2B(256'h0000000C00000000000004000040000004C4000444004C40000C4C4884C4C000),
    .INIT_2C(256'h008C880EE08CC8008C48A83CC38644C8008CC80EE088C8008C44683CC38ECCC8),
    .INIT_2D(256'h9D9D8FF57DCF75FF44CCC00001D5B77D003223365FDEE4770000721A2D3AA988),
    .INIT_2E(256'h5111C03CC2000220A300004CC00000000000000000080080F571A6A612320001),
    .INIT_2F(256'h4201C03CC200022080C0404CC00000004601203CC20002204440004CC0000000),
    .INIT_30(256'h1000002331133050000000C0000040000023002731333050C000000000004000),
    .INIT_31(256'h0000004404000000000000000000000011020033333330500000000000004000),
    .INIT_32(256'h122023377B3011000000000000000000300002233333305000000C0000004000),
    .INIT_33(256'h00000040040000000004C4F10F4C40001123377F330200000000000000000000),
    .INIT_34(256'h0C88844000000000EEC88CDDDDDDCCCC00000000000000000000005005000000),
    .INIT_35(256'h00000000000C0448004488CC04800000004488CC048000000C88844000000000),
    .INIT_36(256'h00000000000C000000000000000CC00000000000000CC00000000000000C0400),
    .INIT_37(256'h0000000CC00000000000000FF00000000000000CC000000000000C48C8C00000),
    .INIT_38(256'hAAFE0288A23D0000000000080200080000000AF000000000AAAAF7EE7FEBEABA),
    .INIT_39(256'h2F1A090F9566540A6046A45902CA8B66A6A95712A50000001EEF76BC5B7EFC43),
    .INIT_3A(256'h50C0000000002A950A95000005AEAA9555AF55559AAA300079B6000040000000),
    .INIT_3B(256'hA6A96BA0550000001FEAE66B294E55A66A6AF7A556AA95120000569E5B7E0C40),
    .INIT_3C(256'h01754E5A1650555F56AA5A69A596A5556FEB1A40A55A55AA500000000000F400),
    .INIT_3D(256'h5503F1415AA59505503D0000A7A956555555F1A95A16A9599555FC001EE006BF),
    .INIT_3E(256'h5EA9955B6E955555A55456D79A6555D5C3A89556C035AAAA4569955F00005500),
    .INIT_3F(256'hD655AAAD99ADFFA55555A66955555655200F8155554300FD5A55555A5541C000),
    .INIT_40(256'hF70055460004F005AF05F415E900AA6AF6A56AFFEAF0AAF0F46954F0D5500000),
    .INIT_41(256'h90000000F5BEAAFA0000000015A60A6A6FA506AA0F5500000000000000000000),
    .INIT_42(256'h00000000000000005540A66855A45654200C8150554000FC5A705F0075003000),
    .INIT_43(256'h000000000000D555F0554005F0000005F700455405A555AAF55941A5FC250000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h000000000000000000000000AA95A5556FEA1A40A55A55AA5000000000000000),
    .INIT_46(256'h00000000000000000000E900AA6AF6A56AFFEAF0AAF0F46954F0D55000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42C542CD42CD42C142CD42CD42CD42CD42CD42C542C542C542C142C00CC0000),
    .INIT_4B(256'h0010042C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD41C),
    .INIT_4C(256'h0FFD0FFF0FFDDFFD0000DFFDDFFDDFFDDFFD4DFD5555C555C55500E000000000),
    .INIT_4D(256'h00000038C555C5551555537DDFFDDFFDDFFD5FFDFFFFFFFF555575D50FFDDFFD),
    .INIT_4E(256'hEA50EA507350EA5F00146A54EA51555455545555555580520002000000000000),
    .INIT_4F(256'h000000000002E0125557555555545554EA5CEA55FFFFFFFFEA57EA5CEA50EA54),
    .INIT_50(256'h13B093B001B0FFFD0000935593B055551555151C382C00030000000000000000),
    .INIT_51(256'h00000000000000000EAC153C1555555501B09341FFFF937F938093B093B095CC),
    .INIT_52(256'h855085068555853F8500850685068555854B03AB000000000000000000000000),
    .INIT_53(256'h000000000000000000000038854B855585558506850F8506850E850385018506),
    .INIT_54(256'h0003550301031003100300030003000300030000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000003000300030003100300030003550300030003),
    .INIT_56(256'h0000000100010000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h235015108C45208110CF5044111335050844CD418111335050444CD414160820),
    .INIT_69(256'h3444CD414111334050844CD41411133507CD51108104C2845336115108D11554),
    .INIT_6A(256'h1209114421014CD8108110914CD844204820108505336114CD5048284410441B),
    .INIT_6B(256'hC1113344442106CD418111335050444CFFD418111334050844CD504428443354),
    .INIT_6C(256'h7C455520B204175417505C454CD9414CD504428443354120A11334050844CD41),
    .INIT_6D(256'h110CD404428443354120A110CD504334115334C455337D5055442D8841554CD7),
    .INIT_6E(256'h0000000400208000000020000000002002002000000000000000000100000000),
    .INIT_6F(256'h0000000000000000002000000002200220802800000000000020200000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000882880A00000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'hD504428443354120A11334050844CD41C1113344442106CD418111335050444C),
    .INIT_75(256'h115334C455337D5055442D8841554CD77C455520B204175417505C454CD9414C),
    .INIT_76(256'h443354120A110CD404C28412CD54410A110CD404428443354120A110CD504334),
    .INIT_77(256'h8443354110A110CD504828443350110A110CD504828443354110A110CD504428),
    .INIT_78(256'h4111334060444CD014111335050444CD418111335060444CFFFFFFFC4CD40442),
    .INIT_79(256'h89D111D88111D881122744427111811211335050444CD418211335050444CD41),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],o_DOUT[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(RAM_reg_1_1),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_i_1__1_n_0,RAM_reg_0_i_1__1_n_0,RAM_reg_0_i_1__1_n_0,RAM_reg_0_i_1__1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_1__1
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(RAM_reg_0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_1__2
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(o_DOUT1));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_1__3
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prev_cas_reg_2));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_1__4
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prev_cas_reg_3));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_1__5
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prev_cas_reg_4));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_1__6
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prev_cas_reg_6));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_3
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(WEA));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_3__0
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prev_cas_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_4
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prev_cas_reg_0));
  LUT3 #(
    .INIT(8'h54)) 
    RAM_reg_0_i_4__0
       (.I0(\CHARRAM_PX7/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prev_cas_reg_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX0/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000100001555000014550000055500001405000015450000000000001555),
    .INIT_01(256'h033000000CF00550000000150000000080000550400055550000105500001555),
    .INIT_02(256'h00001555000015550000155503FC155503301555000015550000500003FC0000),
    .INIT_03(256'h03F01555000015550000155500001555003015550FFC10010000000000001555),
    .INIT_04(256'h000015550FFC1555000015550FFC0001033010550FFC15550000155500001555),
    .INIT_05(256'h0000501454005000500055554551000000000000005010014104000100501001),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00004000000040000000400000000000500000000000000050000000),
    .INIT_08(256'h8884888C444000008884888C444000008884888C444000008884888C44400000),
    .INIT_09(256'h888488C444800000888488C444800000888488C444800000888488C444C44000),
    .INIT_0A(256'h888488C444C44440888488C444C44444888488C444C44000888488C444400000),
    .INIT_0B(256'h000000000000000000008884000000000000888488888000888488C444C44000),
    .INIT_0C(256'hCCCC000000000000CCCC000000000000000088B6222000000000888433300000),
    .INIT_0D(256'h0000444444440000BFCC00C800000000888C000000000000888C000000000000),
    .INIT_0E(256'h0040000000105454545494981454945414545454545414101515080000000001),
    .INIT_0F(256'h0000001000101010206050505010105464201010101018101000000000000000),
    .INIT_10(256'h0000088888800000CC8888C44C8888C0088888C44C88CC800C8B88C44CCC888C),
    .INIT_11(256'h00CECCCCCCCCEC000C888444444888C000CCC888888CCC000000088888800000),
    .INIT_12(256'h00CEDDDEEDDDEC000CCEDDDDDDDDECC00CCEDDDDDDDDEC0000CEDDDDDDDDEC00),
    .INIT_13(256'h00ECCFCCA88A8000000002C88A88000000C8888BAFF88000CCCC8EFCCFE88888),
    .INIT_14(256'hBB488CF676673000BB488C767667700000000CC88880000088C88EFCCFE88C88),
    .INIT_15(256'hB8C8C99C88880000BBC8CDDC88880000BB488CFEF6233000BB488CFE76633000),
    .INIT_16(256'h0040408044541828141424145454546464645858541414145448484000010100),
    .INIT_17(256'h0000000000000000001050509090101050101010241010101000000000000000),
    .INIT_18(256'h000CEB8CC8BEC00000CCCECCC8ACCC00000CCCECCA8C000000000CCEECC00000),
    .INIT_19(256'h000CCCC88C8C88800000CCFBBBFBAA88000CCCFBB2E898800CCC8CCDDC888880),
    .INIT_1A(256'h0CC8C886684C88C0CCCC8C46A4C88C887FFFFFFEFFFFCCC088BBBBBC888C4444),
    .INIT_1B(256'hCCCC8C8888C88CC888C8888AA8888C88CC88888AE8848000CCC88C8AA848C800),
    .INIT_1C(256'h0000BFBBC88844400000C88C88CC888000008833BFBAA880000000CC88EC8888),
    .INIT_1D(256'h0CCC88888888CCC00CCC80000008CCC00CC0000000000CC0D5766E9999DDFDF3),
    .INIT_1E(256'h00000000000000000000000000000000083B76444467B380CC0C47767774C0CC),
    .INIT_1F(256'h000000000000000046EAAB9BBF44432000000CCC4440000000000444CCC00000),
    .INIT_20(256'h00000000000000000003FFBB722000000000000000000000000003EAA6223000),
    .INIT_21(256'h000004888840000000000048840000000000000000000000333FFFA22BABE223),
    .INIT_22(256'h0000C8888C000000000000888C000000000000C88C0000000000488888840000),
    .INIT_23(256'h00004C474C3000C3000800113323000000C888888C8C8800000888888C000000),
    .INIT_24(256'h000000C04080000000004C0C4C00000000C0000CC4440C00000C4C88C4C00400),
    .INIT_25(256'h000000086800000000000884E488000000000088E88000000000000848000000),
    .INIT_26(256'h222EAAA662AEF333000000000000000000000C8CBECC8C000000000000000000),
    .INIT_27(256'h00000444444000000000000000000C00022AAAA62AA330000000000000000000),
    .INIT_28(256'h8FBE777777B7EBF88FBAFF7777FFABF88FBAFFF77FFFABF88FBAFFFFFFFFABF8),
    .INIT_29(256'h020C448EF844C020020C048AB440C02002CC044EF440C0208F767777777723F8),
    .INIT_2A(256'h004888888884440000000084484400000000048848440000020C044AB840C020),
    .INIT_2B(256'h0000000000000000000004000040000084000082000000480084400000044800),
    .INIT_2C(256'h044CC0555508C4404C8DD144441998C4044C8055550CC4404C899144441998C4),
    .INIT_2D(256'hEEEEFFAAEABFAAEF8CCCC00003EAAFDD0033333D9BEE67770000FEFBEFBAAABB),
    .INIT_2E(256'hA222A02AA2112332A2C000C88C0000000000000000080080D9BAAEEA22230002),
    .INIT_2F(256'h8102A02AA2112332808080C88C0000008903E02AA2112332888000C88C000000),
    .INIT_30(256'h300001D3311332A000000040000C800000110067711332A080000000000C8000),
    .INIT_31(256'h0000008FB80000000000000000000000110100E3311332A000000000000C8000),
    .INIT_32(256'h1110233D9F3232000000000000000C8010000323311332A000000800000C8000),
    .INIT_33(256'h000000448400000000CC88AAAA88CC0011123F99332200000000000000000000),
    .INIT_34(256'h8444444440000000BBC88CFFFFFF8C8C000000000000000000000055A5000000),
    .INIT_35(256'h00000000000C888888888888CCC0000088888888CCC000008444444440000000),
    .INIT_36(256'h00000000000C000000000000000CC00000000000000CC00000000000000C8800),
    .INIT_37(256'hBBBBC88CC88000008888C88DD88000008888C88CC88000008888CC4444C00000),
    .INIT_38(256'h00000288A22B0000000000080200080000005000000000000000A80080000000),
    .INIT_39(256'h2A2A0A0A0000015015105500001010000000005455500000AAA0AAABAAAA0BFC),
    .INIT_3A(256'h5500000000004000055400000000000000000000555540000000540080000000),
    .INIT_3B(256'h00000000555000000000000015500000000000005555555400000000AAAAABFC),
    .INIT_3C(256'h554550005555555055550000000000000000555555555555550000000000A800),
    .INIT_3D(256'h55540555555555555541000000000000400005555055555555550000AAAAAAAA),
    .INIT_3E(256'h0000000000000000000000000000000014010000154555555555555050000000),
    .INIT_3F(256'h0000000000000000000000000000000045501400555455015555555555550000),
    .INIT_40(256'hA8559555555505550055A95500000000A800800000050005A955A905AAA00000),
    .INIT_41(256'hA0000000A8000000000000000000000000005555005500000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000045501400555455005540500040004000),
    .INIT_43(256'h000000000000AA80A555955505555555A855955555555555A955955501550000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000005555555555555500000000000000),
    .INIT_46(256'h0000000000000000000000000000A800800000050005A955A905AAA000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B854B814B814B894B814B814B814B814B814B854B854B854B814B800B80000),
    .INIT_4B(256'h002884B854B854B854B814B814B814B814B814B814B814B854B854B814B814B8),
    .INIT_4C(256'hAFFCAFF4AFFC0FFCAAAA0FFC0FFC0FFC0FFC40FC55558555855500BE00000000),
    .INIT_4D(256'h0000002F855585551555503C0FFC0FFC0FFC8FFC0000000055554015AFFC0FFC),
    .INIT_4E(256'h5AAA5AAA002A5A80AA141A845AA85554555455555555F85B0003000000000000),
    .INIT_4F(256'h000000000003BE1B55575555555455545A805A8A000000005AA05A805AAA5AA0),
    .INIT_50(256'h4E08FE0824080000AAAAFE00FE085555155515B82FB800020000000000000000),
    .INIT_51(256'h00000000000000000BF81598155555552408FE040000FE00FE28FE08FE08FFA0),
    .INIT_52(256'hE552E513E555E500E52AE513E513E555E56E02FE000000000000000000000000),
    .INIT_53(256'h0000000000000000000000EFE56EE555E555E513E510E513E517E525E524E513),
    .INIT_54(256'h0002000200020002000200020002000200020000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000002000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h08002000204C002020000080012000080008000200020010C000C00030040000),
    .INIT_69(256'h00080003000300008000C000300130000C00030010080004C000030002003000),
    .INIT_6A(256'h30020200000300080000002000080008000800200C0020200100C00048000020),
    .INIT_6B(256'h00020004C00008000200120000C00480FF00200020000800080100C000480040),
    .INIT_6C(256'h404C0000254431402000C44C0000420001080000C004020000300008000C0043),
    .INIT_6D(256'h1200100C0004C004030001300010C0010300024080001510C000095043000005),
    .INIT_6E(256'h0000154555555555555555555555555555555555555555555555555400050000),
    .INIT_6F(256'h0040040040040005101054555514404100010400545054000015140015005054),
    .INIT_70(256'h0000000000000000000001455000000140001150005555100451045000015400),
    .INIT_71(256'h0000000000000000000000000540014155555550000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h01080000C004020000300008000C004300020004C00008000200120000C00480),
    .INIT_75(256'h0300024080001510C000095043000005404C0000254431402000C44C00004200),
    .INIT_76(256'h4C004030000200100C0000300100C0001200100C0004C004030001300010C001),
    .INIT_77(256'h04C00402000130010080000C004020001200100C0000C004030001200100C000),
    .INIT_78(256'h0002000080008000200030010C000C000200020000800080FFFFFFFC80100C00),
    .INIT_79(256'h15002015013015013054008540315121130010C000C000200020010C00080002),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],o_DOUT[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(RAM_reg_1_1),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_i_1__1_n_0,RAM_reg_0_i_1__1_n_0,RAM_reg_0_i_1__1_n_0,RAM_reg_0_i_1__1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ROW_ADDR[0]_rep_i_1 
       (.I0(\CHARRAM_PX7/prev_ras ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ROW_ADDR0));
  LUT2 #(
    .INIT(4'h1)) 
    charram_cas_n_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(charram_ras_n));
  FDRE prev_cas_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(charram_cas_n),
        .Q(\CHARRAM_PX7/prev_cas ),
        .R(1'b0));
  FDRE prev_ras_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(charram_ras_n),
        .Q(\CHARRAM_PX7/prev_ras ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized0
   (o_DOUT,
    i_EMU_MCLK,
    RAM_reg_1_0,
    RAM_reg_1_1,
    ADDR,
    CPU_DOUT,
    RAM_reg_1_2);
  output [3:0]o_DOUT;
  input i_EMU_MCLK;
  input RAM_reg_1_0;
  input RAM_reg_1_1;
  input [13:0]ADDR;
  input [3:0]CPU_DOUT;
  input [0:0]RAM_reg_1_2;

  wire [13:0]ADDR;
  wire [3:0]CPU_DOUT;
  wire RAM_reg_1_0;
  wire RAM_reg_1_1;
  wire [0:0]RAM_reg_1_2;
  wire i_EMU_MCLK;
  wire [3:0]o_DOUT;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX1/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000100001041000010410000040000001001000010410000000000301401),
    .INIT_01(256'hB7770000BD571004BFFF00012A00000000001004000040000000104100001041),
    .INIT_02(256'hB7771001B7F70041BFFF1041B7FF1001B5771001B7F71041BFFF0400B5570000),
    .INIT_03(256'hB5571001BF770004BFFF0004BF771000BFFF0000B5571001BFFF0000B7770040),
    .INIT_04(256'h555505003FFF04003FFF1000BFFF0001BFD71041BFFF0001BFFF1001BF5F0001),
    .INIT_05(256'h0000400414005000500055554111000000000140001414014104000400140404),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00104100000040000000400000000000500000000000000050000000),
    .INIT_08(256'h0CC48844C4C000000CC48844C4800000CCC48844C48000000CC48844D7800000),
    .INIT_09(256'hCCC088C48C000000CCC088C8C8000000CCC088C488C00000CCC088C488C00CC0),
    .INIT_0A(256'hCCC08AF440000440CCC488C48C000000CCC484C48CC00000CCC4C48C48C00000),
    .INIT_0B(256'h00000000000000000000CCC42248C0000000CCC40448C000CCC08ED59AC00CC0),
    .INIT_0C(256'hCC4000000000000000000000000000000000CFF6122200000000CCC433300000),
    .INIT_0D(256'h000000000000000043C0004000000000CCC0000000000000CC40000000000000),
    .INIT_0E(256'h00000C301424A84484DAEFB7F77A285878B4F8C82838043C3F2C8040B0000128),
    .INIT_0F(256'h000020082C0010203050C82C3030B01000302014243000001000000000000000),
    .INIT_10(256'h000004000040000004C802CFFF348C8000800AAEEE8C000008C8840CF44C4888),
    .INIT_11(256'h200A808044041001004C40000004C40000C84CCCCCC48C00000008CCCC400000),
    .INIT_12(256'h20C68974CB58D0012002052FF69010012042C91595149841200E848044041481),
    .INIT_13(256'h00A450A6DEA500000000024448E4000000644540D748800083284EE872C54110),
    .INIT_14(256'h0484CCF2BAD910000484CCF6BADD100000000408048000008AE87EE872E58964),
    .INIT_15(256'h55C50CC01848000055C50110184800000484CCFEFE1110000484CCFEBAD11000),
    .INIT_16(256'h00408000C4C820201E33003C1864B848043470ECD80C14183808F0B0050A0303),
    .INIT_17(256'h0000000000000000000008F81818280020102030003020100000000000000000),
    .INIT_18(256'h0CC8598BB891400000C8418888A48C00000484548B8C0000000000CD50000000),
    .INIT_19(256'h000010044CD5000000010004488113230004010061773340800080726F180000),
    .INIT_1A(256'h040C8C437400404000C08C0770C4440063E6BBA884020040044444CC46CCCCC0),
    .INIT_1B(256'h4C0020CF340100404CCC888B74444C0440CC888BF8448000840CC8877404C400),
    .INIT_1C(256'h00004F77C44E44000000180C4C0400000001308000D00000000000EC85F05004),
    .INIT_1D(256'h088888A66A88888008888022220888800CC0003223000CC0DCB466F4851330B3),
    .INIT_1E(256'h0000000C8000000000000004C00000000207320FF02370208C865579975568C8),
    .INIT_1F(256'h0000000000000000BD546757C9C4401300000044CC000000000000CC88000000),
    .INIT_20(256'h000000CCC000000000019A44920000000000000CCC000000000000D25D820000),
    .INIT_21(256'h0004C4D11D4C40000000480CC0840000000000CCC00000002112B4F9BF6E3313),
    .INIT_22(256'h0004C40C40000000000004C04C0000000000000084000000004C5D3003D5C400),
    .INIT_23(256'h80000808080000000008000321100000000444444C4C4000008008C400000000),
    .INIT_24(256'h000000000080000000000000800000000000CC004CCC40000300C0C48CC20000),
    .INIT_25(256'h00000004E40000000000808CEC80800000000048E840000000000004C4000000),
    .INIT_26(256'h30152519C9E3A112000000000C80000000000CCCBFCC84C00000000080000000),
    .INIT_27(256'h0000008008000000000000CCC00004000301E1598DF01000000000CCC0000C00),
    .INIT_28(256'h7FCDBB73337BD4F77FCDFFF33FFFD4F77FCDF37FF73FD4F77FCDF377773FD4F7),
    .INIT_29(256'h00304C0330C403000030C8C0C4C4030000F04C4FF4C403007F8DBB73337B98F7),
    .INIT_2A(256'h0484DD554C488840004848804C08000000048C88CCCC400000304C4C0C8C0300),
    .INIT_2B(256'h000000000C400000010000000000001000000045044000000000000400000000),
    .INIT_2C(256'hC8CC80EFFE0CCC8C08FEB2ECCE27EF80C8CCC0EFFE08CC8C08FE72ECCE2FEF80),
    .INIT_2D(256'hEFEFDFF1654FDFF444C0CC0C41D9F7750003213254FDEE4700043673693AA988),
    .INIT_2E(256'h5191200D120100239230C048804000000000000000008484F53D6B2613200001),
    .INIT_2F(256'h4191000D1201002380000048804000004000000D120100237444004880400000),
    .INIT_30(256'h1100012313323010000000C0000040000023002313333010CC00000000008000),
    .INIT_31(256'h000000470400000000000000000000001201203032233010C0000000000C4000),
    .INIT_32(256'h1122232A63301100C000000000008480230000232223301000000C0000004000),
    .INIT_33(256'h00000040040000000004C4F10F4C4000111236E2330210000000000000000000),
    .INIT_34(256'h0C88844000000000AAC88CFFFFFF8FEF00000000000000000000005005000000),
    .INIT_35(256'h00000000000C448C0000000000000000004488CC04800000CCCCCCCCC0000000),
    .INIT_36(256'h00000000000C000000000000000CC00000000000000C400000000000000C448C),
    .INIT_37(256'h5555055FF55000004444045EE54000004444055FF5500000444401DBBD100000),
    .INIT_38(256'h5FAB0008609602000000000800000000000039900000A0005FAA95FA557FCEFA),
    .INIT_39(256'h56A908205556682B413E91270206B31956945B39A540000005053FD61660A315),
    .INIT_3A(256'h44F000000000FEA52A95000228F3A95456BEA555556A03C0DC2540005540E000),
    .INIT_3B(256'h569455A09540000007EA6599094695B669AF3FF90556A51700009A7B1660A315),
    .INIT_3C(256'hC15F039584945557156A5A69A5969566AE950454D550815A57C0000050009500),
    .INIT_3D(256'h4007305041A915411503000057A59555569585A40581AA56A5550FC005057FD6),
    .INIT_3E(256'h5E95957BB955556555545B9B9A655755BCF86577FFBCAAAA415A557C30005400),
    .INIT_3F(256'hEA55BEB596A5F395555456D955555555FC3A5A95F003540F96A545554541C000),
    .INIT_40(256'h95C0555AA015CE145FC59505C40055AA95A7557DCEFE5FAB955A554C55405000),
    .INIT_41(256'hA000000055685FAB0000000016B6295F63F9055A0D5500000000000000000000),
    .INIT_42(256'h0000000000000000554056D856585554FC3A5A94500C540C96E04E0049003000),
    .INIT_43(256'h000000000000565495F15555CC54500095D45554C56A55AA955A5559CEC95000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h000000000000000000000000A9549566BA950458D550815A5400000000000000),
    .INIT_46(256'h00000000000000000000C40055AA95A7557DCEFE5FAB955A554C554050000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42CD42CD42CD42CD42CD42CD42CD42CD42CD42C142C542C542C542C03AC0000),
    .INIT_4B(256'h0000002C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD42C),
    .INIT_4C(256'h0FFD5FFE5555DFFDD55EDFFDDFFDDFFDDFFD37FD5555C555C555038000000000),
    .INIT_4D(256'h0000000E8155C555C55554DEDFFDDFFDDFFDDFFDD55E555ED55537750FFDDFFD),
    .INIT_4E(256'hEA50EA55C0D5EA505544EA54EA50555455545555555501520002000000000000),
    .INIT_4F(256'h00000000000338025551555550045554555CEA5C55455555EA51EA57EA50EA54),
    .INIT_50(256'h07B0555500550001555593B093B05555155515C1E02C000E0000000000000000),
    .INIT_51(256'h000000000000000000EC152C155555554055934155419355938053B053B093B0),
    .INIT_52(256'h8554850585008500850B850D85068555854B0E0B000000000000000000000000),
    .INIT_53(256'h000000000000000000000008854B855585558506850B85068506854085408506),
    .INIT_54(256'h5403110311031003100300030003000300030000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000003000300030003100300030503000300030003),
    .INIT_56(256'h0001000000010000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000001000100000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h06986A2831AA0816A0DEA18616A3721981A8DC86216A3721289A8DC866281041),
    .INIT_69(256'h7EA8DC86626A3721A81A8DC86626A3721BDFAA082618A09AA3716AA98306AA86),
    .INIT_6A(256'h60826AAA01868DD5A81EA81E8DF9860F820B18161A3796A8DEA18A09A8285863),
    .INIT_6B(256'hA26A37CA86061BDC86A16A3721989A8DFFC84216A3721A81A8DEA18609A837A8),
    .INIT_6C(256'hA9AAAA0800386BC868A1A5AA8DEC868DCA18605A8376860816A3721A81A8DC86),
    .INIT_6D(256'h6A0DEA18A09A837A860826A0DFA183776AA37C1AAA376A21AA86000186AA8DDA),
    .INIT_6E(256'h02A800016A84A561696056828612125212882895A96A59682212112052815694),
    .INIT_6F(256'h00AAA8281552AA001555552AAA0000550AAA055554AAA8140002A0002AA05554),
    .INIT_70(256'h000000000000000000000AA0054000004AAA855554AAAA85555500AA80055400),
    .INIT_71(256'h00000000000000000000000AA028015400000010000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'hCA18605A8376860816A3721A81A8DC86A26A37CA86061BDC86A16A3721989A8D),
    .INIT_75(256'h6AA37C1AAA376A21AA86000186AA8DDAA9AAAA0800386BC868A1A5AA8DEC868D),
    .INIT_76(256'hA837A860826A0DEA18E09861DE6A83826A0DEA18A09A837A860826A0DFA18377),
    .INIT_77(256'h9A837A861826A0DEA18209A837A862826A0DEA18209A837A062826A0DE818A09),
    .INIT_78(256'h616A3721089A8DC86A16A3721A85A8DC86216A3721085A8DFFFFFFFE8DEA18A0),
    .INIT_79(256'h0006A3FFF6A2AAA6A1555A8006A3F6A26A3721A89A8DC86206A3721A89A8DC86),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,ADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],o_DOUT[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(RAM_reg_1_1),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_2,RAM_reg_1_2,RAM_reg_1_2,RAM_reg_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX1/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000500C05555000051550000155400005015000055550000000000305555),
    .INIT_01(256'h033000000C001004000000150000000000001004000040000000515500005555),
    .INIT_02(256'h0330555503F055550000555503FC55550030555503F055550000140000000000),
    .INIT_03(256'h000055550F305554000055540F3055540FFC5554000050050000000003305554),
    .INIT_04(256'h000055000FFC5554000055540FFC00050FC051550FFC5555000055550F0C5555),
    .INIT_05(256'h0000400414005000500055554111000000000540001454054104000400144404),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00104100000040000000400000000000500000000000000050000000),
    .INIT_08(256'h2A848888C44000002A848888C4400000EA848888C44000002A848888D5400000),
    .INIT_09(256'hEA8488C444800000EA8488C444000000EA8488C444C00000EA8488C444C44440),
    .INIT_0A(256'hEA848BE770000440EA8488C444800000EA8488C444400000EA84888C44400000),
    .INIT_0B(256'h00000000000000000000CCC4BB8880000000CCC488888000EA848BF777C44440),
    .INIT_0C(256'hDDDC000000000000999C0000000000000000CEE6222200000000CCC422230000),
    .INIT_0D(256'h0000000000000000BFC000CC00000000555C000000000000DDDC000000000000),
    .INIT_0E(256'h0000000414141454545454541454945454545454949424101516004000202114),
    .INIT_0F(256'h0000102010041410105050909414509020101414141420201000000000000000),
    .INIT_10(256'h000C08000080C0000C888BBEEAAB88C00C888BBFFB88C0C00C88888FEB88C88C),
    .INIT_11(256'hECCACCCC8C8CA88A00C88C0000C88C000088C8CCCC8C8800000008CCCC80C000),
    .INIT_12(256'h208ED9DEA999A00220021DD99991200220CE99999D9DA8C220CA99DD9D9DA882),
    .INIT_13(256'h00ECFF99EABA8000000002C8AAAC000000E88BAAA9F88000CEF8FE9A99EE8BAC),
    .INIT_14(256'hBB58CFF6766A3000BB58CFF67666300000000CC8888000008EB8EE9A99EE8BE8),
    .INIT_15(256'hBBCBC55CF8880000BBCBC99CF8880000BB58CFFEF6223000BB58CFFE76623000),
    .INIT_16(256'h0040408044441818151928141454546464545414141014140414404005050101),
    .INIT_17(256'h0000000000000000000000409010102010101010201010101000000000000000),
    .INIT_18(256'h0888EFCDDCFE888000888ACCCCE88800000C88A88EC8C0000000CC8AA8880000),
    .INIT_19(256'h000CFFBBBFBB88800003FFBBBBBAAB9D000CCFFBA2B99980CCCC83FD9B28888C),
    .INIT_1A(256'h0CC8C887744088C0CCCC8C4774C88C8877FABBABBBFFCCC0088BBBBFBBCCCCC0),
    .INIT_1B(256'hC800208998020088C8C8888BB8888C8CCC88888BF88C8000CCC88C8BB84C8800),
    .INIT_1C(256'h00008EABFBBF440000003B8FBFF8888000033BB333A998C0000000FFBAFD9888),
    .INIT_1D(256'h0CCCCCFBBFCCCCC00CCCC033330CCCC00CC0003333000CC0DD7666F999DFFDF3),
    .INIT_1E(256'h00000004000000000000000040000000033A32066023A330C88BBBA77ABBB88C),
    .INIT_1F(256'h00000000000000006EAAAB9BF7444032000000CC4400000000000044CC000000),
    .INIT_20(256'h000000CCC00000000003FFBB220000000000000CCC0000C0000032AAA6620000),
    .INIT_21(256'h00000448844000000000004444000000000000CCC00000003333FFA22BAB2222),
    .INIT_22(256'h000C8888C000000000000C8888000000000000C88C0000000000448998440000),
    .INIT_23(256'hC0300CCCCCC000000008000333300000000CCCCCCCCCC00000C8888C00000000),
    .INIT_24(256'h0000000000C0000000000000C00000000000880CC444C0000100808CC4730000),
    .INIT_25(256'h00000008E80000000000884C6C48800000000084E480000000000008C8000000),
    .INIT_26(256'h222EAAA662AEF333000000000800000000000CCCBFCC8CC00000000080000000),
    .INIT_27(256'h0000044884400000000000CCC000C8000222AAA26AA33000000000CCC0000800),
    .INIT_28(256'hBFBC77777773CBFBBFB8BFF77FFB8BFBBFB8BFFFFFFB8BFBBFB8BFFFFFFB8BFB),
    .INIT_29(256'h002C448BB844C200002C04484400C20000EC00477400C200BF747777777303FB),
    .INIT_2A(256'h000840000488840000048088848000000000040044440000002C00448440C200),
    .INIT_2B(256'h0000000008000000000000800800000000008001824800000000008008000000),
    .INIT_2C(256'h04CCC1577518CC4044CDF155551BDC4404CC8157751CCC4044CDB155551BDC44),
    .INIT_2D(256'hFFFFEFAAEB8AEEF48CCCCC4443EAEF9D00111131D9BEE677000CFABFEFBAAABB),
    .INIT_2E(256'hA2E2203A22111131AE2080C88C4000000000000000008C8CD9BAEF2A22300002),
    .INIT_2F(256'h82E2203A221111318C0000C88C4000008000003A22111131A88800C88C400000),
    .INIT_30(256'h330001131111322000000440000C8080001100271111322088000000000C8080),
    .INIT_31(256'h000000BEBB000000000000000000000013011021111132204000000000088080),
    .INIT_32(256'h1111231D91322200800000000000C880110000231111322000000800000C8080),
    .INIT_33(256'h000000459400000000CC88AAAA88CC001111399113223200C000000000000000),
    .INIT_34(256'h8444444440000000BBC88CFFFFFF8FBF000000000000000000000055A5000000),
    .INIT_35(256'h00000000000C8888000000000000000088888888CCC00000CCCCCCCCC0000000),
    .INIT_36(256'h00000000000C000000000000000CC00000000000000C800000000000000C8888),
    .INIT_37(256'hAAAACBBFFBB000008888C89DD98000008888CBBFFBB00000BBBBCBF77FB00000),
    .INIT_38(256'hA0000008A0BE02000000030800000000000040000000AC00A000AA00AA80B000),
    .INIT_39(256'hAAAB08200000014014405440005004400000004055540000AAFAAAAAAAAAAEFF),
    .INIT_3A(256'h55000000000000001554000101040000000000005555540011405500AA80A000),
    .INIT_3B(256'h00000000555400000000000005500000000040005555555400000000AAAAAEFF),
    .INIT_3C(256'h15505400555555545555000000000000000055551555555554000000A000AA00),
    .INIT_3D(256'h55544555555555555554000000000000400015555515555555555000AAFAAAAA),
    .INIT_3E(256'h0000000000000000000000000000000001010000000155555555554144000000),
    .INIT_3F(256'h0000000000000400000000000000000001400000055455505555555555550000),
    .INIT_40(256'hAA15AA95A555B055A015AA55B000A000AA00AA80B000A000AA55AA91A800A000),
    .INIT_41(256'hA0000000AA00A000000000000000000004005555015500000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000001400000555155505500500050004000),
    .INIT_43(256'h000000000000A000AA05AA95B155A555AA15AA95B555A555AA55AA95B015A000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000005555155555555540000000000000),
    .INIT_46(256'h00000000000000000000B000A000AA00AA80B000A000AA55AA91A800A0000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B814B814B814B814B814B814B814B814B814B814B854B854B854B802F80000),
    .INIT_4B(256'h0000E0B854B854B854B814B814B814B814B814B814B814B854B854B814B814B8),
    .INIT_4C(256'hAFFC0FFD00000FFC00050FFC0FFC0FFC0FFC03FC55558555855502F800000000),
    .INIT_4D(256'h0000000BF15585558555540F0FFC0FFC0FFC0FFC0005000515550305AFFC0FFC),
    .INIT_4E(256'h5AAA5A8000005A8000045A845AAA5554555455555555E15B000B000000000000),
    .INIT_4F(256'h0000000000022F8B555B55555AA4555400005A80000500005AA85AA05AAA5AA0),
    .INIT_50(256'h92080000090000000000FE08FE085555155515F1BEB8000B0000000000000000),
    .INIT_51(256'h000000000000000003B815B8155555554900FE040004FE00FE283E083E08FE08),
    .INIT_52(256'hE554E510E500E500E515E520E513E555E56E0BEE000000000000000000000000),
    .INIT_53(256'h00000000000000000000002FE56EE555E555E513E515E513E513E549E549E513),
    .INIT_54(256'h0002000200020002000200020002000200020000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000002000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h154C3F6044CF1043300070C823300B0E04CC02C3423300B0208CC02C382C0000),
    .INIT_69(256'h04CC02C3823300B0E04CC02C3823300B0E01F330430C810CF00633F605A33FC8),
    .INIT_6A(256'h310733D815C3C00860436073C004D81CD41C60770F00033C0070C810CC308C3C),
    .INIT_6B(256'h8233006CCC130E02C3823300B0E08CC0FF2C0423300B0E04CC0070C810CC001C),
    .INIT_6C(256'h5CCFFF506D7C3C0C3C30F0CFC001C3C0170C810CC001C31043300B0E04CC02C3),
    .INIT_6D(256'h3300070C810CC001C31043300070C00233F000CCFF003A30FFC81CABC3FFC00D),
    .INIT_6E(256'h5402802A5AA816A1A5A08528104848284A12A15AAA5962548484844A92A055A4),
    .INIT_6F(256'h55400A81000000A0500054000AAAA81540000000AAA0AA155555015540AAA055),
    .INIT_70(256'h00000000000000000000A815400000282000040AA80000AAA0055540AAA81555),
    .INIT_71(256'h00000000000000000000002AAAAAAA8155555550000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h170C810CC001C31043300B0E04CC02C38233006CCC130E02C3823300B0E08CC0),
    .INIT_75(256'h33F000CCFF003A30FFC81CABC3FFC00D5CCFFF506D7C3C0C3C30F0CFC001C3C0),
    .INIT_76(256'hCC001C31043300070C810C33007CC2043300070C810CC001C31043300070C002),
    .INIT_77(256'h0CC001C32043300070C410CC001C32043300070C410CC001032043300040C810),
    .INIT_78(256'h823300B0108CC02C3823300B0E08CC02C3423300B0108CC0FFFFFFFCC0070C81),
    .INIT_79(256'hAAA331555331555331554CC5533003303300B0E08CC02C3413300B0E08CC02C3),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,ADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],o_DOUT[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(RAM_reg_1_1),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_2,RAM_reg_1_2,RAM_reg_1_2,RAM_reg_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized1
   (o_DOUT,
    i_EMU_MCLK,
    RAM_reg_1_0,
    RAM_reg_1_1,
    ADDRARDADDR,
    CPU_DOUT,
    o_DOUT1);
  output [3:0]o_DOUT;
  input i_EMU_MCLK;
  input RAM_reg_1_0;
  input RAM_reg_1_1;
  input [13:0]ADDRARDADDR;
  input [3:0]CPU_DOUT;
  input o_DOUT1;

  wire [13:0]ADDRARDADDR;
  wire [3:0]CPU_DOUT;
  wire RAM_reg_1_0;
  wire RAM_reg_1_1;
  wire i_EMU_MCLK;
  wire [3:0]o_DOUT;
  wire o_DOUT1;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX2/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000100100001041080010410000040000C01041000010410002000400001101),
    .INIT_01(256'hBFFF0000BFFF4551BFFF00012AA0000000004141000040000000104100001041),
    .INIT_02(256'hBD571001B5570041BFFF1041BFFF1001BFFF1001BFFF1041BFFF0100BFFF0000),
    .INIT_03(256'hB7F71001BF570010BFFF0010BD771000BFFF0000BF771001BFFF0000B7770040),
    .INIT_04(256'h555500503FFF01003FFF1000BFFF0001BFFF1041BFFF0001BFFF1001B5FF0001),
    .INIT_05(256'h5000501404005550500055554111040055540140555411011104001000140110),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00104100000040000000400000000000500000000000000050000000),
    .INIT_08(256'h0CC0C8844C4000000CC0C8844C400000FCC0C8844C4130000CC0C8845F400000),
    .INIT_09(256'hFCC08F10CC000000FCC08F2000C80000FCC08B20004C0000FCC08B2000000000),
    .INIT_0A(256'hFCC0EFE110000000FCC00CCC48C00000FCC0084C48400000FCC00C48C4400000),
    .INIT_0B(256'h00000000000000000000FFF40748C0000000FFF466884000FCC0EC3311000000),
    .INIT_0C(256'hDDD4000000000000FFF40000000000000000DDD5011000000000FFF411221000),
    .INIT_0D(256'h0000000000000000BEC00CC000000000DD54000000000000DD54000000000000),
    .INIT_0E(256'h000C00721538080C4A50A439CD7E3E2C4FBB3708142C34313420C00040340810),
    .INIT_0F(256'h00000830040418243018F0243404042030201404283C38201000000000000000),
    .INIT_10(256'h0000409769040000000CABA99159A00008C700B7F38E0000080CAC2E4004C888),
    .INIT_11(256'h202AB3B37737000100000C4004C0000000C884CCCC488C000008CC0000CC8000),
    .INIT_12(256'h20E6BB737737C001202237FBB37300012062FB37B7378841202EB7B377370481),
    .INIT_13(256'h00A654DCEF614000000002444D400000002854514578400003284E5665C57110),
    .INIT_14(256'hFF89F23D98D02000FF89F23D98D0200000000080880000000EEA7E5665E5A960),
    .INIT_15(256'h44F44994238C000044C44FF423800000FF89F23DDC102000FF89F23D58902000),
    .INIT_16(256'h000080C0C00408091E10333C1824380CF8F8E4323F012E20242010043A0F0C03),
    .INIT_17(256'h000000000000000010080C3C1020301020201020202010100000000000000000),
    .INIT_18(256'h00C869FC4711408000C841CD54248C00000484048B080000000000CD50000000),
    .INIT_19(256'h000000444C001100010080448E9101120005080753412310000020311711C000),
    .INIT_1A(256'h040CC4CECDC84000010880CECDC8400073E7B988840120400044400444464440),
    .INIT_1B(256'h4C0020122101004004CC88894744004004CC898A45480000040CD8864D444000),
    .INIT_1C(256'h0000000F44C420000003224CC0401100000230401131320000002408E301FEC0),
    .INIT_1D(256'h0080EEA99AEE08000080EE2112EE08000088223113220800DCF8667F443303B0),
    .INIT_1E(256'h0000000C8000000000000004C0000000E87231044013278E8464756446574648),
    .INIT_1F(256'h0000000000000000D985776FA98C40C200000004C00000000000000C80000000),
    .INIT_20(256'h000000C70004000000019A40920000000000000C700000400000305259030000),
    .INIT_21(256'h0004C19DD91C40000000448008440000000000C700000000211397FABF623100),
    .INIT_22(256'h000C40C40000000000000C80C400000000000003B4000000004D5F0110F5D400),
    .INIT_23(256'h00B82082802B00001000800000000000000000000000000000048C8000000000),
    .INIT_24(256'h0000000C0C0000000000008000000000000C0F4C0440000022800EC048233C00),
    .INIT_25(256'h00000000E0000000000808CCDCC8080000000048D840000000000000C0000000),
    .INIT_26(256'h0011E51D8293211000000000044800000000088C8E0400800000000080000000),
    .INIT_27(256'h0000000CC0000000000000C700044800000121595ED01000000000C70000C400),
    .INIT_28(256'h7F5FF5511DDF75F77F5FF1DDDD1F75F77F5FF111111F75F77F5FF111111F75F7),
    .INIT_29(256'h000C08DEEF808000000CC49A6F4C8000000CC7D22F7C80007F5BB4433EEBB9F7),
    .INIT_2A(256'h00493C7FD55CCC40004044915508000000048CCCC4C44000000CC4D6AB4C8000),
    .INIT_2B(256'h00000000084C000000300C0000C00300004C44434100400000004C0C00C40000),
    .INIT_2C(256'h0BC8863DF36CCCB0008EFB3EE37FE8000BCCCE3DD3A88CB0008EF73EE3FFE800),
    .INIT_2D(256'h1FDBDFF55775FF47CCC8C00C4DD1FF75003333321DCFCEE400007A06DF3AA988),
    .INIT_2E(256'h08004001120010308D2B40488C8480000000000000000888EDF5A32263200000),
    .INIT_2F(256'h1911100112001030AC0840488C8480000800100112001030874440488C848000),
    .INIT_30(256'h0100122203213010000008C0004440000022303322213110CC00000000444C00),
    .INIT_31(256'h000000542500000000000000000000002200122011223010C000000000444000),
    .INIT_32(256'h1102232512301000C000000000080400230000331113301000000C0000444000),
    .INIT_33(256'h00000040140000000004C4F33F4C400011027E11230113000000000000000000),
    .INIT_34(256'hCDECCCCCC000000099C88C3333338FDF000000000000000000000050C5000000),
    .INIT_35(256'h00000000000F98C40120000000000000016488CC04800000016888CC04800000),
    .INIT_36(256'h00000000000C310000000000000C500000000000000C94C000000000000C98C4),
    .INIT_37(256'h0CCC477FF7700000CCCC457DD75000000CCC4BBFFBB000002EEE477FF7700000),
    .INIT_38(256'h1579A2A89558100800000C2000002308000EF9400000CF00157A056A556A11BA),
    .INIT_39(256'h3E8EFEE3556A905B654E4197001125E5554068B5AA50000034553DC110006734),
    .INIT_3A(256'h553C00000000FAA92AA50009612EA5546BFAA9A5941600FCFA99500054001180),
    .INIT_3B(256'h55406550A953000007FA196A0936AAEBA5AD40FE00056A45000056AF10006734),
    .INIT_3C(256'hFF1540E56518A95571565668A59555AB6655B1057000A0155540000015400550),
    .INIT_3D(256'h043F3C1500068165054000005E9596555655C69CE14AAA55AA95CFF034555DC1),
    .INIT_3E(256'h9E5A557FF55555A555405B5BA5A55F55BFCC557FE569FAAA5015AA5F3C005000),
    .INIT_3F(256'hEA65AAF55AA5CBE555405B9B556A55551FCF55A9FFFF79566556541551503000),
    .INIT_40(256'h05505715CF0511BC15750551118015690556556511BA1579055E5680EFD01540),
    .INIT_41(256'h2820000005501575000000000AE9256D803E80050A5500000000000000000000),
    .INIT_42(256'h000000000000000055405B90596D5550100F55A800BD795065C0490053400C00),
    .INIT_43(256'h000000000000EF600554571011B51550055557051186155A0555541611841540),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h000000000000000000000000A55455AB565511017000A0155500000000000000),
    .INIT_46(256'h00000000000000000000118015690556556511BA1579055E5680EFD015400000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42CD42CD42CD42CD42CD42CD42CD42CD42CD42C142C542C542C542C0E2C0000),
    .INIT_4B(256'h0000802C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD42C),
    .INIT_4C(256'h0FFDDFFFFFFFDFFDDFFFDFFD1FFDDFFDDFFDDFFD5554C555C5550E0100000000),
    .INIT_4D(256'h000000038055C555C555553ADFFDDFFDDFFDDFFDDFFF0FFF7555F7DD0FFDDFFD),
    .INIT_4E(256'hEA50EA5FFFFFEA54EA50EA54EA5055545554555455550552003E000000000000),
    .INIT_4F(256'h0000000000000E025553555555145554555CEA5CEA51EA50EA50EA51EA50EA54),
    .INIT_50(256'h01B00001FFFF555193B053B093B0555515551555802C00380000000000000000),
    .INIT_51(256'h0000000000000000002C152C155555555055937D934193B0938013B013B093B0),
    .INIT_52(256'h85558500853F8555850E854385068555854F380B000300000000000000000000),
    .INIT_53(256'h000000000000000000000008814B855585558506850E85018506855085508506),
    .INIT_54(256'h1103110311031003100300030003000300030000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000003000300030003100310031103000300035503),
    .INIT_56(256'h0000000000010000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000001000100000001),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h1544234450CD0453354110A11335060844CD014111335050444CD01411148208),
    .INIT_69(256'h06CD418111335050444CD418111335070441B3544108110CD505334845533481),
    .INIT_6A(256'h20453361154210148455445540148115511544550850533541308110CF444411),
    .INIT_6B(256'h1133507CD5110841C211335060444CD4FF18111334050844CD41208110CF5044),
    .INIT_6C(256'h54CD774455442D442D20B4CDD41442D4150A110CD50482844335050844CD4141),
    .INIT_6D(256'h33D41108110CF5044204433D411084053344054CDF5055108A21155442C88415),
    .INIT_6E(256'h00000000C02804008000D208103045031C49030000440900C99BC97C000004A6),
    .INIT_6F(256'h0000000000000000000000000000000000000000100000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000100000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h150A110CD50482844335050844CD41411133507CD5110841C211335060444CD4),
    .INIT_75(256'h3344054CDF5055108A21155442C8841554CD774455442D442D20B4CDD41442D4),
    .INIT_76(256'hCF5048204433D01108110428412CD44433D41108110CF5044204433D41108405),
    .INIT_77(256'h0CF5048204433D41108110CF4044204433D01108110CF5044204433D41108110),
    .INIT_78(256'h11334050444CD414211335050444CD014211335050444CD0FFFFFFFFD0110811),
    .INIT_79(256'h155330555331555330550CC143304330335050444CD418211335050444CD4182),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],o_DOUT[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(RAM_reg_1_1),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({o_DOUT1,o_DOUT1,o_DOUT1,o_DOUT1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX2/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000100500005145000051450000140000805045000051450001000400005105),
    .INIT_01(256'h0FFC00000FFC45510FFC00050000000000304141000040000000514500005145),
    .INIT_02(256'h0C005005000001450FFC51450FFC50050FFC50050FFC51450FFC05000FFC0000),
    .INIT_03(256'h03F050050F0000500FFC00100C3050000FFC00000F3050050FFC000003300140),
    .INIT_04(256'h000015500FFC11000FFC50000FFC00050FFC51450FFC00050FFC500500FC0005),
    .INIT_05(256'h5000501404005550500055554111140055540540555451051104001000141110),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00104100000040000000400000000000500000000000000050000000),
    .INIT_08(256'h0AA488888C4000000AA488888C400000FAA488888C4110000AA488889D400000),
    .INIT_09(256'hFAA08A22EC000000FAA08A2220440000FAA08A2220440000FAA08A2220000440),
    .INIT_0A(256'hFAA0BAAE22000000FAA4C88C44800000FAA4C88C44400000FAA4C888C4400000),
    .INIT_0B(256'h00000000000000000000EEE4BAB880000000EEE4BB88C000FAA0BB2222000440),
    .INIT_0C(256'h555C000000000000777C0000000000000000FFE6222000000000EEE422223000),
    .INIT_0D(256'h0000000000000000BFC00CC000000000DDDC000000000000DDDC000000000000),
    .INIT_0E(256'h0000054515142454545955152555951464549494941515151410408050142410),
    .INIT_0F(256'h0000001404041414101044941424249010141414141414101000000000000000),
    .INIT_10(256'h00C8819999188C0000C8BAAAEAAAAC000C8A8BAEAABBC0000CC8BBEAB8888C8C),
    .INIT_11(256'h2CFAFFFFBFBFAB82000008888880000000888C8888C8880000C88C8888C88C00),
    .INIT_12(256'h20BEFBFFBBBBA30220323FBBBBB3230220FEBBBBBFBFABC220FABBFFBFBFAB82),
    .INIT_13(256'h00EFFFDDEAAAC000000002CBAAE000000028BAAAEDE8C0000EFBFEDDDDEEABA0),
    .INIT_14(256'hFF5BFABE66633000FF5BFABE66633000000000CC880000000ABBEEDDDDEEBBA0),
    .INIT_15(256'hBBFBC55CAE880000BBCBC77CAE8C0000FF5BFABEE6233000FF5BFABE66A33000),
    .INIT_16(256'h0000404040040405151A19141414142414141410101111141410101405050601),
    .INIT_17(256'h0000000000000000200000001414140410141414101010101000000000000000),
    .INIT_18(256'h0C88EB9AA9BE888000888A9999A88800000C88A99A88C00000000C8AA8800000),
    .INIT_19(256'h003FBBBBBFBBAA000333BBBBBAAA9991000FFBBAA3999B20CCCC23FD9B22C888),
    .INIT_1A(256'h0CF888FEEE8C8880CFC8CCFEEE8C888877FBBABBBBFFFCC00088B33BBBBB8880),
    .INIT_1B(256'hC8002011110200880C8888BAAA8888C00C88BABAAAC800000CC8A8BAAECC8000),
    .INIT_1C(256'h0000000FBBFF7000000223BFFFBBAA00003233F32231110000003FFBE311DDC0),
    .INIT_1D(256'h00CCBBFBBFBBCC0000CCBB3333BBCC0000CC333333330C009DF6667F99FFDFF0),
    .INIT_1E(256'h00000004000000000000000040000000BBAABA0440ABAABBCCFFEFA44AFEFFCC),
    .INIT_1F(256'h0000000000000000EAAABB9F674444C30000000C4000000000000004C0000000),
    .INIT_20(256'h00000089800C00000003FFBB620000000000000898000C80000022EAA2220000),
    .INIT_21(256'h0000044444400000000000044000000000000089800000003333FFA67AAF2230),
    .INIT_22(256'h0008888C00000000000008888C000000000000CAAC0000000000449999440000),
    .INIT_23(256'h00DC30F3CC3D000020008000000000000000000000000000000C88C000000000),
    .INIT_24(256'h0000000408000000000000C00C0000000008C6C8CCCC000033F0C78CCF312800),
    .INIT_25(256'h00000008E8000000000884CC6CC48800000000846480000000000008C8000000),
    .INIT_26(256'h3222AAAE6EBE333000000000000000000000088CBE88CCC00000000080000000),
    .INIT_27(256'h000000444400000000000089800C88000322EAA6EBB330000000008980008800),
    .INIT_28(256'hBFAFF666622FBAFBBFABBEEEEEEBBAFBBFABBEEEEEEBBAFBBFABBEEEEEEBBAFB),
    .INIT_29(256'h000B44677644B000000B0467720CB000000BC327723CB000BF677554400332FB),
    .INIT_2A(256'h000096910084000000088888088000000000044448400000000BC0277640B000),
    .INIT_2B(256'h000000000004000000000400004000000860204041004A000000440200440000),
    .INIT_2C(256'h44DDD93663999D44045DFF3553BFD54044D9993663DDDD44045DFB3553BFD540),
    .INIT_2D(256'h6FEBEFAAFBAAAF46CCC8C0444FEEEB9D003333311DDFEE67000CBBFFFFBAAABB),
    .INIT_2E(256'h1D008032221111108A2A80C888C440000000000000000888D9BEE322A2300000),
    .INIT_2F(256'h2E22203222111110A80880C888C440001D00E032221111108A8880C888C44000),
    .INIT_30(256'h33001111111132200000044000C4408000111023111132208800000000C44C80),
    .INIT_31(256'h000000AFAA000000000000000000000033001111111132204000000000C44080),
    .INIT_32(256'h111123191132200080000000000CC80011000023111132200000C80000C44080),
    .INIT_33(256'h000000559500000000CC88BBBB88CC001111B91113232200C0000000000000C8),
    .INIT_34(256'hFFFCCCCCC0000000BBC88C7777778FBF00000000000000000000005565000000),
    .INIT_35(256'h00000000000FB88C3330000000000000BBB88888CCC00000BBB88888CCC00000),
    .INIT_36(256'h00000000000C220000000000000CB00000000000000CB88000000000000CB88C),
    .INIT_37(256'h0FFCCAAFFAA00000CCCCCBBDDBB000003FFFCAAFFAA000002EEECAAFFAA00000),
    .INIT_38(256'hAA80A2A8BFA820080000082000002208000A00000000BAC0AA80AA80A800FF80),
    .INIT_39(256'h2A8AAAA20000050010105400004405000000010055550000AFFFABBEAAAAAAEF),
    .INIT_3A(256'h55400000000000001555000505400000000000005555550000005540A800FF80),
    .INIT_3B(256'h00000000555400000000000005400000000055005555555500000000AAAAAAEF),
    .INIT_3C(256'h00555500555555554555000000000000000005550555555555500000AA80AAA0),
    .INIT_3D(256'h55404155555555555555000000000000000015510550555555551000AFFFBBBE),
    .INIT_3E(256'h0000000000000000000000000000000000110000000005555555555041000000),
    .INIT_3F(256'h0000000000001000000000000000000050100000000045555555555555554000),
    .INIT_40(256'hAAA5A855BAD5FF81AA85AAA5FF80AA80AAA0A800FF80AA80AAA1A815AA00AA80),
    .INIT_41(256'hE8200000AAA0AA80000000000000000015401555055500000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000055500000550045505500500054005000),
    .INIT_43(256'h000000000000AA00AAA5A855FF85AA55AAA5A855FF95AA95AAA5A855FF95AA80),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000005555055555555550000000000000),
    .INIT_46(256'h00000000000000000000FF80AA80AAA0A800FF80AA80AAA1A815AA00AA800000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B814B814B814B814B814B814B814B814B814B894B854B854B854B80BB80000),
    .INIT_4B(256'h0000F8B854B854B854B814B814B814B814B814B814B814B854B854B814B814B8),
    .INIT_4C(256'hAFFC0FFD00000FFC0FFD0FFC8FFC0FFC0FFC0FFC5554855585550BE100000000),
    .INIT_4D(256'h00000002F85585558555550D0FFC0FFC0FFC0FFC0FFDAFFD055503C1AFFC0FFC),
    .INIT_4E(256'h5AAA5A8000005A845A805A845AAA5554555455545555855B002B000000000000),
    .INIT_4F(256'h0000000000030BEB5559555555945554AAA05A805A815AAA5AAA5AA85AAA5AA0),
    .INIT_50(256'h2408555400005550FE083E08FE08555515551555F8B8002F0000000000000000),
    .INIT_51(256'h000000000000000000B815B81555555552AAFE00FE04FE08FE284E084E08FE08),
    .INIT_52(256'hE555E515E500E555E517E548E513E555E5662FAE000000000000000000000000),
    .INIT_53(256'h00000000000000000000000FE16EE555E555E513E517E524E513E552E552E513),
    .INIT_54(256'h0002000200020002000200020002000200020000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000002000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h20000800800040C00442000020000800080002000200008000C0002000300000),
    .INIT_69(256'h0C00020012001080048000200020000800020000C0011200000C001048000100),
    .INIT_6A(256'h040C00203000002000C200C200300030802080C00200C0004200103000048000),
    .INIT_6B(256'h130000C0002000020002000080008000FF2000300008004C00020010200010C0),
    .INIT_6C(256'h0000540080000800080020004030008020001200100C00048001080008000200),
    .INIT_6D(256'h0000200102000108004480000300000800100800050080000541300000950020),
    .INIT_6E(256'h0000000000000000000000000000000044200000000000400410000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h20001200100C00048001080008000200130000C0002000020002000080008000),
    .INIT_75(256'h0010080005008000054130000095002000005400800008000800200040300080),
    .INIT_76(256'h0000C0044C000020011300000200100800002001020001080044800003000008),
    .INIT_77(256'h00000C0044C000430010200000C0040C000020010300000C0040C00042001030),
    .INIT_78(256'h0300008004C004200020000800480002000200108000C000FFFFFFFF00200103),
    .INIT_79(256'hA80002A80002A80002A0000A000280020000800080002000200008000C000200),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],o_DOUT[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(RAM_reg_1_1),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({o_DOUT1,o_DOUT1,o_DOUT1,o_DOUT1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized2
   (D,
    i_EMU_MCLK,
    RAM_reg_0_0,
    RAM_reg_1_0,
    ADDRBWRADDR,
    CPU_DOUT,
    WEA);
  output [3:0]D;
  input i_EMU_MCLK;
  input RAM_reg_0_0;
  input RAM_reg_1_0;
  input [13:0]ADDRBWRADDR;
  input [3:0]CPU_DOUT;
  input [0:0]WEA;

  wire [13:0]ADDRBWRADDR;
  wire [3:0]CPU_DOUT;
  wire [3:0]D;
  wire RAM_reg_0_0;
  wire RAM_reg_1_0;
  wire [0:0]WEA;
  wire i_EMU_MCLK;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX3/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0400040100001041000010410000040000001041010010410800155500001041),
    .INIT_01(256'hB5570000B5574111B75711017FFF000000004411000040000200104100001041),
    .INIT_02(256'hBFFF1041BFFF0041BFFF1041B5571001B7F71001B7571041B5570140B5570000),
    .INIT_03(256'hBFFF1001BFFF0040BFFF0040B7571000B5570040B5571001BFFF1555BFFF0040),
    .INIT_04(256'h555500043FFF00403FFF1000BFFF1555BFFF1041BFFF0041BFFF1101B5570041),
    .INIT_05(256'h5000155000001550000001504441150055540140555010415554154055540040),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00000000000040000000400000000000500000000000000050000000),
    .INIT_08(256'h00000C8844C0000000000C8844C013000000CC8844C3200000000C8857000000),
    .INIT_09(256'h0000FE114C0000000000FE21004C00000000BE200004C0000000BE2000000000),
    .INIT_0A(256'h0000FE211000000000000DDDDDC0000011002084C0000000100000C480C00000),
    .INIT_0B(256'h00000000000000000000777077B8400000007770CFC000000000C32100200000),
    .INIT_0C(256'hBBB40000000000009994000000000000000077710000000000007770015AF000),
    .INIT_0D(256'h0000000000000000CDECCC04CC000000EE64000000000000DDD4000000000000),
    .INIT_0E(256'h080C8604580C00180011263B0F730F2D3C79F4170D122F24000080C3A02C1020),
    .INIT_0F(256'h00000C0408080C1C040C241428083828102434280C101C100000000000000000),
    .INIT_10(256'h004910DFED0194000102FDCC8ABBEB0000AE47E6A2AF6002000EF2E72005C8C0),
    .INIT_11(256'h3608A080550600420000000000000000000DD2CCCC29D000004980DFED089400),
    .INIT_12(256'h32C4A84055068002320024C8914200023200E804950648C2328CA48055060442),
    .INIT_13(256'h00255084FF700000000003584D12000000355551905A00000B084EE841C55110),
    .INIT_14(256'hAA5CF571CB000000AA5CF571CB00000000000000000000000AEB7FE843E69960),
    .INIT_15(256'hAAFA699651340000AAFA499651380000AA5CF571CF000000AA5CF571CB000000),
    .INIT_16(256'h00000000000000102A2C2F2424182B3F0C3C243172330022003030080C030F00),
    .INIT_17(256'h0000000000000000080C0C341424341404240404000000000000000000000000),
    .INIT_18(256'h00CB61EC4611704000C871DE65E78400000484048AC80000000004CE60000000),
    .INIT_19(256'h020044440C0113131000044ADC8301100014004573703310000024300751C000),
    .INIT_1A(256'h040F933B378081004398403B3780810043F399CCC484ECC00004008888844400),
    .INIT_1B(256'h402020DD15011008000489AA54504000004DAA97B3800000000FA57B37780000),
    .INIT_1C(256'h000000088888444000012200005101000021301100741300000000005333E601),
    .INIT_1D(256'h008A2CACCAC2A800008A2CACCAC2A800000A00000002A8009C30A677F52133B0),
    .INIT_1E(256'h0000000EB000000000000007F0000000DFEEF011110FEEFD06CBA550055ABC60),
    .INIT_1F(256'h0000000000000000509B76EB98A8CC0000000000000000000000000000000000),
    .INIT_20(256'h000000CFC048000000011A00120000000000000CFCC004800000305A19200000),
    .INIT_21(256'h00005E3443E500000000044994400000000000CFC0000000021216CBBF623100),
    .INIT_22(256'h00080C400100000000004804E030000000000000A50000000045F8E33E8F5400),
    .INIT_23(256'h10003028020C0004100080000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000304D3CC013000000020008003BC000),
    .INIT_25(256'h00000000D000000000008CCECECC80000000080CCC08000000000080C0800000),
    .INIT_26(256'h03012519A19721200000000000CC000000000C4C8E34004C0000000040000000),
    .INIT_27(256'h000000000000000000000CCFCC444000002129096F101000000008CFCC084800),
    .INIT_28(256'hF5F5DD333FDD5F9FF5F5DDF33FDD5F5FF5F5DDF33FDD5F5FF5F5DDF33FDD5F5F),
    .INIT_29(256'h0008D37BB73D400000085FFDD5DD40000008DF7777FD4000F5FB95003FAA9F5F),
    .INIT_2A(256'h005BA30CFBBDC840000419E229910000000048CC484000000008DD5DDFF54000),
    .INIT_2B(256'h00000000008C00000000800C000800000001C101010C10000000040700400000),
    .INIT_2C(256'h8EEEEF7677FEEEE8000AFBBBBBBFA0008EEEEFFD9BFEEEE8000AFEFFFFEFA000),
    .INIT_2D(256'h53D7DFF95757FC3D4444C00C4DDDFF75000113321514FCE6000073EFFF0AAA9B),
    .INIT_2E(256'h0104A00113000230081230488C0888000000000000000000E479232282000000),
    .INIT_2F(256'h1111A001130002302A0000488C0888000101000113000230084040488C088800),
    .INIT_30(256'h0110011101113010000008C000C4004000212003011031100C00000000040C40),
    .INIT_31(256'h00000055C5000000000000000000000011200113011131108C00000000440040),
    .INIT_32(256'h1002331111302000CC00000000844800123000331112301000000C0000440040),
    .INIT_33(256'h0000005025000000000CC6D00D6CC0001002311113013000C000000000000080),
    .INIT_34(256'h2349A8CC0480000099FAAF5555559F9F000000000000000000000050C5000000),
    .INIT_35(256'h00000000000FBD40230120000000000023012000000000002345A8CC04800000),
    .INIT_36(256'h00000000000F100000000000000F794000000000000FBD4000000000000FBD40),
    .INIT_37(256'h055F5BBFFBB0000088885FFFFFF00000266E5FF77FF00000044F5AAFFAA00000),
    .INIT_38(256'h556FAA6255DE038000082000000070440000E6402000F100556615AA16BA201D),
    .INIT_39(256'hDCE4405C9566D16BA53B059D00C72A1A54006BE5C065800081D1A65019725562),
    .INIT_3A(256'h654300000000BEA92805002595AB55007FEAAA95A55F403F70A655000000201C),
    .INIT_3B(256'h54006A54C003800003FA1ADA04FABF9A956950FFFF0356A100006AFE19725562),
    .INIT_3C(256'hCFC54039595F6A955C05566466A99AB9A955140596AFAA051950000054004000),
    .INIT_3D(256'h5430053540B1945A415000005E555A556656D47EB964AAA56AA9FEFF81D16651),
    .INIT_3E(256'h9E6A55EBE55655AA55006E5CA5A55D56ABFE555F395AA6AA94016A971FC04000),
    .INIT_3F(256'hAA56BEE5699BCFD555009B5B56AF95557FFE556AFFEB97E55A95654594140000),
    .INIT_40(256'h15683C29F101201D557D1BC0201C5566155A16A6201C55431C162F5555745400),
    .INIT_41(256'hFAC0000016805555000000000B951569D50F6FF002A600000000000000000000),
    .INIT_42(256'h000000000000000055009B40A6AD55504FFC55AA3FE897E05300390094200000),
    .INIT_43(256'h00000000000055501F003C01201C57511F053C01201D541610053C55201D5640),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000005500AAF95955140096AFAA051900000000000000),
    .INIT_46(256'h00000000000000000000201C5566155A16A6201C55431C162F55557454000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42CD42C142CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C382C0000),
    .INIT_4B(256'h0000E02C542C542C542CD42CD42CD42CD42CD42CD42CD42C542C542CD42CD42C),
    .INIT_4C(256'h55551FFD5C005FFDDFFDDFFD5FFDDFFDDFFDDFFD5553C555C555380500000000),
    .INIT_4D(256'h00000000E015C555C555554FDFFDDFFDDFFDDFFDDFFD0FFD1D5577FF0FFDDFFD),
    .INIT_4E(256'h5555EA5C5555EA55EA54EA5455550154555455545555155200EA000000000000),
    .INIT_4F(256'h000000000000038255525555545455440000EA5CEA54EA50EA50EA50EA505554),
    .INIT_50(256'h005500015555555593B0D3B09355000015551555012C00200000000000000000),
    .INIT_51(256'h0000000000000000002C052C1555555554009355934153B0938007B007B09355),
    .INIT_52(256'h85008500850F851585068550850685008547E00B000E00000000000000000000),
    .INIT_53(256'h000000000000000000000008804B855085558506850685408506855485548506),
    .INIT_54(256'h1103510351030003100300030003000300030000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000003000300030003100310031103000355030103),
    .INIT_56(256'h0000000000010000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000001000100010001),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'hAA8A015AA8DDDAA376861816A3721881A8DC84616A3721189A8DC86616A50410),
    .INIT_69(256'h1BDC86A16A3721285A8DC86216A3721B858477EA83816A0DDA1A37D5AAA377F6),
    .INIT_6A(256'h05AA3746AAA0D8685AA91AA8E868A6AA96AA5AA98061A37E862816A0DD4A8616),
    .INIT_6B(256'h6A3721BDFAA08186A06A3721885A8DC8FF4226A3721A81A8DC860816A0DDA186),
    .INIT_6C(256'hA8DC555AAA860F860B081CDF8868609869826A0DEA18209A83721A81A8DC8661),
    .INIT_6D(256'h376862816A0DDA18605A83768618261A37221A8DEFA1AA180556AAAA60FFD86A),
    .INIT_6E(256'h64742607479CB4853680AE7A02FCBF5BE5415829D649ED5C8928F70D465FD94E),
    .INIT_6F(256'hE9DA7B4869705503583FB93607826746D5FDA15FB42441503F6DDAA9C4118F0B),
    .INIT_70(256'hA6AAAAADAA9AABBEAA980FA2A67A9A175B3CE4F260CC027CEB94E87905553FAB),
    .INIT_71(256'h0000000000000000000002A910D7A4490310C02D645495A909A16A98E94EA5EA),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h69826A0DEA18209A83721A81A8DC86616A3721BDFAA08186A06A3721885A8DC8),
    .INIT_75(256'h37221A8DEFA1AA180556AAAA60FFD86AA8DC555AAA860F860B081CDF88686098),
    .INIT_76(256'hDDA18205A8376862816A0A05860DD6A8376862816A0DDA18605A83768618261A),
    .INIT_77(256'h0DDA18205A8376861816A0DDA18A05A8376861816A0DD818A05A8376862816A0),
    .INIT_78(256'h6A3721289A8DC86A06A3721985A8DC86606A3721189A8DC8FFFFFFFFC862816A),
    .INIT_79(256'h2AA37EAAA37EAAA370AA8DEAA37CA3763721985A8DC86206A3721985A8DC8620),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,ADDRBWRADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],D[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0),
        .ENBWREN(RAM_reg_1_0),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX3/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0400440500005145000051450000140000005145020051450800155530005445),
    .INIT_01(256'h0000000000004111030011053555000000004411000040000200514500005145),
    .INIT_02(256'h0FFC51450FFC01450FFC51450000500503F05005030051450000054000000000),
    .INIT_03(256'h0FFC50050FFC01400FFC00400300500000000140000050050FFC15550FFC0140),
    .INIT_04(256'h000001540FFC04400FFC50000FFC15550FFC51450FFC00450FFC510500000045),
    .INIT_05(256'h5000155000001550000001504441550055540540555054455554154055540440),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00000000000040000000400000000000500000000000000050000000),
    .INIT_08(256'hEEE0E88888C00000EEE0E88888C01100EEE0A88888C11000EEE0E88899000000),
    .INIT_09(256'hEEE0AA2266000000EEE0AA2222440000EEE0AA2222044000EEE0AA2222000000),
    .INIT_0A(256'hEEE0AAE222200000EEE0FAAAAA800000EEE0EF88C8000000EEE0CC8888C00000),
    .INIT_0B(256'h00000000000000000000BBB4AAABC0000000BBB4BABC0000EEE0B22222300000),
    .INIT_0C(256'h777C000000000000555C0000000000000000BBB6A20000000000BBB4AAAAA000),
    .INIT_0D(256'h0000000000000000FFFCCC44CC000000DDDC000000000000555C000000000000),
    .INIT_0E(256'h0000459656242814191915152559A51515555594151915161000004100141400),
    .INIT_0F(256'h0000000404040414040004141424141410141414141814100000000000000000),
    .INIT_10(256'h00CBADDDDDDABC00030FAAAAEAABBE0000EBBAAEAAAAF003000FEEAABBBB8C80),
    .INIT_11(256'h2FFBEFFFAEAEAAF20000000000000000000BAFCCCCFAB00000CBADDDDDDABC00),
    .INIT_12(256'h23BFEBFFAAAAA23223332FBBAAA22232233FABBBAEAEAA3223FBABFFAEAEAAF2),
    .INIT_13(256'h002FFF99EAAA0000000002FAAAA20000002FAAAAAADA00000EFBFEA99AEEABE0),
    .INIT_14(256'hAA5BFAFAE7000000AA5BFAFAE700000000000000000000000ABAEEA99AEEABA0),
    .INIT_15(256'hAAFAF55FAAEC0000AAFAC55FAAEC0000AA5BFAFAE7000000AA5BFAFAE7000000),
    .INIT_16(256'h0000000000000015151615141414141425151511511112111000000404090500),
    .INIT_17(256'h0000000000000000000000041414140424141404141010100000000000000000),
    .INIT_18(256'h0C8AE39AA93EA8C00088AA9999EA8C00000C88A99AC8C00000000C8AA8800000),
    .INIT_19(256'h023FBBBB3FBAAB1133333BBAAFBB9910003FFBBAB3B9BB20CCC02FFD9BA28888),
    .INIT_1A(256'h0CFABFFBBB8CCBA0CEBCCCFBBB8CCBA077FBAAFFFFBBFCC0000803BBBBBB8800),
    .INIT_1B(256'hC033219999122308000C8BAAAAB8C00000CBAAABBF80000000CAAABBBBE80000),
    .INIT_1C(256'h0000000BBBBBB8800032233333AA99000322332233F991100000333BA333D982),
    .INIT_1D(256'h00CFFBFBBFBFFC0000CFFBFBBFBFFC00000F00000003FC009DF26677FBEEFFF0),
    .INIT_1E(256'h00000004200000000000000240000000FEEEFA2663AFEEEF0FBAAFA77AFAABF0),
    .INIT_1F(256'h0000000000000000EEABB9D767744C0000000000000000000000000000000000),
    .INIT_20(256'h000000CDC0C8000000033FFB220000000000000CDCC0C880000022EAA6200000),
    .INIT_21(256'h00000045540000000000000000000000000000CDC000000003333FB67AA32200),
    .INIT_22(256'h000C88C0033300000000C888B3200000000000FAAF0000000000055995500000),
    .INIT_23(256'h30031C3C03C7000C200080000000000000000000000000000000000000000000),
    .INIT_24(256'h000000000000000000000000000000000010F7188CF1C00003030CCCC02E8C00),
    .INIT_25(256'h00000008E800000000084CC666CC48000000088C6C88000000000088C8800000),
    .INIT_26(256'h0222EAAEEFBE3330000000000044000000000C8CBEB8CCCC0000000080000000),
    .INIT_27(256'h000000000000000000000CCDCCC88C0000222AA6F933300000000CCDCCC88800),
    .INIT_28(256'hFAFAEE7773EEAFAFFAFAAAAEEAAAAFAFFAFAAAAEEAAAAFAFFAFAAAAEEAAAAFAF),
    .INIT_29(256'h00083444444380000008333000CF80000008FF3333FF8000FAF4555540000FAF),
    .INIT_2A(256'h0000A9A659144000000080599800000000000044000000000008FC0003338000),
    .INIT_2B(256'h0000000000040000000140040004100000010180080010000000840500480000),
    .INIT_2C(256'h5DDDDFBBABFDDDD50055FEFFFFEF55005DDDDFBAEFFDDDD50055FBBBBBBF5500),
    .INIT_2D(256'h67EBAFAAFAAABC6E8888C0444FEEEB9D000322311D99BE66000CBFEFFFAAAAAB),
    .INIT_2E(256'h0208A03222111310082220C8884CC4000000000000000000DDFE2322B3000000),
    .INIT_2F(256'h2222A032221113102A0000C8884CC400020E20322211131008B880C8884CC400),
    .INIT_30(256'h333011111111322000004440008480800011103311113220C8C0000000C48C80),
    .INIT_31(256'h000000AF6A000000000000000000000033300113111132204400000000C48080),
    .INIT_32(256'h10012311113220004800000000CC880011100023111132200000C80000C48080),
    .INIT_33(256'h000000559500000000CCBAEAAEABCC0010113111132220004C00000000000C88),
    .INIT_34(256'hAABBB888CCC00000BBFBBF777777BFBF00000000000000000000005565000000),
    .INIT_35(256'h00000000000FABC022333000000000002233300000000000AABBB888CCC00000),
    .INIT_36(256'h00000000000F200000000000000FABC000000000000FABC000000000000FABC0),
    .INIT_37(256'h033FFAAFFAA00000BBBBFAAFFAA000002EEEFAE77EA000000FFFFAAFFAA00000),
    .INIT_38(256'hFC00AAAEFFBA0280000820000000A088000000004000AF00FC00F0008000EFF8),
    .INIT_39(256'hB8AF8CA80000040050405100001000400000000015550000BFBFAEFFABEEAAAE),
    .INIT_3A(256'h555400000000000015550015150000000000000055505540450055508000EFF8),
    .INIT_3B(256'h00000000155440000000000005000000000055000054555500000000ABEEAAAE),
    .INIT_3C(256'h10155540555055555155000000000000000055550000555555550000FC00C000),
    .INIT_3D(256'h55455545550555555555000000000000000015400155555555550000BFBFEEFF),
    .INIT_3E(256'h0000000000000000000000010000000000000000400055555555555450140000),
    .INIT_3F(256'h0000000000001000000000000000000040000000000054155555555555555000),
    .INIT_40(256'hF0018155AF55EFF9FC01F015EFF8FC00F0008000EFF9FC14F1558055FFC0FC00),
    .INIT_41(256'hAA800000F000FC00000000000000000015500005055500000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000050000000400054105400400055405400),
    .INIT_43(256'h000000000000FFC0F0558155EFF9FC55F0558155EFF9FD55F5558155EFF9FC00),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000005555000055555555000000000000),
    .INIT_46(256'h00000000000000000000EFF8FC00F0008000EFF9FC14F1558055FFC0FC000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B814B814B814B814B814B814B814B814B814B814B854B854B854B82FB80000),
    .INIT_4B(256'h0000BEB854B854B854B814B814B814B814B814B814B814B854B854B814B814B8),
    .INIT_4C(256'h00000FFC00000FFC0FFC0FFC0FFC0FFC0FFC0FFC5550855585552F8500000000),
    .INIT_4D(256'h00000000BE158555855555410FFC0FFC0FFC0FFC0FFCAFFC815503F4AFFC0FFC),
    .INIT_4E(256'h00005A8000005A805AA05A8400000154555455545555155B00BF000000000000),
    .INIT_4F(256'h00000000000002FB555B55555654556400005A805AA05AAA5AAA5AAA5AAA0000),
    .INIT_50(256'h0900000400000000FE080E08FE00000015551555E1B8003E0000000000000000),
    .INIT_51(256'h0000000000000000003885B8155555555400FE00FE043E08FE2892089208FE00),
    .INIT_52(256'hE500E500E515E500E513E552E513E500E56EBE2E000B00000000000000000000),
    .INIT_53(256'h00000000000000000000000FF86EE55CE555E513E513E549E513E554E554E513),
    .INIT_54(256'h0002000200020002000200020002000200020000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000002000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h3FD8154CF8000CF001C32043300B0D04CC02C0823300B0208CC02C3823380000),
    .INIT_69(256'h0E02C3823300B0208CC02C3423300B0E08C0C07CC2043300070F0028CFF00153),
    .INIT_6A(256'h10CF00333F811C3C8CFE8CFE7C3C533F533F4CFE0770F001C3204330006CCC23),
    .INIT_6B(256'h3300B0E01F3304C3813300B0D08CC02CFF0423300B0E04CC02C31043300070C8),
    .INIT_6C(256'hFC01D54CFFD817C817505C001C3C811C3E043300070C410CC00B0E04CC02C382),
    .INIT_6D(256'h001C32043300070C810CC001C320470F00670FC00E30FF205EA33FFD81B57C3F),
    .INIT_6E(256'h5541446E11812F9747A9C08ED9AA675ED81E0848A82CFACE5A95ABDEA3401085),
    .INIT_6F(256'h55155133154554541140004054240414059005500145140540002155155D1050),
    .INIT_70(256'h5555555555555555555550040555555000410105451155025091120055594155),
    .INIT_71(256'h0000000000000000000001554515511154551545555555555555555555515555),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h3E043300070C410CC00B0E04CC02C3823300B0E01F3304C3813300B0D08CC02C),
    .INIT_75(256'h00670FC00E30FF205EA33FFD81B57C3FFC01D54CFFD817C817505C001C3C811C),
    .INIT_76(256'h0070C410CC001C3204330C10C33004CC001C32043300070C810CC001C320470F),
    .INIT_77(256'h00070C410CC001C32043300070C810CC001C32043300040C810CC001C3204330),
    .INIT_78(256'h3300B0208CC02C3813300B0E08CC02C3813300B0208CC02CFFFFFFFF2C320433),
    .INIT_79(256'hBFF007FFF007FFF009FF8023E008E00E00B0E08CC02C3413300B0E08CC02C341),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,ADDRBWRADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],D[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0),
        .ENBWREN(RAM_reg_1_0),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized3
   (ADDR,
    ADDRBWRADDR,
    \COL_ADDR_reg[5]_rep__1_0 ,
    \COL_ADDR_reg[5]_rep__2_0 ,
    ADDRARDADDR,
    \COL_ADDR_reg[5]_rep__5_0 ,
    \COL_ADDR_reg[5]_rep__6_0 ,
    o_DOUT,
    ROW_ADDR0,
    \ROW_ADDR_reg[0]_rep_0 ,
    i_EMU_MCLK,
    \ROW_ADDR_reg[0]_rep__0_0 ,
    \ROW_ADDR_reg[0]_rep__1_0 ,
    \ROW_ADDR_reg[0]_rep__2_0 ,
    \ROW_ADDR_reg[0]_rep__3_0 ,
    \ROW_ADDR_reg[0]_rep__4_0 ,
    \ROW_ADDR_reg[0]_rep__5_0 ,
    \ROW_ADDR_reg[0]_rep__6_0 ,
    charram_addr,
    \ROW_ADDR_reg[7]_rep_0 ,
    \ROW_ADDR_reg[7]_rep__0_0 ,
    \ROW_ADDR_reg[7]_rep__1_0 ,
    \ROW_ADDR_reg[7]_rep__2_0 ,
    \ROW_ADDR_reg[7]_rep__3_0 ,
    \ROW_ADDR_reg[7]_rep__4_0 ,
    \ROW_ADDR_reg[7]_rep__5_0 ,
    \ROW_ADDR_reg[7]_rep__6_0 ,
    COL_ADDR0,
    RAM_reg_1_0,
    o_DOUT0,
    CPU_DOUT,
    RAM_reg_0_0);
  output [13:0]ADDR;
  output [13:0]ADDRBWRADDR;
  output [13:0]\COL_ADDR_reg[5]_rep__1_0 ;
  output [13:0]\COL_ADDR_reg[5]_rep__2_0 ;
  output [13:0]ADDRARDADDR;
  output [13:0]\COL_ADDR_reg[5]_rep__5_0 ;
  output [13:0]\COL_ADDR_reg[5]_rep__6_0 ;
  output [3:0]o_DOUT;
  input ROW_ADDR0;
  input \ROW_ADDR_reg[0]_rep_0 ;
  input i_EMU_MCLK;
  input \ROW_ADDR_reg[0]_rep__0_0 ;
  input \ROW_ADDR_reg[0]_rep__1_0 ;
  input \ROW_ADDR_reg[0]_rep__2_0 ;
  input \ROW_ADDR_reg[0]_rep__3_0 ;
  input \ROW_ADDR_reg[0]_rep__4_0 ;
  input \ROW_ADDR_reg[0]_rep__5_0 ;
  input \ROW_ADDR_reg[0]_rep__6_0 ;
  input [5:0]charram_addr;
  input \ROW_ADDR_reg[7]_rep_0 ;
  input \ROW_ADDR_reg[7]_rep__0_0 ;
  input \ROW_ADDR_reg[7]_rep__1_0 ;
  input \ROW_ADDR_reg[7]_rep__2_0 ;
  input \ROW_ADDR_reg[7]_rep__3_0 ;
  input \ROW_ADDR_reg[7]_rep__4_0 ;
  input \ROW_ADDR_reg[7]_rep__5_0 ;
  input \ROW_ADDR_reg[7]_rep__6_0 ;
  input COL_ADDR0;
  input RAM_reg_1_0;
  input o_DOUT0;
  input [3:0]CPU_DOUT;
  input [0:0]RAM_reg_0_0;

  wire [13:0]ADDR;
  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire COL_ADDR0;
  wire \COL_ADDR_reg[0]_rep__4_n_0 ;
  wire \COL_ADDR_reg[1]_rep__4_n_0 ;
  wire \COL_ADDR_reg[2]_rep__4_n_0 ;
  wire \COL_ADDR_reg[3]_rep__4_n_0 ;
  wire \COL_ADDR_reg[4]_rep__4_n_0 ;
  wire [13:0]\COL_ADDR_reg[5]_rep__1_0 ;
  wire [13:0]\COL_ADDR_reg[5]_rep__2_0 ;
  wire \COL_ADDR_reg[5]_rep__4_n_0 ;
  wire [13:0]\COL_ADDR_reg[5]_rep__5_0 ;
  wire [13:0]\COL_ADDR_reg[5]_rep__6_0 ;
  wire [3:0]CPU_DOUT;
  wire [0:0]RAM_reg_0_0;
  wire RAM_reg_1_0;
  wire ROW_ADDR0;
  wire \ROW_ADDR_reg[0]_rep_0 ;
  wire \ROW_ADDR_reg[0]_rep__0_0 ;
  wire \ROW_ADDR_reg[0]_rep__1_0 ;
  wire \ROW_ADDR_reg[0]_rep__2_0 ;
  wire \ROW_ADDR_reg[0]_rep__3_0 ;
  wire \ROW_ADDR_reg[0]_rep__4_0 ;
  wire \ROW_ADDR_reg[0]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[0]_rep__5_0 ;
  wire \ROW_ADDR_reg[0]_rep__6_0 ;
  wire \ROW_ADDR_reg[1]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[2]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[3]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[4]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[5]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[6]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[7]_rep_0 ;
  wire \ROW_ADDR_reg[7]_rep__0_0 ;
  wire \ROW_ADDR_reg[7]_rep__1_0 ;
  wire \ROW_ADDR_reg[7]_rep__2_0 ;
  wire \ROW_ADDR_reg[7]_rep__3_0 ;
  wire \ROW_ADDR_reg[7]_rep__4_0 ;
  wire \ROW_ADDR_reg[7]_rep__4_n_0 ;
  wire \ROW_ADDR_reg[7]_rep__5_0 ;
  wire \ROW_ADDR_reg[7]_rep__6_0 ;
  wire [5:0]charram_addr;
  wire i_EMU_MCLK;
  wire [3:0]o_DOUT;
  wire o_DOUT0;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(ADDR[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(ADDRBWRADDR[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(ADDRARDADDR[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[0]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[0]" *) 
  FDRE \COL_ADDR_reg[0]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(ADDR[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(ADDRBWRADDR[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(ADDRARDADDR[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[1]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[1]" *) 
  FDRE \COL_ADDR_reg[1]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(ADDR[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(ADDRBWRADDR[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(ADDRARDADDR[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[2]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[2]" *) 
  FDRE \COL_ADDR_reg[2]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(ADDR[11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(ADDRBWRADDR[11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(ADDRARDADDR[11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[3]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[3]" *) 
  FDRE \COL_ADDR_reg[3]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(ADDR[12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(ADDRBWRADDR[12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(ADDRARDADDR[12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[4]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[4]" *) 
  FDRE \COL_ADDR_reg[4]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(ADDR[13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(ADDRBWRADDR[13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(ADDRARDADDR[13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[5]" *) 
  FDRE \COL_ADDR_reg[5]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(COL_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [13]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX4/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100031041000010410000555000001041000010410000000000001011),
    .INIT_01(256'hB7F70000B7774111B7770041FC53000000004411000040000000104101001041),
    .INIT_02(256'hB5571041B5570041B5571041B7770404B5571001B7771041BFDF0110BDF70000),
    .INIT_03(256'hB5571001BFF70100B5570010BFFF1000B7770110BFFF1555B5570000BFFF0040),
    .INIT_04(256'h555515553FFF00103FFF1000BFFF0001BFFF1041BFFF0141BFFF1401BFFF0041),
    .INIT_05(256'h0000054000000000000005541004040000000140005010115550001055500110),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF05040414000040000000400000000000500000000000000050000000),
    .INIT_08(256'h000042C884000000000042C88401300000004EC888130000000042C89B000000),
    .INIT_09(256'h0000F2114C0000000000F221103C80000000F22111304C000000F22110300000),
    .INIT_0A(256'h0000221133000000000051122220000011004208000000001100400C40800000),
    .INIT_0B(256'h00000000000000000000DDD0DDE210000000DDD03F3000000000322011300000),
    .INIT_0C(256'h555100000000000066610000000000000000DDD4000000000000DDD0045AF000),
    .INIT_0D(256'h0000000000000000C020CCCC00000000BB91000000000000BB91000000000000),
    .INIT_0E(256'h0800050A0C00001CCCD1E6FB0C400C222E291402062FF4020008010000000000),
    .INIT_0F(256'h00000C04080C000C08000438182C3C3C34343438200008000000000000000000),
    .INIT_10(256'h0016407FB704600003235008DB8F8000002BCF6919E2320000EFEEA2337F0040),
    .INIT_11(256'h1048A08044060403000000000000000000100013210000000016805FA5086000),
    .INIT_12(256'h10C4A84044064003100024C8804200031004E804840648031004A48044060403),
    .INIT_13(256'h003154FFFB3410000000031C5D510000003255515465000001884E6665C55000),
    .INIT_14(256'hAA53F5D43E000000AA53F5D43E000000000000000000000002AB7F6567E6A520),
    .INIT_15(256'hAAFA966954C10000AAFA166958C20000AA53F5D43F000000AA53F5D43E000000),
    .INIT_16(256'h000000000000001C2435040836291D21010D298203F43414080000000C0C0000),
    .INIT_17(256'h0000000000000000080C000438182828082C0C08000000000000000000000000),
    .INIT_18(256'h00DA12BAAB024B00000FB09991CAF000000055498ADB0000000002CF71100000),
    .INIT_19(256'h00322C00011301232222222002A0300101048064824305200020A43337550000),
    .INIT_1A(256'h010F6CCECD2024001C6210CECD20240060F1AADC00CC1EC000020C2222222200),
    .INIT_1B(256'h0200213303120100000126AA515010000017AA6DEC200000000FA5DECDD20000),
    .INIT_1C(256'h00000002222262200120000011FCD2100300003322C30101000300010021F510),
    .INIT_1D(256'h002A83A33A38A200002A83A33A38A200000A00000008A2005C35EA666D8000A0),
    .INIT_1E(256'h000000000000000000000000000000007FBBF044440FBBF7093EA55C855AE390),
    .INIT_1F(256'h0000000000000000853BAEB99A980C0000000000000000000000000000000000),
    .INIT_20(256'h00000476748C000000011A011000000000000007270044000000001612300000),
    .INIT_21(256'h00005BC11CB500000000011661100000000004FAF0040000021214E33F621300),
    .INIT_22(256'h00008400132000000000048CB203000000000033B70000000015F2BCCB2F5100),
    .INIT_23(256'h0000C2000000000001000C000000000000000000000000000000000000201000),
    .INIT_24(256'h0000000000000000000000002000000000001333003DC0000800830A380CAC80),
    .INIT_25(256'h00000088C88000000088CCCEEECCC8800000048EEE84000000000048E8400000),
    .INIT_26(256'h0001691213A7212000000000000000000000040C8E2B40080000000000000000),
    .INIT_27(256'h0000000000000000000040FE3444400000302D1E7F10100000040C3A34444C00),
    .INIT_28(256'hF5F577CCCF775F9FF5F577FCCF775F5FF5F577FCCF775F5FF6F577FCCF775F5F),
    .INIT_29(256'h00027CDEEDC71000000277577FF5100000027FDDDDF71000F5FE6500CFAA6F5F),
    .INIT_2A(256'h0127AAAAA889940000017A226A221000000049DD5320000000025FF775771000),
    .INIT_2B(256'h0000000000000000000020020002000000043404040340000000010D00100000),
    .INIT_2C(256'h2BBBBFE67FFBBBB2000AFBFFFFBFA0002BBBBFDD9DFBBBB2000AFEEEEEEFA000),
    .INIT_2D(256'h53D7DFBD5755C3194444CC0C4CBFFF65000103333555CFC6000073F32FF3BBBC),
    .INIT_2E(256'h0248C012230222000401A0044C0008C00000000000000000D8B122201A000000),
    .INIT_2F(256'h1118001223022200162080044C0008C00210101223022200040400044C0008C0),
    .INIT_30(256'h00100023311311100000488000CCC04000111213000311100000000000CCCC40),
    .INIT_31(256'h00000055C5000000000000000000000011110033300312108C00000000CCC040),
    .INIT_32(256'h0000230113010000CC00000004440000112200330113011000040C00000CC040),
    .INIT_33(256'h0000005035000000000DBBBBBBBBD0000002301130130000C000000000880840),
    .INIT_34(256'h12749ACC0480000088F55F8888888F8F00000000000000000000005085000000),
    .INIT_35(256'h00000000000FE7103333300000000000123012000000000012749ACC04800000),
    .INIT_36(256'h00000000000F400000000000000FD61000000000000FE71000000000000FE710),
    .INIT_37(256'h055F5EEFFEE0000022225FFFFFF00000899B5E6BB6E00000011F5AAFFAA00000),
    .INIT_38(256'h5579A3084558300000000000020000003000E500500015405559F1AE1AFA5875),
    .INIT_39(256'h55028328956A5105906B05A7007A09B54000AF96FFCAE000B8B3A930799C0159),
    .INIT_3A(256'h5A5000000000BEA9204100A424BF4000BFA9A55A16975400C69AA54010005870),
    .INIT_3B(256'h4000AA94FFCCA80000FA06BF00D7FA5556A91403AAFF1541F000A59B799C0159),
    .INIT_3C(256'hFFF3150E164F56955FC0555066955AE659554020E956AA80155400005540D000),
    .INIT_3D(256'h40FF7D40142C6515A554000075546A575556D0E5BE656AAA56AA70B0B8B3A930),
    .INIT_3E(256'h9E6A55EAA55955BA5400996CA5955959A6AE555EAE55A96AAA4056A9CFFC4000),
    .INIT_3F(256'hA656BAE5AA9B3ED55400AE6A6AFA9555FFAAA555FAAAA57A55AA5AA065454C00),
    .INIT_40(256'hF1A210461B055878555DF1B158705556F1AA1A9658705540F1CA1C0456865540),
    .INIT_41(256'h0E000000F100555600000000065506A9B4406AF00C2A00000000000000000000),
    .INIT_42(256'h00000000000000005400AE406AF555403FA8A555FAA0A5405F004E4065707800),
    .INIT_43(256'h0000000000005540F105180558705550F1051C4158715555F1011AC158715550),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000004000ABE659554020E956AA801540000000000000),
    .INIT_46(256'h0000000000000000000058705556F1AA1A9658705540F1CA1C04568655400000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542CE02C0000),
    .INIT_4B(256'h0000382C542C542C542CD42CD42CD42CD42CD42CD42CD42C542CD42CD42CD42C),
    .INIT_4C(256'hFFFF1FFD07550FFDDFFDDFFDDFFDDFFDDFFDDFFD554FC555C555E01500000000),
    .INIT_4D(256'h000000003805C555C5555553DFFDDFFDDFFDDFFDDFFD0FFD075517FE0FFDDFFD),
    .INIT_4E(256'hFFFFEA5DEA50EA50EA52EA540003005455545554555555520382000000000000),
    .INIT_4F(256'h00000000000000EA15525555551455445554EA5CEA51EA50EA50EA50EA50FFFC),
    .INIT_50(256'hFFFFFFF193B093B093B037B0937F000055551555052C002C0000000000000000),
    .INIT_51(256'h00000000000000000020012C15551555555593B0934113B0938001B001B0937F),
    .INIT_52(256'h853F853F850E850185068554850685108570804B000800000000000000000000),
    .INIT_53(256'h00000000000000000000000EE00B854785558501850685508506855585558506),
    .INIT_54(256'h1103150300030003100300030003000300030003000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000300030003100310031103550300030103),
    .INIT_56(256'h0000000100000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000001000000000001),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h3481150CD1414CD50442844335060844CD014111335050444CD0141113102082),
    .INIT_69(256'h0441C111335050444CD01421133506084441106CD44433D415085050CD250553),
    .INIT_6A(256'h10CD5053361154200CD84CD85424533603360CD8456085054204433D413CD511),
    .INIT_6B(256'h335070441B35444211335060444CD418FF111335050444CD014204433D411081),
    .INIT_6C(256'h8841550CD771178117C45D41482D11542C4433D41108110CF5050844CD014111),
    .INIT_6D(256'h5048204433D41108110CF50482C44108405108D415208A84554336DD1155542C),
    .INIT_6E(256'h000000010000A080000208888000002002002881080000000000000000000000),
    .INIT_6F(256'h00000000000000000020000200208802A8A22800000000000000200000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000882A80200000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h2C4433D41108110CF5050844CD014111335070441B35444211335060444CD418),
    .INIT_75(256'h405108D415208A84554336DD1155542C8841550CD771178117C45D41482D1154),
    .INIT_76(256'h41208110CF5044204433D110420412CF5048204433D41108110CF50482C44108),
    .INIT_77(256'hD41208110CF5044204433D41108110CF4044204433D41108110CF5044204433D),
    .INIT_78(256'h334050444CD414111334050844CD014211335050444CD414FFFFFFFF14204433),
    .INIT_79(256'h76200489D10489D105D8841D810490061060844CD014111335060844CD014211),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,\COL_ADDR_reg[5]_rep__4_n_0 ,\COL_ADDR_reg[4]_rep__4_n_0 ,\COL_ADDR_reg[3]_rep__4_n_0 ,\COL_ADDR_reg[2]_rep__4_n_0 ,\COL_ADDR_reg[1]_rep__4_n_0 ,\COL_ADDR_reg[0]_rep__4_n_0 ,\ROW_ADDR_reg[7]_rep__4_n_0 ,\ROW_ADDR_reg[6]_rep__4_n_0 ,\ROW_ADDR_reg[5]_rep__4_n_0 ,\ROW_ADDR_reg[4]_rep__4_n_0 ,\ROW_ADDR_reg[3]_rep__4_n_0 ,\ROW_ADDR_reg[2]_rep__4_n_0 ,\ROW_ADDR_reg[1]_rep__4_n_0 ,\ROW_ADDR_reg[0]_rep__4_n_0 ,1'b0}),
        .ADDRBWRADDR({1'b1,\COL_ADDR_reg[5]_rep__4_n_0 ,\COL_ADDR_reg[4]_rep__4_n_0 ,\COL_ADDR_reg[3]_rep__4_n_0 ,\COL_ADDR_reg[2]_rep__4_n_0 ,\COL_ADDR_reg[1]_rep__4_n_0 ,\COL_ADDR_reg[0]_rep__4_n_0 ,\ROW_ADDR_reg[7]_rep__4_n_0 ,\ROW_ADDR_reg[6]_rep__4_n_0 ,\ROW_ADDR_reg[5]_rep__4_n_0 ,\ROW_ADDR_reg[4]_rep__4_n_0 ,\ROW_ADDR_reg[3]_rep__4_n_0 ,\ROW_ADDR_reg[2]_rep__4_n_0 ,\ROW_ADDR_reg[1]_rep__4_n_0 ,\ROW_ADDR_reg[0]_rep__4_n_0 ,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],o_DOUT[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX4/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00001105C0025145000051450000555000005145000051450000555400005115),
    .INIT_01(256'h03F0000003304111033011453D57000000004411000040000000514501005145),
    .INIT_02(256'h0000514500000145000051450330141400005005033051450FCC05100CF00000),
    .INIT_03(256'h000050050FF00500000001100FFC5000033005500FFC5555000055540FFC0140),
    .INIT_04(256'h000015550FFC01100FFC50000FFC55550FFC51450FFC01450FFC54050FFC0145),
    .INIT_05(256'h0000054000000000000005541004140000000540005051155550551055500110),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF05040414000040000000400000000000500000000000000050000000),
    .INIT_08(256'hEEE0EE8888000000EEE0EE8888011000EEE0EA8888110000EEE0EE8899000000),
    .INIT_09(256'hEEE0A22266000000EEE0A22222344000EEE0A22222304400EEE0A22222300000),
    .INIT_0A(256'hEEE0EE2233200000EEE0EEEEEE200000EEE0EEF888000000EEE0ECC888C00000),
    .INIT_0B(256'h00000000000000000000EEE1AAAE30000000EEE1EAE30000EEE0222222300000),
    .INIT_0C(256'h555300000000000055530000000000000000EEE9A80000000000EEE1AAAAA000),
    .INIT_0D(256'h0000000000000000FFFCCCCC0000000077730000000000007773000000000000),
    .INIT_0E(256'h000405851518281415595515266AA61915151515251516410000050000000000),
    .INIT_0F(256'h0000000404040804040404041414141414141414180804000404000000000000),
    .INIT_10(256'h003EA777777AE3000232EEEEAABAF000032FBAEAAAAE230000BAAAABAAAAF0C0),
    .INIT_11(256'h33FBEFCC8CAEAA2200000000000000000032211111122300003EA555555AE300),
    .INIT_12(256'h33BFEBCC88AAE22233332F8888A22222333FAB888CAEAA22333FABCC8CAEAE22),
    .INIT_13(256'h0023FFFFEAAE30000000023AAAE200000022EAAAEEFE000003FBFEEFFEEEAE20),
    .INIT_14(256'hAA5EFAFABD000000AA5EFAFABD000000000000000000000002BAEEEDDEEEAB20),
    .INIT_15(256'hAAFAF55FAAB30000AAFA355FAAB30000AA5EFAFABD000000AA5EFAFABD000000),
    .INIT_16(256'h0000000000000010151524241415151929251551A15616141400000004040000),
    .INIT_17(256'h0000000000000000000004040414141424141404040000000000000000000000),
    .INIT_18(256'h00BA32FDDF22AA00000AAADDD1EAA0000000FAAADEEA0000000002BBBA200000),
    .INIT_19(256'h00222F333AAB91112222222332AAB912033FBBABB2ABBA20CC33EFFFBBAA2388),
    .INIT_1A(256'h03FAEFFEEE233EA03BE333FEEE233EA067FAAAEF77FF7FC0000308AAAAAA2200),
    .INIT_1B(256'h033323322332223000032EAAAAE23000003EAAAEEF200000003AAAEEEEB20000),
    .INIT_1C(256'h0000000AAAAAA2200323003322FDD1100230003322AB1112003333323322F9A0),
    .INIT_1D(256'h003FFEFEEFEFF300003FFEFEEFEFF300000F0000000CF3009DFEE6666EBFFFF0),
    .INIT_1E(256'h00000000000000000000000000000000FBBBFA899CAFBBBF0FEAAFA99AFAAEF0),
    .INIT_1F(256'h0000000000000000EEFB9D766674080000000000000000000000000000000000),
    .INIT_20(256'h00004CD55C88000000033FFA2000000000000045598C88C00000322EA2300000),
    .INIT_21(256'h0000001551000000000000000000000000044C99D484000003333FB33AA32200),
    .INIT_22(256'h0000CC003322300000000C88E2220000000000FBBF0000000000055665500000),
    .INIT_23(256'h000C430303000030020008000000000000000000000000000000000000333000),
    .INIT_24(256'h0000000000000000000003003000000000033111002B40000C00C23F2C08F4C0),
    .INIT_25(256'h00000084E48000000084CC46564CC4800000084E5E4800000000008464800000),
    .INIT_26(256'h0322EAA23C8E3330000000000000000000000CCCBEBB8CCC0000000080000000),
    .INIT_27(256'h0000000000000000000444D99888800000222AAFD833300000448CD998888800),
    .INIT_28(256'hFAFABBDDDCBBAFAFFAFAAAABBAAAAFAFFAFAAAABBAAAAFAFFAFAAAABBAAAAFAF),
    .INIT_29(256'h0002C111111C20000002F3000CCC20000002FFCCCCFF2000FAF1555510000FAF),
    .INIT_2A(256'h00002119AA200000000011A99120000000000044012000000002CCC0003F2000),
    .INIT_2B(256'h0000000000000000000410010001400000040420060040000000210500120000),
    .INIT_2C(256'h57777FFBAEF777750055FEEEEEEF550057777FEAEEF777750055FBFFFFBF5500),
    .INIT_2D(256'h67EBAFEAFAAB822E8888CC444CBFFB9D000322331D999F66000CAFF76FFBBBBF),
    .INIT_2E(256'h02888032221331000802A0C888444C400000000000004444DDF222233B000000),
    .INIT_2F(256'h22280032221331002A2080C888444C4002E2203222133100080B80C888444C40),
    .INIT_30(256'h3330002331132320000044400C8CC0800011113311132320CCC000000C8CCC80),
    .INIT_31(256'h000000AF6A00000000000000000000003333002331132320440000000C8CC080),
    .INIT_32(256'h0001131113220000480000000CC480001111002311132320000CC8000CCCC080),
    .INIT_33(256'h0000005595000000000FFFFFFFFFF00000113111322200004C00000000CCC880),
    .INIT_34(256'hAAABBB88CCC00000BBFBBF777777BFBF00000000000000000000005565000000),
    .INIT_35(256'h00000000000FAE3033333000000000002223330000000000AAABBB88CCC00000),
    .INIT_36(256'h00000000000F800000000000000FAE3000000000000FAE3000000000000FAE30),
    .INIT_37(256'h0CCFFAADDAA00000EEEEFAAFFAA000008BBBFE6776E000000FFFFAAFFAA00000),
    .INIT_38(256'hFFC0AEFBFFA820000000000002000000200000005400F000FFC0AF00F000ABA0),
    .INIT_39(256'hFFFEBE2B0000045045005100000001000000000000150000ABAEABEFAABBAAAA),
    .INIT_3A(256'h55550000000000001515005555000000000000005554555510005554F000ABA0),
    .INIT_3B(256'h00000000001054000000000001000000000055540000555500000000AABBAAAA),
    .INIT_3C(256'h00045550555055555015000000000000000055450000555555550000FFC0BC00),
    .INIT_3D(256'h55004155554155555555000000000000000015000055555555554505ABAEABEF),
    .INIT_3E(256'h0000000000000000000000000000000000000000000055555555555510010000),
    .INIT_3F(256'h0000000000004000000000000000000000000000000055455555555555555000),
    .INIT_40(256'hAF04F555F055ABA1FFC1AF05ABA0FFC0AF00F000ABA5FFD5AF15F155FC14FFC0),
    .INIT_41(256'h0A000000AF00FFC0000000000000000005550005015500000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000040000000000055405000500055404000),
    .INIT_43(256'h000000000000FC00AF55F155ABA5FFD5AF55F155ABA5FFD5AF55F015ABA5FFC0),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000005545000055555555000000000000),
    .INIT_46(256'h00000000000000000000ABA0FFC0AF00F000ABA5FFD5AF15F155FC14FFC00000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B814B854B814B814B814B814B814B814B814B814B854B854B854B8BEB80000),
    .INIT_4B(256'h00002FB854B854B854B814B814B814B814B814B814B814B854B814B814B814B8),
    .INIT_4C(256'h00000FFCA055AFFC0FFC0FFC0FFC0FFC0FFC0FFC554185558555BE1500000000),
    .INIT_4D(256'h000000002F858555855555500FFC0FFC0FFC0FFC0FFCAFFCA05583FDAFFC0FFC),
    .INIT_4E(256'h00005A815AAA5AAA5AAA5A84AAA85554555455545555555B02FB000000000000),
    .INIT_4F(256'h00000000000000BF155B55555594556455545A805AA85AAA5AAA5AAA5AAA0000),
    .INIT_50(256'h00000004FE08FE08FE088208FE0055555555155585B800380000000000000000),
    .INIT_51(256'h0000000000000000003EE1B8155515555555FE08FE044E08FE2824082408FE00),
    .INIT_52(256'hE500E500E517E524E513E554E513E525E57CF86E000F00000000000000000000),
    .INIT_53(256'h00000000000000000000000BBE2EE56EE555E524E513E552E513E555E555E513),
    .INIT_54(256'h0002000200020002000200020002000200020002000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0100200004020000080004800008000C00030013001080008000200120000000),
    .INIT_69(256'h0002000200008000C00020002000080048000080100C00002002108000400800),
    .INIT_6A(256'h200010C0020200000008000800080002000200084800200C0044C00003000130),
    .INIT_6B(256'h00008000200008001300008000800020FF0120010C0008000300408000030011),
    .INIT_6C(256'h50030000054021503100840200090300080C0004200103000008000800030002),
    .INIT_6D(256'h00C0040C00002001120000080080800000C00040300005008000015002000009),
    .INIT_6E(256'h5554500555555555555555555555555555555555555555555555555400501400),
    .INIT_6F(256'h5505514455505510414541010010451445551155414540455550455540154100),
    .INIT_70(256'h5555555555555555555554100555555411554001540000115500114115540155),
    .INIT_71(256'h0000000000000000000001555015541400000005555555555555555555555555),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h080C000420010300000800080003000200008000200008001300008000800020),
    .INIT_75(256'h00C0004030000500800001500200000950030000054021503100840200090300),
    .INIT_76(256'h020011200010C0040C0001200040300000C0040C000020011200000800808000),
    .INIT_77(256'h002001020000080044C000420011300000C00448000420010200000C00408000),
    .INIT_78(256'h0000800080002000200008000C0002001300008004800420FFFFFFFF30044800),
    .INIT_79(256'h05400C150008150008150021510D500900800080002000300008000C00020012),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,\COL_ADDR_reg[5]_rep__4_n_0 ,\COL_ADDR_reg[4]_rep__4_n_0 ,\COL_ADDR_reg[3]_rep__4_n_0 ,\COL_ADDR_reg[2]_rep__4_n_0 ,\COL_ADDR_reg[1]_rep__4_n_0 ,\COL_ADDR_reg[0]_rep__4_n_0 ,\ROW_ADDR_reg[7]_rep__4_n_0 ,\ROW_ADDR_reg[6]_rep__4_n_0 ,\ROW_ADDR_reg[5]_rep__4_n_0 ,\ROW_ADDR_reg[4]_rep__4_n_0 ,\ROW_ADDR_reg[3]_rep__4_n_0 ,\ROW_ADDR_reg[2]_rep__4_n_0 ,\ROW_ADDR_reg[1]_rep__4_n_0 ,\ROW_ADDR_reg[0]_rep__4_n_0 ,1'b0}),
        .ADDRBWRADDR({1'b1,\COL_ADDR_reg[5]_rep__4_n_0 ,\COL_ADDR_reg[4]_rep__4_n_0 ,\COL_ADDR_reg[3]_rep__4_n_0 ,\COL_ADDR_reg[2]_rep__4_n_0 ,\COL_ADDR_reg[1]_rep__4_n_0 ,\COL_ADDR_reg[0]_rep__4_n_0 ,\ROW_ADDR_reg[7]_rep__4_n_0 ,\ROW_ADDR_reg[6]_rep__4_n_0 ,\ROW_ADDR_reg[5]_rep__4_n_0 ,\ROW_ADDR_reg[4]_rep__4_n_0 ,\ROW_ADDR_reg[3]_rep__4_n_0 ,\ROW_ADDR_reg[2]_rep__4_n_0 ,\ROW_ADDR_reg[1]_rep__4_n_0 ,\ROW_ADDR_reg[0]_rep__4_n_0 ,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],o_DOUT[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep_0 ),
        .Q(ADDR[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep__0_0 ),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep__1_0 ),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep__2_0 ),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep__3_0 ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep__4_0 ),
        .Q(\ROW_ADDR_reg[0]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep__5_0 ),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[0]" *) 
  FDRE \ROW_ADDR_reg[0]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[0]_rep__6_0 ),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(ADDR[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(\ROW_ADDR_reg[1]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[1]" *) 
  FDRE \ROW_ADDR_reg[1]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[0]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(ADDR[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(\ROW_ADDR_reg[2]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[2]" *) 
  FDRE \ROW_ADDR_reg[2]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[1]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(ADDR[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(ADDRBWRADDR[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(\ROW_ADDR_reg[3]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[3]" *) 
  FDRE \ROW_ADDR_reg[3]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[2]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(ADDR[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(ADDRBWRADDR[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(\ROW_ADDR_reg[4]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[4]" *) 
  FDRE \ROW_ADDR_reg[4]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[3]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(ADDR[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(ADDRBWRADDR[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(\ROW_ADDR_reg[5]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[5]" *) 
  FDRE \ROW_ADDR_reg[5]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[4]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(ADDR[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(ADDRBWRADDR[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(\ROW_ADDR_reg[6]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[6]" *) 
  FDRE \ROW_ADDR_reg[6]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(charram_addr[5]),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep_0 ),
        .Q(ADDR[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep__0_0 ),
        .Q(ADDRBWRADDR[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep__1_0 ),
        .Q(\COL_ADDR_reg[5]_rep__1_0 [7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep__2 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep__2_0 ),
        .Q(\COL_ADDR_reg[5]_rep__2_0 [7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep__3 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep__3_0 ),
        .Q(ADDRARDADDR[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep__4 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep__4_0 ),
        .Q(\ROW_ADDR_reg[7]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep__5 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep__5_0 ),
        .Q(\COL_ADDR_reg[5]_rep__5_0 [7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep__6 
       (.C(i_EMU_MCLK),
        .CE(ROW_ADDR0),
        .D(\ROW_ADDR_reg[7]_rep__6_0 ),
        .Q(\COL_ADDR_reg[5]_rep__6_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized4
   (o_DOUT,
    i_EMU_MCLK,
    RAM_reg_1_0,
    o_DOUT0,
    ADDR,
    CPU_DOUT,
    o_DOUT1);
  output [3:0]o_DOUT;
  input i_EMU_MCLK;
  input RAM_reg_1_0;
  input o_DOUT0;
  input [13:0]ADDR;
  input [3:0]CPU_DOUT;
  input o_DOUT1;

  wire [13:0]ADDR;
  wire [3:0]CPU_DOUT;
  wire RAM_reg_1_0;
  wire i_EMU_MCLK;
  wire [3:0]o_DOUT;
  wire o_DOUT0;
  wire o_DOUT1;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX5/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000041000010410040104100080400C0001041000010410000000000001005),
    .INIT_01(256'hBD5F0000B7774441B5770041FFFF000000004001000840000000104100001041),
    .INIT_02(256'hB7FF1041B7FF0041B7F71041B7770110B7F71001B5771144B5570104BD570000),
    .INIT_03(256'hB7F71001B5570400B7F70004BFFF1000B7770404BFFF0001B7FF0000BFFF0040),
    .INIT_04(256'h555505003FFF00043FFF1000BFFF0001BFFF1041BFD70441BFFF0001BFFF0041),
    .INIT_05(256'h0000000000000000000015150550000000000140001410050000000400000404),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF05037014000040000000400000000000500000000000000050000000),
    .INIT_08(256'h0540140CC00000000540140CC0130000F5401400003200000540140CC0000000),
    .INIT_09(256'hF54022115F100000F54022111314C000F5402211131000003540221113100000),
    .INIT_0A(256'hF540211322100000F540112312200000F5501460C0000000F550940008000000),
    .INIT_0B(256'h00000000000000000000FFF10D1230000000FFF199221000F540221131100000),
    .INIT_0C(256'hEEE1000000000000FFF100000000000000007775044000000000FFF144884000),
    .INIT_0D(256'h00000000000000008CDECC04CC0000007751000000000000EEE1000000000000),
    .INIT_0E(256'h080004080C0003929C1926B8BC3023031E1902141BCA79A7C300000800000000),
    .INIT_0F(256'h00000804080C0000080404082C3C1C2C0A201418200800000404040000000000),
    .INIT_10(256'h0000106D9601010022231001B83A302003238B908C122000004A65466EE23000),
    .INIT_11(256'h0008200491020000000003211230000000000013210000000000100000010100),
    .INIT_12(256'h0000E00495060000000020089102000000002804510E80000000A00491020000),
    .INIT_13(256'h003310B5F3710000000000105D110000001115519021100010088EEA51C11001),
    .INIT_14(256'hFF26F8C762708000FF26F8C7627080000000002112000000122BBFEB73E66121),
    .INIT_15(256'h11F116618C23000011311FF18C200000FF26F8C773408000FF26F8C752608000),
    .INIT_16(256'h0000000000000C14283C0C0F27193E32023C3B22C6043A0F0F08000040000000),
    .INIT_17(256'h0000000000000000080C04080C3C1C2C1C100C0C080000000000000000000000),
    .INIT_18(256'h013A12F9130250000033E8F913C923000001154902C30000000002CF50100000),
    .INIT_19(256'h00000222130001300000000013B1131000002200206211000000243307520000),
    .INIT_1A(256'h0103313B373210000402203B3732100062C3AAE5040CC2C00011100000000000),
    .INIT_1B(256'h0000233301320010013322261D1100100133262A151200000103722917111000),
    .INIT_1C(256'h0000000300350000000000111473031000000013329133100023000102026313),
    .INIT_1D(256'h0020BBA66AB302000020BB8448B30200002288C44C880200DD396EA665C804A0),
    .INIT_1E(256'h00000002300000000000000320000000B2D8C401104C8D2B2191D599995D1912),
    .INIT_1F(256'h00000000000000009B73FFD99982B0C000000001200000000000000110000000),
    .INIT_20(256'h0000087274800000000212012000000000000043E70448000000021613300000),
    .INIT_21(256'h00013467764310000000112002110000000000B2F0004000002215F33F621000),
    .INIT_22(256'h00000001323310000000004633200000000000046100000000175F0440F57100),
    .INIT_23(256'h00C3808820002000010000000000000000000000000000000000000003310200),
    .INIT_24(256'h000000003000000000000320000000000003137F000C003000C03833E30E8C80),
    .INIT_25(256'h00000048C84000000008CCCEEECCC800000080CEEEC080000000080CDC080000),
    .INIT_26(256'h00302D1233A32100000000300000000000003CCCFF2B70080000000888000000),
    .INIT_27(256'h0000000000000000000404FA3444800000002D1E7C30000000400C3A34448000),
    .INIT_28(256'hDF5FF554477FD5FDDF5FF477774FD5FDEF5FF444444FD5FDEF5FF444444FD5FD),
    .INIT_29(256'h0003027BBF20200000033179AE13200000033D788FD32000DF5EE11CCBBEE6FD),
    .INIT_2A(256'h01316B69B44551000003321222321100000015BB333000000003316A9F132000),
    .INIT_2B(256'h000000300000000000C0030000300C000013011C101310000000130300310000),
    .INIT_2C(256'h0E322AC66CB333E0002BFFCAACDFB2000E3339CE6C9223E0002BFDCAACEFB200),
    .INIT_2D(256'h97D79FF9535DB1104444CC0C4D5EFF65000011333755DCF4000072F76F8E2ADC),
    .INIT_2E(256'h278E10122321200002001004480040C000000000C8088884033122212C000000),
    .INIT_2F(256'h2392101223212000012A8004480040C02D1110122321200002004004480040C0),
    .INIT_30(256'h333100123331111000004480844440400010013120220010444400000444C040),
    .INIT_31(256'h00000051850000000000000000000000100010223331111048C0000004448040),
    .INIT_32(256'h00001200301000008CC00004CCC440001110200010310010000400008884C440),
    .INIT_33(256'h0000005035000000840986511568904800011033013000008C40008844404400),
    .INIT_34(256'h3377BBCC0480000044F55FFFFFFF4F8F00000000000000000000001041000000),
    .INIT_35(256'h00000000000F6231001222330120000033333300000000003377BBCC04800000),
    .INIT_36(256'h000000000003C400000000000003500000000000000361300000000000036231),
    .INIT_37(256'h03331FDEFEF00000333315D77D50000003331EEFFEE0000047771DDFFDD00000),
    .INIT_38(256'hEFA40FF005509CE2008000000000AC020000E900E4000550EF59CF3D055AF55A),
    .INIT_39(256'h1837333CA56A5417016B199A004704710000EEAA803F39006252960C16609D7A),
    .INIT_3A(256'h555800000000AFEA01500090A28C0000BE99A55AC0555500F29555500540B500),
    .INIT_3B(256'h400095A5C03CAA80003A06AA035FD95056A500FF666A0055CF00567B16609D7A),
    .INIT_3C(256'hAAFF0140016555AA553C9550AA556FA659950EBF0F95AAAA4657C000EF00CD00),
    .INIT_3D(256'h00FE5C40150A654159150000F540A55E555A1397686A5AAA155A542D6252960E),
    .INIT_3E(256'h9A6555FA955A56FA50006564959569699559A56E5BA9AA966AA8154A50004000),
    .INIT_3F(256'hA556BBD5BA6BEAF550006D69AEE95555FA95A955E9566A5E0556555859554300),
    .INIT_40(256'hCF0F05460550F5ADEF54CF35F500EF59CF2A055AF550EFF4CF2A05411543EF00),
    .INIT_41(256'h02000000CF00EF5E00000000015006A52F301A6A0B0502400000000000000000),
    .INIT_42(256'h000000000000000050006D40AEE455403A90A954E9506A5005C0408059F0E000),
    .INIT_43(256'h0000000000001540CF150555F5F4EF05CF150554F505EF15CF050165F5E8EFF0),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000AFA659950EBF0F95AAAA4655C00000000000),
    .INIT_46(256'h00000000000000000000F500EF59CF2A055AF550EFF4CF2A05411543EF000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C802C0000),
    .INIT_4B(256'h00000E2C542C542C542CD42CD42CD42CD42CD42CD42CD42C542CD42CD42CD42C),
    .INIT_4C(256'h15FF5FFD0DD50FFDDFFDDFFDDFFDDFFDDFFDDFFD553AC555C555805500030000),
    .INIT_4D(256'h000000000E01C555C5555554DFFDDFFDDFFDDFFDDFFD0FFD575555575555DFFD),
    .INIT_4E(256'h5545EA55EA50EA50EA50EA545550555455545554555555530E02000300000000),
    .INIT_4F(256'h000000000000000EC5525555500450045554EA5CEA50EA505555555555550000),
    .INIT_50(256'h5555555593B053B093B00DB09370555555551555152C002C0000000000000000),
    .INIT_51(256'h00000000000000000038802C15551555555553B0934107B09355005500559370),
    .INIT_52(256'h850F850585068540850685558506850B8555814B000800000000000000000000),
    .INIT_53(256'h000000000000000000000003380B854F85558540850685548506850085008506),
    .INIT_54(256'h5403000300030003100300030003000300030003000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000300030003100310034103000300034403),
    .INIT_56(256'h0001000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000001000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h72A6AA8DE0868DCA18609A83721881A8DC86A26A3721189A8DC86A16A3544104),
    .INIT_69(256'h8584A16A3721189A8DC86606A3721A81A8A2610DE6A837A8698161A8DE0A1AA3),
    .INIT_6A(256'hA0DFA1A3736AAA0B8DD18DCD8A03A37963744DCDAA88361A609A837A860DFAA0),
    .INIT_6B(256'h3721B858677EA8E06A3721085A8DC842FF26A3721A85A8DC86609A837A861826),
    .INIT_6C(256'hA986AA8DF006AAF6AA1AAB86A20F6A8605A8376861816A0DDA1981A8DC86616A),
    .INIT_6D(256'hA18A09A837A861826A0DEA18205A828161A283386A081A5AAA837C006AAAA60A),
    .INIT_6E(256'h02A8000148802148484814A2A4169416948A4A85084A104A6294956812A05484),
    .INIT_6F(256'h00AAA82A1550AA001555550AAA80005502AA8555542AAA150000A8002AA01555),
    .INIT_70(256'h0000000000000000000002A00540000042AA815554AAAAA15555402AA0055400),
    .INIT_71(256'h00000000000000000000000AA02A015500000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h05A8376861816A0DDA1981A8DC86616A3721B858677EA8E06A3721085A8DC842),
    .INIT_75(256'h61A283386A081A5AAA837C006AAAA60AA986AA8DF006AAF6AA1AAB86A20F6A86),
    .INIT_76(256'h860826A0DEA18A09A83792A0609863DEA18A09A837A861826A0DEA18205A8281),
    .INIT_77(256'hA860826A0DEA18609A837A862826A0DEA18A09A837A862826A0DEA18609A837A),
    .INIT_78(256'h3721289A8DC84616A3721981A8DC86A06A3721189A8DC86AFFFFFFFF6A09A837),
    .INIT_79(256'h00021BFFFE1AAAAE195548600A1BFE1261881A8DC84616A3721881A8DC86606A),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,ADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],o_DOUT[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({o_DOUT1,o_DOUT1,o_DOUT1,o_DOUT1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX5/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000404450000514500805145000C5540C0005145000051450000000000005045),
    .INIT_01(256'h0C0C000003304441003001457555000000004001000440000000514500005145),
    .INIT_02(256'h03FC514503FC014503F051450330055003F0500500305554000005040C000000),
    .INIT_03(256'h03F050050000140003F000440FFC5000033014140FFC555503FC00000FFC0140),
    .INIT_04(256'h000055000FFC00440FFC50000FFC00050FFC51450FC005450FFC50050FFC0145),
    .INIT_05(256'h0000000000000000000015150550000000000540001450450000004400000444),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF05015014000040000000400000000000500000000000000050000000),
    .INIT_08(256'h0EE02EC8800001100EE02EC880110000FEE02ECCC01100000EE02EC880000000),
    .INIT_09(256'hFEE1222267100000FEE1222223144000FEE12222231000003EE1222223100000),
    .INIT_0A(256'hFEE1222311100000FEE0222311200000FEE02EEF80000000FEE0EECCCC000110),
    .INIT_0B(256'h00000000000000000000BBB1EAE220000000BBB1EE223000FEE1222231100000),
    .INIT_0C(256'hDDD3000000000000DDD30000000000000000FFB9888000000000BBB18888C000),
    .INIT_0D(256'h0000000000000000FFFFCC44CC0000007773000000000000DDD3000000000000),
    .INIT_0E(256'h000404040418181855959556161A192915151516152555545004080400000000),
    .INIT_0F(256'h0000000404040808040404040404141525141414182400040404040000000000),
    .INIT_10(256'h00322466664223003232222EABEE23300222FEAAAAE2230000FAAAABAAAE2300),
    .INIT_11(256'h333B23776622A223000002222220000000222111111222000032233333322300),
    .INIT_12(256'h333FA3776AAE2223333323FBAA2222233333EBBF662AA2233333A3776622A223),
    .INIT_13(256'h00223FABEAE2200000000032AAA2000000322EAAAA323000333FFEAAAAEEE223),
    .INIT_14(256'hFF5EFAEB999CC000FF5EFAEB999CC0000000003333000000323AAEAAAAEAA323),
    .INIT_15(256'hEEFE3553AB220000EE3E3DD3AB230000FF5EFAEBB98CC000FF5EFAEB99ACC000),
    .INIT_16(256'h0000000000000014141424241415151929161511552615141404000040000000),
    .INIT_17(256'h0000000000000000000004040404141414180404040000000000000000000000),
    .INIT_18(256'h032A32B99B22A2300022AAB99BEA220000032EEA9AE23000000002BAA2200000),
    .INIT_19(256'h000002222BB991300000000033BAA3220333220322ABA220C0332FFEABA22208),
    .INIT_1A(256'h03F222FBBB2322203F3233FBBB23222266FBAAE6777FF7C00033B88BBBBF3330),
    .INIT_1B(256'h0333232222322220032222EAAA2222300322EAEAAA3200000332A2EAAB332000),
    .INIT_1C(256'h0000000FBBBBD000000000323FAB91100000003232A23320032333323222FA22),
    .INIT_1D(256'h0033EEFEEFE233000033EECCCCE233000033CCCCCCCC0300DDFAEE6666FBFFF0),
    .INIT_1E(256'h00000000000000000000000000000000EEAAEA0110AEAAEE33FFBFADDAFBFF33),
    .INIT_1F(256'h0000000000000000EFFDD7666673BCC000000000300000000000000300000000),
    .INIT_20(256'h00044CD5548C0000000333FA1000000000000449D98888000000022EA3000000),
    .INIT_21(256'h0000011111100000000000011000000000444C99D448400000333FA11AA32300),
    .INIT_22(256'h0000000322323000000000CF332300000000003EE30000000000116666110000),
    .INIT_23(256'h0041F0FC3003300002000C000000000000000000000000000000000002322300),
    .INIT_24(256'h00000000200000000000313000000000000231D500C403100C402F11720BC4C0),
    .INIT_25(256'h00000084648000000084C4465644C480000088CE5EC880000000088C6C880000),
    .INIT_26(256'h00222AA11C8233000000000000000000000028CCFFABBCCC0000000848000000),
    .INIT_27(256'h0000000000000000004484D99888800000322AACCA23000004484CD998888000),
    .INIT_28(256'hEFAEF999988FEAFEEFAEEBBBBBBEEAFEEFAEEBBBBBBEEAFEEFAEEBBBBBBEEAFE),
    .INIT_29(256'h000E119DD911E000000E308DD910E000000E3C8DD8C3E000EF9DD551100CC8FE),
    .INIT_2A(256'h001221288AA0000000011200211220000000021111100000000E019DD803E000),
    .INIT_2B(256'h000000000000000000000100201000000290081010801A000000110800110000),
    .INIT_2C(256'h117777C88C6667110157FEC44CEF7510117666C88C6777110157FEC44CFF7510),
    .INIT_2D(256'h67EBABEEBAABE2228888CC444FAEFB9D000032233D999D76000CBEF76FAEAAEF),
    .INIT_2E(256'h2A8A203222311000470020C88844444000000000880444441332222338000000),
    .INIT_2F(256'h2282203222311000462A80C8884444402A222032223110004700B0C888444440),
    .INIT_30(256'h222300323332232000044440888BEC800011013311223320CCCC0000C88BAC80),
    .INIT_31(256'h000000AFAA0000000000000000000000333330323332332044400000C88BAC80),
    .INIT_32(256'h00011111322000004480000C888440001111100311323320000CCC00888BAC80),
    .INIT_33(256'h0000005595000000CCCBBAAAAAABBCCC001111332220000044C000CCCCCC8800),
    .INIT_34(256'hBBBBBB88CCC00000BBFBBFEEEEEEBFBF00000000000000000000005565000000),
    .INIT_35(256'h00000000000FE22322222222333000003333330000000000BBBBBB88CCC00000),
    .INIT_36(256'h0000000000038800000000000003E000000000000003E220000000000003E223),
    .INIT_37(256'h0FF33B9DD9B0000033333EE77EE00000CFFF3AE77EA000008BBB3AAFFAA00000),
    .INIT_38(256'hAA00FAAFFAAFA8A2008000000000A802000000001500AAA0AA00BAC0AA80AA00),
    .INIT_39(256'hFBEEEEEB0000014054004500001001440000000055404000AEFEAEFBAAAABBEA),
    .INIT_3A(256'h55550000000000005405005554110000000000001555555504005555AA80AA00),
    .INIT_3B(256'h00000000154055400000000000000000000055000000555510000000AAAABBEA),
    .INIT_3C(256'h00005555555555555541000000000000000050005000555555540000AA00BB00),
    .INIT_3D(256'h55005155555055555555000000000000000054000155555555555541AEFEAEFA),
    .INIT_3E(256'h0000000000000000000000000000000000000000000055555555555555550000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000055515555555555555400),
    .INIT_40(256'hBAD0AA95AAA5AA01AA05BAC5AA00AA00BAC0AA80AA05AA05BAD5EA95AA94AA00),
    .INIT_41(256'h02000000BAC0AA00000000000000000000450000005500000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000040000000000055505500550055000000),
    .INIT_43(256'h000000000000AA80BAD5AA95AA05AA55BAD5AA95AA55AA55BAD5A295AA15AA00),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000005000500055555555000000000000),
    .INIT_46(256'h00000000000000000000AA00AA00BAC0AA80AA05AA05BAD5EA95AA94AA000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B814B854B814B814B814B814B814B814B814B814B854B854B854B8F8B80000),
    .INIT_4B(256'h00000BB854B854B854B814B814B814B814B814B814B814B854B814B814B814B8),
    .INIT_4C(256'h00550FFCAC15AFFC0FFC0FFC0FFC0FFC0FFC0FFC550D85558555F85500020000),
    .INIT_4D(256'h000000000BE18555855555540FFC0FFC0FFC0FFC0FFCAFFC0055000100000FFC),
    .INIT_4E(256'h00055A805AAA5AAA5AAA5A840000001455545554555555590BEB000200000000),
    .INIT_4F(256'h000000000000003B055B55555AA45AA455545A805AAA5AAA0000000000000000),
    .INIT_50(256'h00000000FE083E08FE082008FE0000005555155515B800B80000000000000000),
    .INIT_51(256'h0000000000000000002FF8B81555155555553E08FE049208FE0009000900FE00),
    .INIT_52(256'hE515E510E513E549E513E555E513E515E555E16E000F00000000000000000000),
    .INIT_53(256'h0000000000000000000000022FAEE566E555E549E513E554E513E500E500E513),
    .INIT_54(256'h0002000200020002000200020002000200020002000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h05533F8005C3C0170C810CC00B0D04CC02C3823300B0208CC02C382330200000),
    .INIT_69(256'h08C0823300B0208CC02C3813300B0E04CCC2303004CC001C3E0670F400A30FF0),
    .INIT_6A(256'h300070F00633F8104008C014C810F00120010010CFD0670F810CC001C3301F33),
    .INIT_6B(256'h00B0E08C3C07CC813300B0108CC02C04FF23300B0E08CC02C3810CC001C32043),
    .INIT_6C(256'h57C3FF800D533C033C4CF0C3E41233D810CC001C32043300070E04CC02C38233),
    .INIT_6D(256'h70C810CC001C32043300070C41CCC20470F2040C3F104E8CFFC000AA33FFF81B),
    .INIT_6E(256'h5400A00A122A14A12120852A141A580A5A86A152AA104810A1A4A55A84A01521),
    .INIT_6F(256'h55500AA1400000205400140002AAAA15500000002AA02A0555550155502AA855),
    .INIT_70(256'h00000000000000000000A8154000002820000402AA00002AA80155502AA80555),
    .INIT_71(256'h00000000000000000000000AAAAAAA8155555554000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h10CC001C32043300070E04CC02C3823300B0E08C3C07CC813300B0108CC02C04),
    .INIT_75(256'h70F2040C3F104E8CFFC000AA33FFF81B57C3FF800D533C033C4CF0C3E41233D8),
    .INIT_76(256'hC31043300070C810CC001B30C10C320070C810CC001C32043300070C41CCC204),
    .INIT_77(256'h1C31043300070C810CC001C32043300070C810CC001C32043300070C810CC001),
    .INIT_78(256'h00B0208CC02C0823300B0E04CC02C3813300B0208CC02C38FFFFFFFF3810CC00),
    .INIT_79(256'hAAA70D55530D55530D555C35570C0700B0D04CC02C0823300B0D04CC02C38133),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,ADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],o_DOUT[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({o_DOUT1,o_DOUT1,o_DOUT1,o_DOUT1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized5
   (o_DOUT,
    i_EMU_MCLK,
    RAM_reg_1_0,
    o_DOUT0,
    ADDRARDADDR,
    CPU_DOUT,
    RAM_reg_0_0);
  output [3:0]o_DOUT;
  input i_EMU_MCLK;
  input RAM_reg_1_0;
  input o_DOUT0;
  input [13:0]ADDRARDADDR;
  input [3:0]CPU_DOUT;
  input [0:0]RAM_reg_0_0;

  wire [13:0]ADDRARDADDR;
  wire [3:0]CPU_DOUT;
  wire [0:0]RAM_reg_0_0;
  wire RAM_reg_1_0;
  wire i_EMU_MCLK;
  wire [3:0]o_DOUT;
  wire o_DOUT0;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX6/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000001500001541000015410000040000001555000010550000000000001555),
    .INIT_01(256'hBFFF0000BFFF1004BFFF00153FF0000000001004000040000000155500001555),
    .INIT_02(256'hB7FF1541B5570001BD5F1001BFFF0040BFFF1001BFFF0410BFFF1555BFFF0000),
    .INIT_03(256'hB5571555BFF71555B5571555BFFF1000BFFF1001B7570001B7FF0000BFFF1555),
    .INIT_04(256'h555500503FFF00013FFF1555BFFF0001BFFF1541BFF71055BFFF1555BFFF0055),
    .INIT_05(256'h0000555400000540400014050000000005500140555410015554000114101001),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF0011D100000040000000400000000000500000000000000050000000),
    .INIT_08(256'h4510113122300330451011312230000075101131310000004510113123000000),
    .INIT_09(256'h751121117D200000751121113120000075112111312000007511211131300000),
    .INIT_0A(256'h75111131233000007510103123200000751011745000011075109975A3300330),
    .INIT_0B(256'h8000000000000000000033318812300000003331011230007511211312300000),
    .INIT_0C(256'h3330000000000000000000000000000000003FF94888000000003331CCC00000),
    .INIT_0D(256'h0000000000000000C8C6CC4CC400000022200000000000007770000000000000),
    .INIT_0E(256'h001C0408080F209EAF33C6AAAE2F00320A212628381F8D0C340B0E01000000C0),
    .INIT_0F(256'h00000000040C0008000804080C000C0D281A0004140001040C0C080000000000),
    .INIT_10(256'h00000100001000002221311F301223200316D88F3702220002321CFFF3002310),
    .INIT_11(256'h0000240040020000001310000001310000222233332222000000033333300000),
    .INIT_12(256'h0000240044C2000000002004800200000000240004C200000000240004C20000),
    .INIT_13(256'h002110FD33310000000000101111000000111119542120001000022661011000),
    .INIT_14(256'h01213FF8EA76400001213FF9EA77400000000200220000003323332563222121),
    .INIT_15(256'h5535033042120000553504404212000001213FFBFB44400001213FFBEA744000),
    .INIT_16(256'h00000010200C0004142C202F18390F03333C2B23170A0E2C0003008000C00000),
    .INIT_17(256'h00000000000000000800080C1C00000008000C0C080000000000000000000000),
    .INIT_18(256'h1332123881021000033210088101221000031008820300000000003B90000000),
    .INIT_19(256'h00021100330103110000221031B1220010220000025150000200203305120000),
    .INIT_1A(256'h0103231CD10210100030230DD031110042E0BA210040C6CC0000001333333330),
    .INIT_1B(256'h00002033111200101333222ED11113011033222EF21120002103322DD1013100),
    .INIT_1C(256'h0000377F77731100000000337720010100000033131022100020001330221201),
    .INIT_1D(256'h022222A99A2222200222208888022220033000C88C000330BF3BBFFB777FB7B0),
    .INIT_1E(256'h00000000000000000000000000000000080DC80FE08CD080232955DEAD559232),
    .INIT_1F(256'h00000000000000003BBF355DD9E7840000000011220000000000001111000000),
    .INIT_20(256'h0000CB6F2780000000021245300000000000003E763440000000030653000000),
    .INIT_21(256'h000131744713100000001203302100000000C3A7A3000400000219F337602000),
    .INIT_22(256'h000000133033000000000003203000000000003333000000001357C00C753100),
    .INIT_23(256'h0030002033900C00001000400000000000000000030300000000003331033200),
    .INIT_24(256'h0000003302000000000002000302000000030114000000000020313323000000),
    .INIT_25(256'h0000000CEC000000088CCCECFDECCC88000048CDFDC840000000008CCC800000),
    .INIT_26(256'h0000251233A32100000002000000000000000E8CDDEB600400000088C0800000),
    .INIT_27(256'h000000011000000000404FA7274400000000255E7E3000000040CFA727440000),
    .INIT_28(256'hDFF76EDCCCD67DFDDFF77FFCCFF77DFDEFF77CDFFDC77DFDEFF77CDDDDC77DFD),
    .INIT_29(256'h00C0130CC0310C0000C0131303230C0000F0131FF1310C00DFE76EDCCCD66EFD),
    .INIT_2A(256'h01312767677033100003132222332100000011300330000000C0323031310C00),
    .INIT_2B(256'h0000030000000000040000000000004000000114110000000000000100000000),
    .INIT_2C(256'h323320AFEA03032302FBF8A02A8DBF20323330ACEA02332302FBD8A02A8EBF20),
    .INIT_2D(256'hA7E7A7FD529F91114444CCCCD16FFF77000001133775DDC7CCC8CEF86F82EEED),
    .INIT_2E(256'h68C0301220100000546480074804008C00000C00010CCCD03321221200000000),
    .INIT_2F(256'h2800301220100000101220074804008CD111001220100000100000074804008C),
    .INIT_30(256'h3300001122210110000444880000404000000023200002104484400040004040),
    .INIT_31(256'h0000001D010000000000000000000000000001122212011048C0000040004040),
    .INIT_32(256'h00000112112000008CC000840048000011000222111000100044400800004440),
    .INIT_33(256'h0000005005000000840BA662266AB04800001111130000008C40840008444000),
    .INIT_34(256'h0366A9DC0480000077F55F7777777F7F00000000000000000000001001000000),
    .INIT_35(256'h0000000000031123001122330120000003222110000000000322211000000000),
    .INIT_36(256'h0000000000030000000000000003300000000000000310000000000000031123),
    .INIT_37(256'h5555075EE57000001111015BB51000001111055FF55000001111047DD7400000),
    .INIT_38(256'h55401754A8FF0188202000200002E0850000A400A92055645575A179015B41E9),
    .INIT_39(256'hDD00F7F6A96A546B0577661200AA027B0000AAFED5574340169FE6812B71E415),
    .INIT_3A(256'h9655000000002FEA1544024391130000FA99956BAAFF9550E866559401504000),
    .INIT_3B(256'h00005AA5D538AA80000E01AF0B6F94005665F3FF55AAA405FFF05AAA2B71E415),
    .INIT_3C(256'h5AC0FC50A01655A9953F6540AA56BD9A69953EAA50E9AAAA819530005000A000),
    .INIT_3D(256'h0FEA5757054359551A450000D400A57A55594E9FAF5A56AA05AA9540169F268A),
    .INIT_3E(256'hA96557BA956656E54000958095956A655959AAAC9BE5FD695955016A55300000),
    .INIT_3F(256'hA95AFB95F9ABA6B540006D56BA695555E965FAAAFA555695C005969556A50700),
    .INIT_40(256'hA17F015155FC42355551A03540005550A16A015A41C155F1A3D6015955055000),
    .INIT_41(256'h00000000A00055BA000000000000026518E316EA0AC10BF00000000000000000),
    .INIT_42(256'h000000000000000040006D50BA605540E960FAA0FA405694C030941057408000),
    .INIT_43(256'h0000000000005000A155015442C55F00A3C5015540555055A095015943295600),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000BF9A69953EAA50E9AAAA8195300000000000),
    .INIT_46(256'h0000000000000000000040005550A16A015A41C155F1A3D60159550550000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C002C0000),
    .INIT_4B(256'h000003A0542C542C542C142CD42CD42CD42CD42CD42CD42C542CD42CD42CD42C),
    .INIT_4C(256'h1FFF0FFD0F750FFD1FFDD555DFFDDFFDDFFDDFFD54DEC555C555B155000E0000),
    .INIT_4D(256'h000000000380C555C555555537FDDFFDDFFDDFFD1FFD0FFDFF55FFFFFFFFDFFD),
    .INIT_4E(256'hEA51EA50EA50E650EA5055546A54EA5455545554555555513802000300000000),
    .INIT_4F(256'h000000000000000231525555555555445554EA5CEA50EA50FFFFFFFFFFFFFFFF),
    .INIT_50(256'h93B093B093B013B093B04355937593B055551555152C03EC0000000000000000),
    .INIT_51(256'h0000000000000000000EE02C15411555555513B0934101B0937FFFFFFCFF937F),
    .INIT_52(256'h850E850585068550850685558506850E8555854B000800000000000000000000),
    .INIT_53(256'h0000000000000000000000000E0B854B85558550850685558506850F850F8506),
    .INIT_54(256'h0003000300030003100300030003000300030003000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000300030003000310030003000300031003),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h055334901442141608110CF5050444CD414111335050444CD014111335000820),
    .INIT_69(256'h444111335060444CD014211335070444CD11104412CD50482045108D415208D5),
    .INIT_6A(256'h3541508405336115501480148115510521051414CD845608110CD504C2841B35),
    .INIT_6B(256'h506044441106CD11335050444CD41411FF1335050444CD0142110CD504428443),
    .INIT_6C(256'h5582C88415433443344CD182E114337114CF5044204433D4120844CD01411133),
    .INIT_6D(256'h30A110CD404428443354120A110CD845108845442284550CDF710555335DF115),
    .INIT_6E(256'h0000000094E4065A991D0201000030042140002110A58010C084100044000340),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h14CF5044204433D4120844CD01411133506044441106CD11335050444CD41411),
    .INIT_75(256'h108845442284550CDF710555335DF1155582C88415433443344CD182E1143371),
    .INIT_76(256'h428443354110A110CD504F3D5104204130A110CD404428443354120A110CD845),
    .INIT_77(256'h4428443354110A110CD504428443350110A110CD504428443354110A110CD504),
    .INIT_78(256'h5050444CD418111334050444CD014211335060444CD41421FFFFFFFF2110CD40),
    .INIT_79(256'h1551045555045552081548204104110410444CD414111335060844CD01411133),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],o_DOUT[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX6/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000001150C005545000055450000140000305555000051550000000000005555),
    .INIT_01(256'h0FFC00000FFC10040FFC00550000000000001004000040000000555500005555),
    .INIT_02(256'h03FC5545000001050C0C5105000001400FFC50050FFC14500FFC155500000000),
    .INIT_03(256'h000055550FF0155500001555000050000FFC50050300000503FC000000001555),
    .INIT_04(256'h000015500FFC00110FFC5555000000050FFC55450FF015550FFC155500000155),
    .INIT_05(256'h0000555400000540400014050000000005500540555450155554001114101011),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00115100000040000000400000000000500000000000000050000000),
    .INIT_08(256'hCE21223111311110CE21223111300000FE21223111000000CE21223111200000),
    .INIT_09(256'hFE21222275100000FE21222231100000FE21222231100000FE21222231100000),
    .INIT_0A(256'hFE21223111100000FE21223111200000FE2122FDD0000110FE21EEFDD1311110),
    .INIT_0B(256'hC00000000000000000003331EE2220000000333122222000FE21222311100000),
    .INIT_0C(256'h5553000000000000666300000000000000003BB98888000000003331888C0000),
    .INIT_0D(256'h0000000000000000FFFFCCCCCC00000055530000000000005553000000000000),
    .INIT_0E(256'h10100404040409155599655515152A1915050506065565A59514050100004040),
    .INIT_0F(256'h0000000404040804080404040408050516150404142001040404040000000000),
    .INIT_10(256'h0003020000203000322322EBF2222230022EBBABFE2222000322EAABBEE22230),
    .INIT_11(256'h33332FCC88E22222003223000032230000222233332222000000023333203000),
    .INIT_12(256'h33332FCC88A22222333323444422222233332FCC88A2222233332FCC88A22222),
    .INIT_13(256'h003333EF2222200000000032222200000032222EEE3220003333322FF2222222),
    .INIT_14(256'hEE523BF9D99AC000EE523BF9D999C00000000333223000002232222DD2222322),
    .INIT_15(256'hEE3E3553F2220000EE3E3663F2220000EE523BFBF988C000EE523BFBD998C000),
    .INIT_16(256'h0000101010000404141418141515252919161515151515051910004080400000),
    .INIT_17(256'h0000000000000000000404141408080804080404040000000000000000000000),
    .INIT_18(256'h3222322DD22222230222223DD22222300002222ED22230000000032EE2200000),
    .INIT_19(256'h000333333AAA13220000333322BA22223322000032AAA220033323EEAA222230),
    .INIT_1A(256'h0332322DD11322303333231DD132232266EBBA667777F7CC033BBBBBAE333330),
    .INIT_1B(256'h03332322222222203232222EE22223233322222EF22320003332232EE2132200),
    .INIT_1C(256'h00002BAEBAAF110000000033EBA2110200000022232322200320032333223222),
    .INIT_1D(256'h033333FEEF333330033330CCCC033330033000CCCC000330BFFBBFF7777FBFF0),
    .INIT_1E(256'h000000000000000000000000000000000CCBC809908CBCC0322EEEA99AEEE223),
    .INIT_1F(256'h00000000000000003FDD766666EB8C0000000000330000000000003300000000),
    .INIT_20(256'h0004CDDC55800000000333FA000000000000049D89988C000000022EA0200000),
    .INIT_21(256'h000001122110000000000011110000000444CD989144840000033FA11EA33000),
    .INIT_22(256'h0000003232230000000000032230000000000033330000000000112662110000),
    .INIT_23(256'h00D0033312F00400002000C00000000000033333333330000000002232232300),
    .INIT_24(256'h00000021030000000000033001030000000233FF0000000000F0231132000C00),
    .INIT_25(256'h0000008C5C800000084CC4667664CC48000084C676C480000000084464480000),
    .INIT_26(256'h00322EA10D823300000000000000000000000E8CFFEBBCCC00000084C8800000),
    .INIT_27(256'h000000111100000004484D989988400000322EACC82300000444C99899884000),
    .INIT_28(256'hEFEB9DDDDDD8BEFEEFEAAFFDDFFAAEFEEFEAAFFFFFFAAEFEEFEAAFFFFFFAAEFE),
    .INIT_29(256'h0083112EE2113800008300112110380000B3001DD1003800EFD99DDDDDD88CFE),
    .INIT_2A(256'h0012212021121000000101001111200000000212211000000083011211003800),
    .INIT_2B(256'h0000020000000000000000200200000000002106000200000000002002000000),
    .INIT_2C(256'h0133344DC44203101137E446444E73110133244EC44333101137E446444F7311),
    .INIT_2D(256'h67EBABAABBABE2228888CCCCF2AFFBBF000003223F999D57CCCCCEE46FAEEEEE),
    .INIT_2E(256'hAB80203223100000A8B880CA884444C400000800020444603322223300C00000),
    .INIT_2F(256'h2B00203223100000202220CA884444C4A222003223100000200000CA884444C4),
    .INIT_30(256'h220030332222032000044448888BAC800010001311000220CC4CC00C888BAC80),
    .INIT_31(256'h000000EBEE000000000000000000000033003333222303204440000C888BAC80),
    .INIT_32(256'h00001112222000004480008888880000110011111220032000CCCC08888BAC80),
    .INIT_33(256'h00000055A5000000CCCBBBBBBBBBBCCC000111222200000044C0C88888448000),
    .INIT_34(256'hA9999999CCC00000AAFBBFAAAAAAAFAF00000000000000000000001561000000),
    .INIT_35(256'h0000000000032222222222223330000021111111000000002111111100000000),
    .INIT_36(256'h0000000000030000000000000003300000000000000320000000000000032222),
    .INIT_37(256'hAAAA3FDDDDF00000222232677620000022223EEFFEE00000EEEE3EFDDFE00000),
    .INIT_38(256'hA000FEFCABAA0288202000200002A08A000000000540AA00A000AC00EAA0A800),
    .INIT_39(256'hBBFFAAAE0000010050001444000000400000000015545400AAAAAABEAAEFAFFE),
    .INIT_3A(256'h55550000000000004011015454540000000000000000555501005555EAA0A800),
    .INIT_3B(256'h00000000154055400000000004000000000004000000555500000000AAEFAFFE),
    .INIT_3C(256'h00150155055555555540000000000000000040005500555555554000A000A000),
    .INIT_3D(256'h50005454555455555555400000000000000050000055555555555555AAAAAABA),
    .INIT_3E(256'h0000000000000000000000000000000000000001000001555555555555450000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000055551555555555555400),
    .INIT_40(256'hAC00EAA5AA01A845A015AD45A800A000AC00EAA0A814A005AC15EAA1A555A000),
    .INIT_41(256'h00000000AC00A000000000000000000001040000001500000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000055541540555054000000),
    .INIT_43(256'h000000000000A000AC15EAA5A815A055AC15EAA5A955A555AD55EAA5A855A054),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000004000550055555555400000000000),
    .INIT_46(256'h00000000000000000000A800A000AC00EAA0A814A005AC15EAA1A555A0000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B814B854B814B814B814B814B814B814B814B814B854B854B854B8E0B80000),
    .INIT_4B(256'h000002FC54B854B854B814B814B814B814B814B814B814B854B814B814B814B8),
    .INIT_4C(256'h0FFDAFFCAF05AFFC8FFC00000FFC0FFC0FFC0FFC540F85558555C155000B0000),
    .INIT_4D(256'h0000000002F885558555555503FC0FFC0FFC0FFC8FFCAFFC0055000000000FFC),
    .INIT_4E(256'h5A815AAA5AAA52AA5AAA00041A845A84555455545555555B2F8B000200000000),
    .INIT_4F(256'h000000000000000BC15B55555555556455545A805AAA5AAA0000000000000000),
    .INIT_50(256'hFE08FE08FE084E08FE084800FE05FE085555155515B802B80000000000000000),
    .INIT_51(256'h0000000000000000000BBEB81571155555554E08FE042408FE0000000200FE00),
    .INIT_52(256'hE517E528E513E552E513E555E513E517E555E56E002F00000000000000000000),
    .INIT_53(256'h0000000000000000000000000BEEE56EE555E552E513E555E513E510E510E513),
    .INIT_54(256'h0002000200020002000200020002000200020002000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0C00010030008020010300010C004C004200020000C004C00020002001000000),
    .INIT_69(256'h0800130000800080042001200108000800120000200100C00848002003000201),
    .INIT_6A(256'h040200000C002130803000200020800C000C04200080C0020300100800003000),
    .INIT_6B(256'h00800480000800020000C000C0042000FF2000080008000200130011080000C0),
    .INIT_6C(256'h00009500200000000000000090200011200000C0044800002000080002001200),
    .INIT_6D(256'h0000300100C0004C004020000200040C00040C000144C00005400C0000150130),
    .INIT_6E(256'h0000000000000004010000000000000000004000000004040000000000000015),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h200000C004480000200008000200120000800480000800020000C000C0042000),
    .INIT_75(256'h00040C000144C00005400C000015013000009500200000000000000090200011),
    .INIT_76(256'h0000C0040200013001008000120004030000300100C0004C004020000200040C),
    .INIT_77(256'hC0000C004420000200100C00008004020000300100C0004C0040200003001008),
    .INIT_78(256'h10C0008000200120000C0048000200020000C000C0002000FFFFFFFF00300100),
    .INIT_79(256'h2A0000A80000A80000A800028000800000008000200130000800480002001200),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],o_DOUT[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0,RAM_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized6
   (D,
    i_EMU_MCLK,
    RAM_reg_0_0,
    o_DOUT0,
    RAM_reg_0_1,
    CPU_DOUT,
    RAM_reg_0_2);
  output [3:0]D;
  input i_EMU_MCLK;
  input RAM_reg_0_0;
  input o_DOUT0;
  input [13:0]RAM_reg_0_1;
  input [3:0]CPU_DOUT;
  input [0:0]RAM_reg_0_2;

  wire [3:0]CPU_DOUT;
  wire [3:0]D;
  wire RAM_reg_0_0;
  wire [13:0]RAM_reg_0_1;
  wire [0:0]RAM_reg_0_2;
  wire i_EMU_MCLK;
  wire o_DOUT0;
  wire NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX7/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'hB5570000B5570550B55700000000000000010550000040000000000000000000),
    .INIT_02(256'hBFFF0000BFFF0000BFFF0000AAAA0000B5570000B7570000B7F70000AAAA0000),
    .INIT_03(256'hBFFF0000BFFF0000BFFF0000AAAA0000BFFF0000B7770000BFFF0000AAAA0000),
    .INIT_04(256'h555500053FFF00003FFF0000AAAA0000BFFF0000B7770000BFFF0000AAAA0000),
    .INIT_05(256'h0000555400001550500050010000000010040000555000005554000055140000),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00004000000040000000400000000000500000000000000050000000),
    .INIT_08(256'h1111113123323000111111312300000011111131230000001111113123000000),
    .INIT_09(256'h1112111312300000111211131230000011121113123000001112111313300000),
    .INIT_0A(256'h1112113123323000111100312331111111111131233113301111113123323000),
    .INIT_0B(256'h8000000000000000000000020000000000000002001230001112123123200000),
    .INIT_0C(256'h000000000000000033100000000000000000000E88C000000000000200400000),
    .INIT_0D(256'h0000122222210000488D4C888080000033300000000000000000000000000000),
    .INIT_0E(256'h00000C040A0B042A384C4E07085D0C3C22351A181CB3D1018F360300000000C0),
    .INIT_0F(256'h0000000000040800000014180C0000011C0E0828040103020C00000000000000),
    .INIT_10(256'h0000000000000000230211333301A320031229BB932232000232103113320202),
    .INIT_11(256'h0000240051020000011010132101011000333211112333000000021000200000),
    .INIT_12(256'h0000240055C200000000240055C200000000240015C200000000240015C20000),
    .INIT_13(256'h002110B533310000000000101D11000000111111902120001000022951011000),
    .INIT_14(256'h4531237DEEB380004531235DEEB3B00000000102212000003323322913222121),
    .INIT_15(256'h403000002002000088300330200200004531237FFF8080004531237FEEB08000),
    .INIT_16(256'h00001020303D0708041D111D183B0D013F2F2B24183F0E013A320000C0000000),
    .INIT_17(256'h00000000000000000804082C003C0C0000080C0C040000000000000000000000),
    .INIT_18(256'h3332123F710210000321100F7101221000031000720300000000003F50000000),
    .INIT_19(256'h0001100303713110000021000192200022000000005110000000203351120000),
    .INIT_1A(256'h01032319321210100030231B2131110071E28B3F3773FFFC0000000333330123),
    .INIT_1B(256'h00002033331200103333222A511113000333222A320130002103322910330000),
    .INIT_1C(256'h0000B33733331230000001333031331000003000130200200200000103022100),
    .INIT_1D(256'h0210321111230120021030000003012002100000000001206D19BDEEE5400CA0),
    .INIT_1E(256'h000000032000000000000002100000000385CD3333DC5830210009AAAA900012),
    .INIT_1F(256'h000000000000000032FF11159D70400000000111222000000000011111100000),
    .INIT_20(256'h000C4B76FB0000000000128900000000000000FB673480000000000A93300000),
    .INIT_21(256'h0001310000131000000012200221000000CC4FB67FCCCCC0000219F22B712000),
    .INIT_22(256'h0000013123100000000000233320000000000000210000000013104444013100),
    .INIT_23(256'h0010023B32033000001000800000000000000000030303000000031023310000),
    .INIT_24(256'h0000000000000000000000000000000000003000013000000003001232000000),
    .INIT_25(256'h0000088EEE880000088CCCEEFEECCC8800080CCCFCCC0800000080CCECC08000),
    .INIT_26(256'h0003298233F020000000000020000000000003DE31EBA7000008408CCC048000),
    .INIT_27(256'h000000111100000000CCCB76374800000000399F723000000CCCCB763748CCC0),
    .INIT_28(256'h9FFFF655477DFDF99FFFC755477CFDF9AFFFC475474CFDF9AFFFC456654CFDF1),
    .INIT_29(256'h0401230A6032104004023138402320400432103A630110409FFFF655466CEEF9),
    .INIT_2A(256'h0131223332233210000133333333200000002313033110000402320843131040),
    .INIT_2B(256'h0000000020000000000030000000000000000011101000000000000200000000),
    .INIT_2C(256'h00232228822302002333B2E00E2911320023322882223200231192E00E2A2132),
    .INIT_2D(256'hC7C78B7557F911534444CCC55E8FFB44000000113777DDD4CC0C84C86F4A2EED),
    .INIT_2E(256'hAC00001330000000544430C33800088008840088842000103111232200400000),
    .INIT_2F(256'hA0300013300000001809A0C3380008801110001330000000190480C338000880),
    .INIT_30(256'h300001000000001040000480CCCC1040000000131000001070804408CCCC1040),
    .INIT_31(256'h000000110100000000000000000000000000001122200010448C0044CCCC1040),
    .INIT_32(256'h000000111100000088C008CCCC040000100000110000001080888400CCCC1440),
    .INIT_33(256'h0000005005000000840BB570075BB048000001113000000048C48CCCC0400000),
    .INIT_34(256'h476665500000000033F66F1111113F7F00000000000000000000001001000000),
    .INIT_35(256'h0000000000030112001122330120000000122233012000000322211000000000),
    .INIT_36(256'h0000000000030000000000000003300000000000000330000000000000030100),
    .INIT_37(256'h00000031130000000000000FF000000000000003300000000000031332300000),
    .INIT_38(256'hD5405151A0F06320E00000C020005051008054000030F699D55657A6155F05A7),
    .INIT_39(256'h003F470EA95A506B553FA845008A01850000BFFAAA5550900155F657E21FBF35),
    .INIT_3A(256'h655A000000002BFA1555090E25530000EA9955AB56AA65557BBDA55515000500),
    .INIT_3B(256'h0000AA995578AAA0000201AB2B5F50005D67FEB25565AAA094CF7DEFE21FBF35),
    .INIT_3C(256'h56AF5415EA01A555A50F6540AA56B9996555FFEB543FAAAA5A697C0000000000),
    .INIT_3D(256'h3FA55555C000995582410000C00065EA5555265C7D5A955A405AAA5401550654),
    .INIT_3E(256'hA96957BA959A5A99400058005595AA65656502A955AA07559559A405557F0000),
    .INIT_3F(256'hA996D695E9AF96B500005565F6695555A595FFFAA5555560FFF0655A55695180),
    .INIT_40(256'h57C015A1F76805F9D554575D0500D54056AB155A0527D57C051515A5FF545000),
    .INIT_41(256'h000000000000D55B000000000000056725A2AFF905A4003F0000000000000000),
    .INIT_42(256'h000000000000000000005560B6405550A590FFF0A5405569FFF865405F400000),
    .INIT_43(256'h00000000000000005F0015050500D555FC0115F50505D5690169156905E2D540),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000BB996555FFEA543FAAAA5A697C0000000000),
    .INIT_46(256'h000000000000000000000500D54056AB155A0527D57C051515A5FF5450000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'hD42CD42C542CD42CD42CD42CD42CD42CD42CD42CD42C542C542C542C042C000C),
    .INIT_4B(256'h000000C0142C542C542C542CD42CD42CD42CD42CD42CD42C542C142C142CD42C),
    .INIT_4C(256'h1FFF0FFD0FDD0FFD5FFDFFFFDFFDDFFDDFFDDFFD537D1555C555C55500380000),
    .INIT_4D(256'h0000000000E0C555C55555554DFDDFFDDFFDDFFD5FFD55550055000077005FFD),
    .INIT_4E(256'hEA54EA50EA50DD50EA55FFF46A54EA545554555455555554E012000200000000),
    .INIT_4F(256'h00000000000000028C525555555555445554EA5CEA5555550000555C55715555),
    .INIT_50(256'h93B053B093B007B0555500FF937F93B055551555153C0EAC0000000000000000),
    .INIT_51(256'h00000000000000000003382C151C1555555507B0934140559370555555559355),
    .INIT_52(256'h850685408506855485058500850685068555854B00F800000000000000000000),
    .INIT_53(256'h00000000000000000000000003AB854B85558554850685558506850B850B8506),
    .INIT_54(256'h0003000300035503100310030003000300030003000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000300030003000310030003000300030003),
    .INIT_56(256'h0000000000000001000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h1AA37D6868609868816A0DDA1985A8DC86A16A3721989A8DC84A16A372121041),
    .INIT_69(256'hA8E26A3721089A8DC86A06A3721285A8DF2A189863DDA18A09AA980786A882F6),
    .INIT_6A(256'h768698161A37E6AA88683868F6AAEA1A1E1A1868DF9AA0826A0DDA18E058677E),
    .INIT_6B(256'h21285A8A1618DFAA3721989A8DC84626FFA3721985A8DC86A06A0DDA18605A83),
    .INIT_6C(256'hAA2055586AA37AA3768DC82026A83756A8DEA18609A837A86081A8DC86A16A37),
    .INIT_6D(256'h2816A0DDA18605A8376860816A0DE5AA2801AA860BDAAA0DC55A1AAA37BFF6AA),
    .INIT_6E(256'h3C0D2D5AAF20FDCB88FB8B5A699A8E81E42DBF0C952036DA7A7290D9EFF07144),
    .INIT_6F(256'h30505D3260090045B918FD5659D8F89D503E7EFA7FC3E630FF1ED5CD60419497),
    .INIT_70(256'h000C0C3EF3C3F3FFC803AD1567FFB338E6F2D6A32EEBA752C69DB5EA854F2900),
    .INIT_71(256'h00000000000000000000020F76903EA0999198954284C03C3BFF4C00C01730C0),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'hA8DEA18609A837A86081A8DC86A16A3721285A8A1618DFAA3721989A8DC84626),
    .INIT_75(256'h2801AA860BDAAA0DC55A1AAA37BFF6AAAA2055586AA37AA3768DC82026A83756),
    .INIT_76(256'h605A8376861816A0DDA18F75AA0205862816A0DDA18605A8376860816A0DE5AA),
    .INIT_77(256'h8605A8376861816A0DDA18605A8376862816A0DDA18605A8376061816A0DD818),
    .INIT_78(256'h21A89A8DC84226A3721A85A8DC86A06A3721889A8DC86606FFFFFFFF06A0DDA1),
    .INIT_79(256'h6AAA85AAA185AAA081AA8206A185A289985A8DC84A26A3721881A8DC84A16A37),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_0
       (.ADDRARDADDR({1'b1,RAM_reg_0_1,1'b0}),
        .ADDRBWRADDR({1'b1,RAM_reg_0_1,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_0_DOBDO_UNCONNECTED[31:2],D[1:0]}),
        .DOPADOP(NLW_RAM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_2,RAM_reg_0_2,RAM_reg_0_2,RAM_reg_0_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/video_main/CHARRAM_PX7/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000005400005504000055040000100000005554000041540000000000005554),
    .INIT_01(256'h0000000000000550000000142A000000800205500C0040000000555400005554),
    .INIT_02(256'h0FFC55040FFC00040FFC400400000000000040040300000003F0555400000000),
    .INIT_03(256'h0FFC55540FFC55540FFC5554000040000FFC0000033000040FFC000000005554),
    .INIT_04(256'h000001550FFC00040FFC5554000000040FFC5504033011540FFC555400000154),
    .INIT_05(256'h0000555400001550500050010000000010040500555040045554000455144004),
    .INIT_06(256'h0000000000000000550000000000000000000000000000005500000000000000),
    .INIT_07(256'hFFFFFFFF00004000000040000000400000000000500000000000000050000000),
    .INIT_08(256'h2221223111311000222122311120000022212231112000002221223111200000),
    .INIT_09(256'h2221222311100000222122231110000022212223111000002221222311100000),
    .INIT_0A(256'h2221223111311000222122311131111122212231113111102221223111311000),
    .INIT_0B(256'hC000000000000000000022210000000000002221222220002221223111100000),
    .INIT_0C(256'h22230000000000003333000000000000000022E98880000000002221CCC00000),
    .INIT_0D(256'h0000111111110000FBFFCCCC8CC0000011130000000000002223000000000000),
    .INIT_0E(256'h2010000404041515166665251655A51505051516160959A92405010200004040),
    .INIT_0F(256'h0000000004040408080814140408090916150414240505010408000000000000),
    .INIT_10(256'h0000022222200000322233311322E23002222FFDD33322300322223113222233),
    .INIT_11(256'h33332FFFAAE22222032221111112223000333222222333000000022222200000),
    .INIT_12(256'h33332FFFAAA2222233332FFFAAA2222233332FFFAAA2222233332FFFAAA22222),
    .INIT_13(256'h003333AB22222000000000322AA200000032222EAA3220003333322BB2222222),
    .INIT_14(256'hEE1223F9D99DC000EE1223D9D99DD00000000332222000002232222BB2222322),
    .INIT_15(256'hE232366322220000EE32377322220000EE1223FBF98CC000EE1223FBD99CC000),
    .INIT_16(256'h0010101010110504051519151515252915151516160515191511120040000000),
    .INIT_17(256'h0000000000000000000414142814040804040404040404040000000000000000),
    .INIT_18(256'h2222322BB22222220222223BB22222300002222AB22230000000332AA2220000),
    .INIT_19(256'h000333322BA232200000333322B222222200033303A222200333232EA2222220),
    .INIT_1A(256'h0332322991132230333323199132232276EABB777777F7FC33BBBBF322231111),
    .INIT_1B(256'h03332333332222202232222AA22223223322222AB22120003332232AA2113200),
    .INIT_1C(256'h0000ABAA32221110000003322232332000002002233222200200000333322222),
    .INIT_1D(256'h0333222222223330033320000002333003300000000003309DD9BEEE66773BF0),
    .INIT_1E(256'h0000000100000000000000000000000002CED911119DEC2033031DDDDDD13033),
    .INIT_1F(256'h000000000000000031DF66666EB9C00000000000333000000000033300000000),
    .INIT_20(256'h000CCDCCCDC00000000033FA20000000000004D8889880000000032EA0100000),
    .INIT_21(256'h0000012222100000000000122100000000CCC98889CCCCC000033FA00EA22000),
    .INIT_22(256'h0000032223300000000000323220000000000032230000000000122222210000),
    .INIT_23(256'h0030331D13321030002000C00000000000322222232322000000322223230000),
    .INIT_24(256'h0000000000000000000000003000000000002330331000000001033323000000),
    .INIT_25(256'h0000084656480000084C446575644C4800088C46764C88000000884454488000),
    .INIT_26(256'h00022EA11DA33000000000000000000000000FEAFFEBBBCC000888444C888000),
    .INIT_27(256'h000001111110000000CCC9888988400000032EADDD2300000CCC89888988CCC0),
    .INIT_28(256'h2FEFD999999DFEF22FEEFB9999BFEEF22FEEFBB99BBFEEF22FEEFBBBBBBFEEF2),
    .INIT_29(256'h0803112BF21130800803011AE21030800833011BF11030802FDDD99999BDCCF2),
    .INIT_2A(256'h0012211111111200000000111111000000000121211000000803012AE1103080),
    .INIT_2B(256'h0000000000000000000010002002000000000008021000000000000020000000),
    .INIT_2C(256'h0113304554020110132664011046623101132045540331101326640110477231),
    .INIT_2D(256'h77FBBBAABBBE22A38888CC8BEE8FFB8C000000322FB99D55CC4444C46FAAEEEE),
    .INIT_2E(256'hA830003223000000A888A08AA8448CC8C8880088882000203222223300C00000),
    .INIT_2F(256'hA020003223000000240AA08AA8448CC82220003223000000260CB08AA8448CC8),
    .INIT_30(256'h2000033300000020C0000448CCCFAC800000001310000020E040CC08CCCFAC80),
    .INIT_31(256'h0000002FE200000000000000000000003000033333300020444400C8CCCFAC80),
    .INIT_32(256'h0000003332000000444C08CCCC8800801000011100000020C0CCCC08CCCFAC80),
    .INIT_33(256'h00000055A5000000CCFBAABAABAABFCC0000033220000000444C8CCCC8480000),
    .INIT_34(256'hEDDDDDD110000000AAFAAFAAAAAAAFAF00000000000000000000001121000000),
    .INIT_35(256'h0000000000032222222222223330000022222222333000002111111110000000),
    .INIT_36(256'h0000000000030000000000000003300000000000000330000000000000032200),
    .INIT_37(256'hEEEE323113200000222232277220000022223223322000002222331111300000),
    .INIT_38(256'hAA80FFFFA3AFA220A00000802000A0A2008000005540A800AA800000FA00AA00),
    .INIT_39(256'hFFEACEFA0000050000405510001001100000000000555500AAAAAAAAAEFAAAEF),
    .INIT_3A(256'h55550000000000004000055044540000000000000000555500005555FA00AA00),
    .INIT_3B(256'h00000000004055500000000014000000000000040000555555100000AEFAAAEF),
    .INIT_3C(256'h0000555500555555555000000000000000000000554055555555400000000000),
    .INIT_3D(256'h40005555155555555555500000000000000040010155555555555555AAAAAAAA),
    .INIT_3E(256'h0000000000000000000000000000000000005401000054555555555555400000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000055550005555555555500),
    .INIT_40(256'h0015FA05A855AA01AA810051AA00AA800000FA00AA40AA815555FA0500550000),
    .INIT_41(256'h000000000000AA80000000000000000000040000055505400000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000055550000555050000000),
    .INIT_43(256'h00000000000000000055FA55AA55AA950155FA05AA55AA955555FA55AA05AA95),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000554055555555400000000000),
    .INIT_46(256'h00000000000000000000AA00AA800000FA00AA40AA815555FA05005500000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h14B814B854B814B814B814B814B814B814B814B814B854B854B854B884B8002C),
    .INIT_4B(256'h000000BC14B854B854B854B814B814B814B814B814B814B854B814B814B814B8),
    .INIT_4C(256'h0FFDAFFCAFC1AFFC0FFC00000FFC0FFC0FFC0FFC503C155585558555002F0000),
    .INIT_4D(256'h0000000000BE85558555555540FC0FFC0FFC0FFC0FFC00000055000040000FFC),
    .INIT_4E(256'h5AA05AAA5AAA40AA5A8000041A845AA05554555455555557BE1B000300000000),
    .INIT_4F(256'h0000000000000003F05B55555555556455545A805A8000000000000000010000),
    .INIT_50(256'hFE083E08FE08920800000200FE00FE085555155515980BF80000000000000000),
    .INIT_51(256'h000000000000000000022FB815B8155555559208FE044900FE0000000000FE00),
    .INIT_52(256'hE513E549E513E554E510E500E513E513E555E56E00AF00000000000000000000),
    .INIT_53(256'h00000000000000000000000002FEE56EE555E554E513E555E513E515E515E513),
    .INIT_54(256'h0002000200020002000200020002000200020002000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000200020002000200020002000200020002),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0FF0014C3D811C3D043300070E08CC02C3823300B0E08CC02C0823300B000000),
    .INIT_69(256'hCC823300B0108CC02C3813300B0208CC01B3308C320070C818CF6068C3F50553),
    .INIT_6A(256'h01C3E0470F00233F8C3CBC3C533F5F0F1F0F0C3C000CF5043300070C810C3C07),
    .INIT_6B(256'hB0208CCC230F013300B0E08CC02C0823FF300B0E08CC02C3813300070C810CC0),
    .INIT_6C(256'hFF41B57C3FE000E000C01141433D00033C0070C810CC001C3104CC02C3823300),
    .INIT_6D(256'h2043300070C810CC001C3104330000CF205CCFC8138CFF001EAF0FFF0035733F),
    .INIT_6E(256'h4150414CF3372702AAE4A0CCC534257478A114A86DE736E480F8971611050725),
    .INIT_6F(256'h450550440550551101418054551501000540010000D414450040021145151114),
    .INIT_70(256'h5551514004140400115400415000044100040354411554441010001C15515455),
    .INIT_71(256'h0000000000000000000000504545414555555551541515414000515515544595),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h3C0070C810CC001C3104CC02C3823300B0208CCC230F013300B0E08CC02C0823),
    .INIT_75(256'h205CCFC8138CFF001EAF0FFF0035733FFF41B57C3FE000E000C01141433D0003),
    .INIT_76(256'h810CC001C32043300070C801F30C10C32043300070C810CC001C3104330000CF),
    .INIT_77(256'hC810CC001C32043300070C810CC001C32043300070C810CC001032043300040C),
    .INIT_78(256'hB0E08CC02C0423300B0E08CC02C3813300B0D08CC02C3813FFFFFFFF13300070),
    .INIT_79(256'h3FF608FFF208FFF504BFD412E608B208A08CC02C0823300B0D04CC02C0823300),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_reg_1
       (.ADDRARDADDR({1'b1,RAM_reg_0_1,1'b0}),
        .ADDRBWRADDR({1'b1,RAM_reg_0_1,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_DOBDO_UNCONNECTED[31:2],D[3:2]}),
        .DOPADOP(NLW_RAM_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0),
        .ENBWREN(o_DOUT0),
        .INJECTDBITERR(NLW_RAM_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_2,RAM_reg_0_2,RAM_reg_0_2,RAM_reg_0_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized7
   (ADDRARDADDR,
    E,
    prev_cas_reg_0,
    ADDR,
    prev_cas_reg_1,
    o_DOUT1,
    o_DOUT,
    i_EMU_MCLK,
    i_ADDR,
    Q,
    \ROW_ADDR_reg[7]_0 ,
    FBTIMING_B,
    FBTIMING_A,
    OBJHL,
    FBTIMING_C,
    RAM_reg_1_6_0,
    i_DIN);
  output [1:0]ADDRARDADDR;
  output [0:0]E;
  output [0:0]prev_cas_reg_0;
  output [1:0]ADDR;
  output prev_cas_reg_1;
  output o_DOUT1;
  output [7:0]o_DOUT;
  input i_EMU_MCLK;
  input [7:0]i_ADDR;
  input [1:0]Q;
  input \ROW_ADDR_reg[7]_0 ;
  input FBTIMING_B;
  input FBTIMING_A;
  input OBJHL;
  input FBTIMING_C;
  input [0:0]RAM_reg_1_6_0;
  input [7:0]i_DIN;

  wire [1:0]ADDR;
  wire [1:0]ADDRARDADDR;
  wire \COL_ADDR_reg_n_0_[0] ;
  wire \COL_ADDR_reg_n_0_[1] ;
  wire \COL_ADDR_reg_n_0_[2] ;
  wire \COL_ADDR_reg_n_0_[3] ;
  wire \COL_ADDR_reg_n_0_[4] ;
  wire \COL_ADDR_reg_n_0_[5] ;
  wire \COL_ADDR_reg_n_0_[6] ;
  wire [0:0]E;
  wire FBTIMING_A;
  wire FBTIMING_B;
  wire FBTIMING_C;
  wire OBJHL;
  wire \ODDBUF/prev_cas ;
  wire \ODDBUF/prev_ras ;
  wire [1:0]Q;
  wire RAM_reg_0_0_i_2_n_0;
  wire RAM_reg_0_0_i_3_n_0;
  wire RAM_reg_0_0_n_0;
  wire RAM_reg_0_1_n_0;
  wire RAM_reg_0_2_n_0;
  wire RAM_reg_0_3_n_0;
  wire RAM_reg_0_4_i_2_n_0;
  wire RAM_reg_0_4_i_3_n_0;
  wire RAM_reg_0_4_n_0;
  wire RAM_reg_0_5_n_0;
  wire RAM_reg_0_6_n_0;
  wire RAM_reg_0_7_n_0;
  wire RAM_reg_1_1_i_1_n_0;
  wire RAM_reg_1_2_i_1_n_0;
  wire RAM_reg_1_5_i_1_n_0;
  wire [0:0]RAM_reg_1_6_0;
  wire RAM_reg_1_6_i_1_n_0;
  wire \ROW_ADDR_reg[7]_0 ;
  wire \ROW_ADDR_reg_n_0_[0] ;
  wire \ROW_ADDR_reg_n_0_[1] ;
  wire \ROW_ADDR_reg_n_0_[2] ;
  wire \ROW_ADDR_reg_n_0_[3] ;
  wire \ROW_ADDR_reg_n_0_[4] ;
  wire \ROW_ADDR_reg_n_0_[5] ;
  wire \ROW_ADDR_reg_n_0_[6] ;
  wire [7:0]i_ADDR;
  wire [7:0]i_DIN;
  wire i_EMU_MCLK;
  wire [7:0]o_DOUT;
  wire o_DOUT1;
  wire objbuf_ras_n;
  wire prev_cas_i_1_n_0;
  wire [0:0]prev_cas_reg_0;
  wire prev_cas_reg_1;
  wire NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \COL_ADDR[6]_i_1 
       (.I0(\ODDBUF/prev_cas ),
        .I1(OBJHL),
        .O(prev_cas_reg_0));
  FDRE \COL_ADDR_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[0]),
        .Q(\COL_ADDR_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[1]),
        .Q(\COL_ADDR_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[2]),
        .Q(\COL_ADDR_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[3]),
        .Q(\COL_ADDR_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[4]),
        .Q(\COL_ADDR_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[5]),
        .Q(\COL_ADDR_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[6]),
        .Q(\COL_ADDR_reg_n_0_[6] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[7]" *) 
  FDRE \COL_ADDR_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[7]),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "COL_ADDR_reg[7]" *) 
  FDRE \COL_ADDR_reg[7]_rep 
       (.C(i_EMU_MCLK),
        .CE(prev_cas_reg_0),
        .D(i_ADDR[7]),
        .Q(ADDR[1]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_0
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_0_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_3_n_0,RAM_reg_0_0_i_3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h5554005455545554)) 
    RAM_reg_0_0_i_1
       (.I0(\ODDBUF/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ROW_ADDR_reg[7]_0 ),
        .I4(FBTIMING_B),
        .I5(FBTIMING_A),
        .O(prev_cas_reg_1));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_0_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_0_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_0_0_i_3_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_1
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_1_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_2
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_2_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_1_i_1_n_0,RAM_reg_1_1_i_1_n_0,RAM_reg_1_1_i_1_n_0,RAM_reg_1_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_3
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_3_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_2_i_1_n_0,RAM_reg_1_2_i_1_n_0,RAM_reg_1_2_i_1_n_0,RAM_reg_1_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_4
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_4_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_4_i_2_n_0,RAM_reg_0_4_i_2_n_0,RAM_reg_0_4_i_3_n_0,RAM_reg_0_4_i_3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h5554005455545554)) 
    RAM_reg_0_4_i_1__1
       (.I0(\ODDBUF/prev_cas ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ROW_ADDR_reg[7]_0 ),
        .I4(FBTIMING_B),
        .I5(FBTIMING_A),
        .O(o_DOUT1));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_4_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_0_4_i_2_n_0));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_4_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_0_4_i_3_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_5
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_5_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_4_i_3_n_0,RAM_reg_0_4_i_3_n_0,RAM_reg_0_4_i_3_n_0,RAM_reg_0_4_i_3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_6
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_6_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_i_1_n_0,RAM_reg_1_5_i_1_n_0,RAM_reg_1_5_i_1_n_0,RAM_reg_1_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_7
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_7_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_6_i_1_n_0,RAM_reg_1_6_i_1_n_0,RAM_reg_1_6_i_1_n_0,RAM_reg_1_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_0
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_0_DOADO_UNCONNECTED[31:1],o_DOUT[0]}),
        .DOBDO(NLW_RAM_reg_1_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_2_n_0,RAM_reg_0_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_1
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_1_DOADO_UNCONNECTED[31:1],o_DOUT[1]}),
        .DOBDO(NLW_RAM_reg_1_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_1_i_1_n_0,RAM_reg_1_1_i_1_n_0,RAM_reg_1_1_i_1_n_0,RAM_reg_1_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_1_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_1_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_2
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_2_DOADO_UNCONNECTED[31:1],o_DOUT[2]}),
        .DOBDO(NLW_RAM_reg_1_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_2_i_1_n_0,RAM_reg_1_2_i_1_n_0,RAM_reg_1_1_i_1_n_0,RAM_reg_1_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_2_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_1_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_3
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_3_DOADO_UNCONNECTED[31:1],o_DOUT[3]}),
        .DOBDO(NLW_RAM_reg_1_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(prev_cas_reg_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_2_i_1_n_0,RAM_reg_1_2_i_1_n_0,RAM_reg_1_2_i_1_n_0,RAM_reg_1_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_4
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_4_DOADO_UNCONNECTED[31:1],o_DOUT[4]}),
        .DOBDO(NLW_RAM_reg_1_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_4_i_3_n_0,RAM_reg_0_4_i_3_n_0,RAM_reg_0_4_i_3_n_0,RAM_reg_0_4_i_3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_5
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_5_DOADO_UNCONNECTED[31:1],o_DOUT[5]}),
        .DOBDO(NLW_RAM_reg_1_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_i_1_n_0,RAM_reg_1_5_i_1_n_0,RAM_reg_1_5_i_1_n_0,RAM_reg_1_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_5_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_1_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_6
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_6_DOADO_UNCONNECTED[31:1],o_DOUT[6]}),
        .DOBDO(NLW_RAM_reg_1_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_i_1_n_0,RAM_reg_1_5_i_1_n_0,RAM_reg_1_6_i_1_n_0,RAM_reg_1_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_6_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_0),
        .O(RAM_reg_1_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "EVENBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_7
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_7_DOADO_UNCONNECTED[31:1],o_DOUT[7]}),
        .DOBDO(NLW_RAM_reg_1_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_6_i_1_n_0,RAM_reg_1_6_i_1_n_0,RAM_reg_1_6_i_1_n_0,RAM_reg_1_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAA800A8AAA8AAA8)) 
    \ROW_ADDR[6]_i_1 
       (.I0(\ODDBUF/prev_ras ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ROW_ADDR_reg[7]_0 ),
        .I4(FBTIMING_B),
        .I5(FBTIMING_A),
        .O(E));
  FDRE \ROW_ADDR_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[0]),
        .Q(\ROW_ADDR_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[1]),
        .Q(\ROW_ADDR_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[2]),
        .Q(\ROW_ADDR_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[3]),
        .Q(\ROW_ADDR_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[4]),
        .Q(\ROW_ADDR_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[5]),
        .Q(\ROW_ADDR_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[6]),
        .Q(\ROW_ADDR_reg_n_0_[6] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[7]),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ROW_ADDR_reg[7]" *) 
  FDRE \ROW_ADDR_reg[7]_rep 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(i_ADDR[7]),
        .Q(ADDR[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    prev_cas_i_1
       (.I0(OBJHL),
        .O(prev_cas_i_1_n_0));
  FDRE prev_cas_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(prev_cas_i_1_n_0),
        .Q(\ODDBUF/prev_cas ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2020202F)) 
    prev_ras_i_1
       (.I0(FBTIMING_A),
        .I1(FBTIMING_B),
        .I2(\ROW_ADDR_reg[7]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(objbuf_ras_n));
  FDRE prev_ras_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(objbuf_ras_n),
        .Q(\ODDBUF/prev_ras ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DRAM" *) 
module termprj_top_gfx_top_0_0_DRAM__parameterized7_0
   (D,
    i_EMU_MCLK,
    RAM_reg_0_0_0,
    ADDRARDADDR,
    DIADI,
    RAM_reg_1_1_0,
    RAM_reg_1_2_0,
    RAM_reg_1_3_0,
    o_DOUT1,
    ADDR,
    RAM_reg_1_4_0,
    RAM_reg_1_5_0,
    RAM_reg_1_6_0,
    RAM_reg_1_7_0,
    Q,
    RAM_reg_1_6_1,
    FBTIMING_C,
    RAM_reg_1_6_2,
    E,
    \ROW_ADDR_reg[6]_0 ,
    \COL_ADDR_reg[0]_0 );
  output [7:0]D;
  input i_EMU_MCLK;
  input RAM_reg_0_0_0;
  input [1:0]ADDRARDADDR;
  input [0:0]DIADI;
  input [0:0]RAM_reg_1_1_0;
  input [0:0]RAM_reg_1_2_0;
  input [0:0]RAM_reg_1_3_0;
  input o_DOUT1;
  input [1:0]ADDR;
  input [0:0]RAM_reg_1_4_0;
  input [0:0]RAM_reg_1_5_0;
  input [0:0]RAM_reg_1_6_0;
  input [0:0]RAM_reg_1_7_0;
  input [1:0]Q;
  input RAM_reg_1_6_1;
  input FBTIMING_C;
  input [0:0]RAM_reg_1_6_2;
  input [0:0]E;
  input [6:0]\ROW_ADDR_reg[6]_0 ;
  input [0:0]\COL_ADDR_reg[0]_0 ;

  wire [1:0]ADDR;
  wire [1:0]ADDRARDADDR;
  wire [0:0]\COL_ADDR_reg[0]_0 ;
  wire \COL_ADDR_reg_n_0_[0] ;
  wire \COL_ADDR_reg_n_0_[1] ;
  wire \COL_ADDR_reg_n_0_[2] ;
  wire \COL_ADDR_reg_n_0_[3] ;
  wire \COL_ADDR_reg_n_0_[4] ;
  wire \COL_ADDR_reg_n_0_[5] ;
  wire \COL_ADDR_reg_n_0_[6] ;
  wire [7:0]D;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire FBTIMING_C;
  wire [1:0]Q;
  wire RAM_reg_0_0_0;
  wire RAM_reg_0_0_i_3__0_n_0;
  wire RAM_reg_0_0_n_0;
  wire RAM_reg_0_1_i_2_n_0;
  wire RAM_reg_0_1_n_0;
  wire RAM_reg_0_2_n_0;
  wire RAM_reg_0_3_n_0;
  wire RAM_reg_0_4_i_3__0_n_0;
  wire RAM_reg_0_4_i_4_n_0;
  wire RAM_reg_0_4_n_0;
  wire RAM_reg_0_5_n_0;
  wire RAM_reg_0_6_n_0;
  wire RAM_reg_0_7_n_0;
  wire [0:0]RAM_reg_1_1_0;
  wire [0:0]RAM_reg_1_2_0;
  wire RAM_reg_1_2_i_1__0_n_0;
  wire [0:0]RAM_reg_1_3_0;
  wire RAM_reg_1_3_i_1_n_0;
  wire [0:0]RAM_reg_1_4_0;
  wire [0:0]RAM_reg_1_5_0;
  wire RAM_reg_1_5_i_1__0_n_0;
  wire [0:0]RAM_reg_1_6_0;
  wire RAM_reg_1_6_1;
  wire [0:0]RAM_reg_1_6_2;
  wire RAM_reg_1_6_i_1__0_n_0;
  wire [0:0]RAM_reg_1_7_0;
  wire [6:0]\ROW_ADDR_reg[6]_0 ;
  wire \ROW_ADDR_reg_n_0_[0] ;
  wire \ROW_ADDR_reg_n_0_[1] ;
  wire \ROW_ADDR_reg_n_0_[2] ;
  wire \ROW_ADDR_reg_n_0_[3] ;
  wire \ROW_ADDR_reg_n_0_[4] ;
  wire \ROW_ADDR_reg_n_0_[5] ;
  wire \ROW_ADDR_reg_n_0_[6] ;
  wire i_EMU_MCLK;
  wire o_DOUT1;
  wire NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED;

  FDRE \COL_ADDR_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\COL_ADDR_reg[0]_0 ),
        .D(\ROW_ADDR_reg[6]_0 [0]),
        .Q(\COL_ADDR_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\COL_ADDR_reg[0]_0 ),
        .D(\ROW_ADDR_reg[6]_0 [1]),
        .Q(\COL_ADDR_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\COL_ADDR_reg[0]_0 ),
        .D(\ROW_ADDR_reg[6]_0 [2]),
        .Q(\COL_ADDR_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\COL_ADDR_reg[0]_0 ),
        .D(\ROW_ADDR_reg[6]_0 [3]),
        .Q(\COL_ADDR_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\COL_ADDR_reg[0]_0 ),
        .D(\ROW_ADDR_reg[6]_0 [4]),
        .Q(\COL_ADDR_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\COL_ADDR_reg[0]_0 ),
        .D(\ROW_ADDR_reg[6]_0 [5]),
        .Q(\COL_ADDR_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \COL_ADDR_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\COL_ADDR_reg[0]_0 ),
        .D(\ROW_ADDR_reg[6]_0 [6]),
        .Q(\COL_ADDR_reg_n_0_[6] ),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_0
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_0_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0_i_3__0_n_0,RAM_reg_0_0_i_3__0_n_0,RAM_reg_0_0_i_3__0_n_0,RAM_reg_0_0_i_3__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_0_i_3__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_0_0_i_3__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_1
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_1_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_1_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_1_i_2_n_0,RAM_reg_0_1_i_2_n_0,RAM_reg_0_0_i_3__0_n_0,RAM_reg_0_0_i_3__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_1_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_0_1_i_2_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_2
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_2_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_2_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_1_i_2_n_0,RAM_reg_0_1_i_2_n_0,RAM_reg_0_1_i_2_n_0,RAM_reg_0_1_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_3
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_3_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_3_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_2_i_1__0_n_0,RAM_reg_1_2_i_1__0_n_0,RAM_reg_1_2_i_1__0_n_0,RAM_reg_1_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_4
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_4_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_4_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_4_n_0,RAM_reg_0_4_i_4_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_4_i_3__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_0_4_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_0_4_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_0_4_i_4_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_5
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_5_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_5_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_3__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_6
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_6_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_6_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_0_7
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(RAM_reg_0_7_n_0),
        .CASCADEOUTB(NLW_RAM_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_7_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_RAM_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_0
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_0_DOADO_UNCONNECTED[31:1],D[0]}),
        .DOBDO(NLW_RAM_reg_1_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_0_i_3__0_n_0,RAM_reg_0_0_i_3__0_n_0,RAM_reg_0_0_i_3__0_n_0,RAM_reg_0_0_i_3__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_1
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_1_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_1_DOADO_UNCONNECTED[31:1],D[1]}),
        .DOBDO(NLW_RAM_reg_1_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_1_i_2_n_0,RAM_reg_0_1_i_2_n_0,RAM_reg_0_1_i_2_n_0,RAM_reg_0_1_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_2
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_2_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_2_DOADO_UNCONNECTED[31:1],D[2]}),
        .DOBDO(NLW_RAM_reg_1_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_2_i_1__0_n_0,RAM_reg_1_2_i_1__0_n_0,RAM_reg_1_2_i_1__0_n_0,RAM_reg_1_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_2_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_1_2_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_3
       (.ADDRARDADDR({ADDRARDADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDRARDADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_3_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_3_DOADO_UNCONNECTED[31:1],D[3]}),
        .DOBDO(NLW_RAM_reg_1_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_0_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_3_i_1_n_0,RAM_reg_1_3_i_1_n_0,RAM_reg_1_2_i_1__0_n_0,RAM_reg_1_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_3_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_1_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_4
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_4_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_4_DOADO_UNCONNECTED[31:1],D[4]}),
        .DOBDO(NLW_RAM_reg_1_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_3__0_n_0,RAM_reg_0_4_i_3__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_5
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_5_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_5_DOADO_UNCONNECTED[31:1],D[5]}),
        .DOBDO(NLW_RAM_reg_1_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_5_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_1_5_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_6
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_6_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_6_DOADO_UNCONNECTED[31:1],D[6]}),
        .DOBDO(NLW_RAM_reg_1_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0,RAM_reg_1_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0202F202)) 
    RAM_reg_1_6_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(RAM_reg_1_6_1),
        .I3(FBTIMING_C),
        .I4(RAM_reg_1_6_2),
        .O(RAM_reg_1_6_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "ODDBUF/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    RAM_reg_1_7
       (.ADDRARDADDR({ADDR[1],\COL_ADDR_reg_n_0_[6] ,\COL_ADDR_reg_n_0_[5] ,\COL_ADDR_reg_n_0_[4] ,\COL_ADDR_reg_n_0_[3] ,\COL_ADDR_reg_n_0_[2] ,\COL_ADDR_reg_n_0_[1] ,\COL_ADDR_reg_n_0_[0] ,ADDR[0],\ROW_ADDR_reg_n_0_[6] ,\ROW_ADDR_reg_n_0_[5] ,\ROW_ADDR_reg_n_0_[4] ,\ROW_ADDR_reg_n_0_[3] ,\ROW_ADDR_reg_n_0_[2] ,\ROW_ADDR_reg_n_0_[1] ,\ROW_ADDR_reg_n_0_[0] }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(RAM_reg_0_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_RAM_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAM_reg_1_7_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_RAM_reg_1_7_DOADO_UNCONNECTED[31:1],D[7]}),
        .DOBDO(NLW_RAM_reg_1_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(o_DOUT1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_6_i_1__0_n_0,RAM_reg_1_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE \ROW_ADDR_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ROW_ADDR_reg[6]_0 [0]),
        .Q(\ROW_ADDR_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ROW_ADDR_reg[6]_0 [1]),
        .Q(\ROW_ADDR_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ROW_ADDR_reg[6]_0 [2]),
        .Q(\ROW_ADDR_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ROW_ADDR_reg[6]_0 [3]),
        .Q(\ROW_ADDR_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ROW_ADDR_reg[6]_0 [4]),
        .Q(\ROW_ADDR_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ROW_ADDR_reg[6]_0 [5]),
        .Q(\ROW_ADDR_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ROW_ADDR_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ROW_ADDR_reg[6]_0 [6]),
        .Q(\ROW_ADDR_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM
   (D,
    RAM_reg_0,
    i_EMU_MCLK,
    WEA,
    ADDRARDADDR,
    CPU_DOUT,
    \async_din_reg[15] ,
    \async_din_reg[15]_0 ,
    \async_din_reg[15]_1 ,
    \async_din_reg[14] ,
    \async_din_reg[14]_0 ,
    \async_din_reg[13] ,
    \async_din_reg[13]_0 ,
    \async_din_reg[12] ,
    \async_din_reg[12]_0 ,
    \async_din_reg[11] ,
    \async_din_reg[11]_0 ,
    \async_din_reg[10] ,
    \async_din_reg[10]_0 ,
    \async_din_reg[9] ,
    \async_din_reg[9]_0 ,
    \async_din_reg[8] ,
    \async_din_reg[8]_0 );
  output [6:0]D;
  output [7:0]RAM_reg_0;
  input i_EMU_MCLK;
  input [0:0]WEA;
  input [10:0]ADDRARDADDR;
  input [7:0]CPU_DOUT;
  input \async_din_reg[15] ;
  input \async_din_reg[15]_0 ;
  input \async_din_reg[15]_1 ;
  input \async_din_reg[14] ;
  input \async_din_reg[14]_0 ;
  input \async_din_reg[13] ;
  input \async_din_reg[13]_0 ;
  input \async_din_reg[12] ;
  input \async_din_reg[12]_0 ;
  input \async_din_reg[11] ;
  input \async_din_reg[11]_0 ;
  input \async_din_reg[10] ;
  input \async_din_reg[10]_0 ;
  input \async_din_reg[9] ;
  input \async_din_reg[9]_0 ;
  input \async_din_reg[8] ;
  input \async_din_reg[8]_0 ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]CPU_DOUT;
  wire [6:0]D;
  wire [7:0]RAM_reg_0;
  wire [0:0]WEA;
  wire \async_din_reg[10] ;
  wire \async_din_reg[10]_0 ;
  wire \async_din_reg[11] ;
  wire \async_din_reg[11]_0 ;
  wire \async_din_reg[12] ;
  wire \async_din_reg[12]_0 ;
  wire \async_din_reg[13] ;
  wire \async_din_reg[13]_0 ;
  wire \async_din_reg[14] ;
  wire \async_din_reg[14]_0 ;
  wire \async_din_reg[15] ;
  wire \async_din_reg[15]_0 ;
  wire \async_din_reg[15]_1 ;
  wire \async_din_reg[8] ;
  wire \async_din_reg[8]_0 ;
  wire \async_din_reg[9] ;
  wire \async_din_reg[9]_0 ;
  wire [15:15]colorram_dout;
  wire i_EMU_MCLK;
  wire [15:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h044E5E6A6E77777F6F5B0202000000000049525E6B6F737F6F5B020200000000),
    .INIT_01(256'h0477736F6763567F7F7F776E665C54006B6B62564A293A4A7B5B735342576700),
    .INIT_02(256'h00424E525A67737F5F3A7F6E6B4A03000477736F67635E03675B3A3222000000),
    .INIT_03(256'h003945524E4E4B7F7F7B76640000000004424E525A67737F00007F6E727F7F00),
    .INIT_04(256'h044A775A6303027F6B476F770202020004424A565F676F7F6F5B020202000000),
    .INIT_05(256'h006F6A5E524E00736303775E7F6E0300044E525E6A6F737F6F5B020202000000),
    .INIT_06(256'h0000000000007773007B0302726646007877736B625A524A605F03034E564600),
    .INIT_07(256'h0000000000004B4300462A02000000000077777A7B766E7B7B77726E6A666100),
    .INIT_08(256'h42212D6D5C644473676E642B03021200030202746C6050720044777970604200),
    .INIT_09(256'h7B6F6F5E4E421432007B6F6F62523D00776B635657433A320001030302020200),
    .INIT_0A(256'h00005F4B02020100000000000303020002020303030202010003030202020200),
    .INIT_0B(256'h776F5E454335325F6B6352574A464200675F56524E4A42046B5B534B423A3200),
    .INIT_0C(256'h67010001010101010000000073523C00777B776B665E627B5E0000776F6F4000),
    .INIT_0D(256'h56000400683A0A03676A567F776F6F000003030303030303020200007F6E0300),
    .INIT_0E(256'h6B56524E4A4642316F03020003030200196F6A625E573E0D736B737235666B00),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0202030303020201002C301034301800),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_21(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_22(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_23(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_24(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_25(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_26(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_27(256'h0202030303020201000303020202020002020303030202010003030202020200),
    .INIT_28(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_29(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_2A(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_2B(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_2C(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_2D(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_2E(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_2F(256'h00005F4B02020100000000000303020000005F4B020201000000000003030200),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[15:8],colorram_dout,D}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[10]_i_1 
       (.I0(\async_din_reg[15] ),
        .I1(D[2]),
        .I2(\async_din_reg[10] ),
        .I3(\async_din_reg[10]_0 ),
        .O(RAM_reg_0[2]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[11]_i_1 
       (.I0(\async_din_reg[15] ),
        .I1(D[3]),
        .I2(\async_din_reg[11] ),
        .I3(\async_din_reg[11]_0 ),
        .O(RAM_reg_0[3]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[12]_i_1 
       (.I0(\async_din_reg[15] ),
        .I1(D[4]),
        .I2(\async_din_reg[12] ),
        .I3(\async_din_reg[12]_0 ),
        .O(RAM_reg_0[4]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[13]_i_1 
       (.I0(\async_din_reg[15] ),
        .I1(D[5]),
        .I2(\async_din_reg[13] ),
        .I3(\async_din_reg[13]_0 ),
        .O(RAM_reg_0[5]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[14]_i_1 
       (.I0(\async_din_reg[15] ),
        .I1(D[6]),
        .I2(\async_din_reg[14] ),
        .I3(\async_din_reg[14]_0 ),
        .O(RAM_reg_0[6]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[15]_i_2 
       (.I0(\async_din_reg[15] ),
        .I1(colorram_dout),
        .I2(\async_din_reg[15]_0 ),
        .I3(\async_din_reg[15]_1 ),
        .O(RAM_reg_0[7]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[8]_i_1 
       (.I0(\async_din_reg[15] ),
        .I1(D[0]),
        .I2(\async_din_reg[8] ),
        .I3(\async_din_reg[8]_0 ),
        .O(RAM_reg_0[0]));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \async_din[9]_i_1 
       (.I0(\async_din_reg[15] ),
        .I1(D[1]),
        .I2(\async_din_reg[9] ),
        .I3(\async_din_reg[9]_0 ),
        .O(RAM_reg_0[1]));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM__parameterized0
   (D,
    WEA,
    ADDRARDADDR,
    RAM_reg_0,
    i_EMU_MCLK,
    CPU_DOUT,
    \async_din_reg[0] ,
    \async_din_reg[0]_0 ,
    \async_din_reg[1] ,
    \async_din_reg[2] ,
    \async_din_reg[3] ,
    \async_din_reg[4] ,
    \async_din_reg[5] ,
    \async_din_reg[6] ,
    \async_din_reg[7] ,
    RAM_reg_1,
    RAM_reg_2,
    RAM_reg_3,
    CPU_RW,
    RAM_reg_4);
  output [7:0]D;
  output [0:0]WEA;
  output [10:0]ADDRARDADDR;
  output [7:0]RAM_reg_0;
  input i_EMU_MCLK;
  input [7:0]CPU_DOUT;
  input \async_din_reg[0] ;
  input \async_din_reg[0]_0 ;
  input \async_din_reg[1] ;
  input \async_din_reg[2] ;
  input \async_din_reg[3] ;
  input \async_din_reg[4] ;
  input \async_din_reg[5] ;
  input \async_din_reg[6] ;
  input \async_din_reg[7] ;
  input [10:0]RAM_reg_1;
  input RAM_reg_2;
  input [10:0]RAM_reg_3;
  input CPU_RW;
  input RAM_reg_4;

  wire [10:0]ADDRARDADDR;
  wire [7:0]CPU_DOUT;
  wire CPU_RW;
  wire [7:0]D;
  wire [7:0]RAM_reg_0;
  wire [10:0]RAM_reg_1;
  wire RAM_reg_2;
  wire [10:0]RAM_reg_3;
  wire RAM_reg_4;
  wire [0:0]WEA;
  wire \async_din_reg[0] ;
  wire \async_din_reg[0]_0 ;
  wire \async_din_reg[1] ;
  wire \async_din_reg[2] ;
  wire \async_din_reg[3] ;
  wire \async_din_reg[4] ;
  wire \async_din_reg[5] ;
  wire \async_din_reg[6] ;
  wire \async_din_reg[7] ;
  wire i_EMU_MCLK;
  wire [15:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00133698D878B9FFBE7DFC790000000001A74ACE54B8DCFFBEBDFC7900000000),
    .INIT_01(256'h00BD9C7B3918B5DCB9760ECC68000000BE5DFD7B19F65ABDDE3FB30F9A3DBE00),
    .INIT_02(256'h013396B7F95BBDFF5D19BAD3BEDBBE0000BD9C7B3918F7BE7F3FDD9B39171500),
    .INIT_03(256'h0175F75A7CFD9FFDDB97D20000000000003396B7F95BBDFF0000BAD2EDB9FD00),
    .INIT_04(256'h00527AD6181EDDFFBF7F7BBD9C7A1800003072D517599BFFBE7DFC7915000000),
    .INIT_05(256'h015EFD9A573501BE9D3D1E7CBAD3BE000035579AFD5E9FFFBE7DFC7915000000),
    .INIT_06(256'h0000000000009E5E00DE9EFCFEDC7B00009C7B39F7B593311C20DE7CA0E06000),
    .INIT_07(256'h0000000000007E3F00DF9D3C1B191700007B35BC7FF957373513F2D1B06AC900),
    .INIT_08(256'hDBFBBA1FDDBBFC0F3933E75A54E7B0003CDB5A1E1E1D1B6000113BDC1A173200),
    .INIT_09(256'hDE7B7AD75310007600BE1D1D9A37D400FFBD7AF8BD5BD87600AF7E3DDB9A5700),
    .INIT_0A(256'h0000DF7F9E1C1A00000000007E1D9B00DBB99A5918D7B680009F3EFCBA781600),
    .INIT_0B(256'h9D59D4FCDA98937EBE9E5B5EFD18BB004000C0A080602021807B5A18D6945200),
    .INIT_0C(256'h5BC0008060402000E0C00000BDB70000BDA06000E0A0C060F70000B856200000),
    .INIT_0D(256'h4F00211400C2585B39EEBB79BDBD7D0001C0A08060402000E0C00000BAD3BE00),
    .INIT_0E(256'h20C0A080604020807B9FFC16E0806000D43FFF9E5E5F7F5B9FFFBE9EDC1E5E00),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBB99A7A39F8D7A0001F1E1B19171400),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_21(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_22(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_23(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_24(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_25(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_26(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_27(256'hDBB99A5918D7B680009F3EFCBA781600DBB99A5918D7B680009F3EFCBA781600),
    .INIT_28(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_29(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_2A(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_2B(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_2C(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_2D(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_2E(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_2F(256'h0000DF7F9E1C1A00000000007E1D9B000000DF7F9E1C1A00000000007E1D9B00),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h01)) 
    RAM_reg_i_1
       (.I0(CPU_RW),
        .I1(RAM_reg_4),
        .I2(RAM_reg_2),
        .O(WEA));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_10__1
       (.I0(RAM_reg_1[2]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_11__1
       (.I0(RAM_reg_1[1]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_12__1
       (.I0(RAM_reg_1[0]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_2__2
       (.I0(RAM_reg_1[10]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_3__1
       (.I0(RAM_reg_1[9]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_4__1
       (.I0(RAM_reg_1[8]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_5__1
       (.I0(RAM_reg_1[7]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_6__1
       (.I0(RAM_reg_1[6]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_7__1
       (.I0(RAM_reg_1[5]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_8__1
       (.I0(RAM_reg_1[4]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_9__1
       (.I0(RAM_reg_1[3]),
        .I1(RAM_reg_2),
        .I2(RAM_reg_3[3]),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[0]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[0]),
        .I2(\async_din_reg[0]_0 ),
        .O(RAM_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[1]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[1]),
        .I2(\async_din_reg[1] ),
        .O(RAM_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[2]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[2]),
        .I2(\async_din_reg[2] ),
        .O(RAM_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[3]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[3]),
        .I2(\async_din_reg[3] ),
        .O(RAM_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[4]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[4]),
        .I2(\async_din_reg[4] ),
        .O(RAM_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[5]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[5]),
        .I2(\async_din_reg[5] ),
        .O(RAM_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[6]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[6]),
        .I2(\async_din_reg[6] ),
        .O(RAM_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \async_din[7]_i_1 
       (.I0(\async_din_reg[0] ),
        .I1(D[7]),
        .I2(\async_din_reg[7] ),
        .O(RAM_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM__parameterized1
   (D,
    i_EMU_MCLK,
    RAM_reg_0,
    ADDRARDADDR,
    CPU_DOUT);
  output [7:0]D;
  input i_EMU_MCLK;
  input [0:0]RAM_reg_0;
  input [10:0]ADDRARDADDR;
  input [7:0]CPU_DOUT;

  wire [10:0]ADDRARDADDR;
  wire [7:0]CPU_DOUT;
  wire [7:0]D;
  wire [0:0]RAM_reg_0;
  wire i_EMU_MCLK;
  wire [15:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'hAFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414),
    .INIT_02(256'hAFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414),
    .INIT_03(256'hAFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414),
    .INIT_04(256'hBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD141414140000000000000000),
    .INIT_05(256'hBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5E),
    .INIT_06(256'hBDBDBDBD14141414AFAFAFAF5E5E5E5EBDBDBDBD14141414AFAFAFAF5E5E5E5E),
    .INIT_07(256'h000000000000000000000000000000000000000000000000AFAFAFAF5E5E5E5E),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_11(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_12(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_13(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_14(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_15(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_16(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_17(256'hD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[15:8],D[6:0],D[7]}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(RAM_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({RAM_reg_0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM__parameterized2
   (DOBDO,
    i_EMU_MCLK,
    RAM_reg_0,
    RAM_reg_1,
    ADDRARDADDR,
    CPU_DOUT);
  output [7:0]DOBDO;
  input i_EMU_MCLK;
  input [0:0]RAM_reg_0;
  input RAM_reg_1;
  input [11:0]ADDRARDADDR;
  input [7:0]CPU_DOUT;

  wire [11:0]ADDRARDADDR;
  wire [7:0]CPU_DOUT;
  wire [7:0]DOBDO;
  wire [0:0]RAM_reg_0;
  wire RAM_reg_1;
  wire i_EMU_MCLK;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_01(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_02(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_03(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_04(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_05(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_06(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_07(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_08(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_09(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_0A(256'h30303030303030A0303030303030303030303030303030303030303030303030),
    .INIT_0B(256'h30303030303030A0303030303030303030303030303030303030303030303030),
    .INIT_0C(256'h303030303030303030A0303030A0303030A03030303030303030303030303030),
    .INIT_0D(256'h303030303030303030A0303030A0303030A03030303030303030303030303030),
    .INIT_0E(256'h303030303030303030303030303030303030303030303030A030303030303030),
    .INIT_0F(256'h303030303030303030303030303030303030303030303030A030303030303030),
    .INIT_10(256'h30303030303030303030303030A0303030A0303030A030303030303030303030),
    .INIT_11(256'h30303030303030303030303030A0303030A0303030A030303030303030303030),
    .INIT_12(256'h3030303030303030303030303030303030A030303030303030303030303030A0),
    .INIT_13(256'h3030303030303030303030303030303030A030303030303030303030303030A0),
    .INIT_14(256'h30303030303030303030303030303030303030303030303030A0303030303030),
    .INIT_15(256'h30303030303030303030303030303030303030303030303030A0303030303030),
    .INIT_16(256'h3030303030303030A030303030303030303030303030303030303030A0303030),
    .INIT_17(256'h3030303030303030A030303030303030303030303030303030303030A0303030),
    .INIT_18(256'hA03030303030303030A0303030303030303030303030A0303030303030303030),
    .INIT_19(256'hA03030303030303030A0303030303030303030303030A0303030303030303030),
    .INIT_1A(256'h303030A03030303030303030303030A030303030303030303030303030303030),
    .INIT_1B(256'h303030A03030303030303030303030A030303030303030303030303030303030),
    .INIT_1C(256'h303030A03030303030303030303030303030A03030303030303030A030303030),
    .INIT_1D(256'h303030A03030303030303030303030303030A03030303030303030A030303030),
    .INIT_1E(256'h30303030A03030303030303030A030303030303030A030303030303030303030),
    .INIT_1F(256'h30303030A03030303030303030A030303030303030A030303030303030303030),
    .INIT_20(256'h30303030303030303030303030F0F0F0F0F0F0F0F0F030303030303030303030),
    .INIT_21(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_22(256'h30303030303030A0303030303030303030303030303030303030303030303030),
    .INIT_23(256'h30303030303030A0303030303030303030303030303030303030303030303030),
    .INIT_24(256'h303030303030303030303030303030A0303030303030A0303030303030303030),
    .INIT_25(256'h303030303030303030303030303030A0303030303030A0303030303030303030),
    .INIT_26(256'h30303030303030303030303030303030303030A0303030303030303030A03030),
    .INIT_27(256'h30303030303030303030303030303030303030A0303030303030303030A03030),
    .INIT_28(256'h3030303030A0A0303030303030303030303030303030A0303030303030303030),
    .INIT_29(256'h3030303030A0A0303030303030303030303030303030A0303030303030303030),
    .INIT_2A(256'h30303030303030303030303030303030303030303030303030A0303030303030),
    .INIT_2B(256'h30303030303030303030303030303030303030303030303030A0303030303030),
    .INIT_2C(256'h3030303030A030303030303030303030303030A0303030303030A03030303030),
    .INIT_2D(256'h3030303030A030303030303030303030303030A0303030303030A03030303030),
    .INIT_2E(256'h30303030303030303030A0303030A0303030303030A030303030303030303030),
    .INIT_2F(256'h30303030303030303030A0303030A0303030303030A030303030303030303030),
    .INIT_30(256'h3030A0303030303030303030303030303030303030303030303030A030303030),
    .INIT_31(256'h3030A0303030303030303030303030303030303030303030303030A030303030),
    .INIT_32(256'h30303030303030303030303030303030A03030303030303030303030303030A0),
    .INIT_33(256'h30303030303030303030303030303030A03030303030303030303030303030A0),
    .INIT_34(256'h3030A030303030303030303030303030303030A03030303030303030A0303030),
    .INIT_35(256'h3030A030303030303030303030303030303030A03030303030303030A0303030),
    .INIT_36(256'h303030303030A0303030303030303030303030303030303030A030303030A030),
    .INIT_37(256'h303030303030A0303030303030303030303030303030303030A030303030A030),
    .INIT_38(256'h3030A03030303030303030303030303030A03030303030303030303030303030),
    .INIT_39(256'h3030A03030303030303030303030303030A03030303030303030303030303030),
    .INIT_3A(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_3B(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_3C(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_3D(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_3E(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_3F(256'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0),
    .INIT_40(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_41(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_42(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_43(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_44(256'h3333333333333333333333333333333333333333333333333333333333333333),
    .INIT_45(256'h3333333333333333333333333333333333333333333333333333333333333333),
    .INIT_46(256'h3333333333333333333333333333333333333333303333333333333333333333),
    .INIT_47(256'h3333333333333333333333333333333333333333333333333333333333333333),
    .INIT_48(256'h3030303030303030303030303030303030303030303030303030303030303033),
    .INIT_49(256'h3333333030303030303030303030303030333333333030303030303030303030),
    .INIT_4A(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_4B(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_4C(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_4D(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_4E(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_4F(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_50(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_51(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_52(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_53(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_54(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_55(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_56(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_57(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_58(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_59(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_5A(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_5B(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_5C(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_5D(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_5E(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_5F(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_60(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_61(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_62(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_63(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_64(256'h3030303030303030303030303030303030303030303330303030303030303030),
    .INIT_65(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_66(256'h3030303030303030303030303030303030303030303333303030303030303030),
    .INIT_67(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_68(256'h3030303030303030303030303030303030303030303333303030303030303030),
    .INIT_69(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_6A(256'h3030303030303030303030303030303030303030303434343030303030303030),
    .INIT_6B(256'h30303030303030303030303030303030303030303030303030303033B3303030),
    .INIT_6C(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_6D(256'h303030303030303030303030303030303030303030303030303033B3B3B33030),
    .INIT_6E(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_6F(256'h3030303030303030303030303030303030303030303030303033333333333030),
    .INIT_70(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_71(256'h3030303030303030303030303030303030303030303030303033333333333330),
    .INIT_72(256'h3030303030303030303030303030303030303030303434343434343030303030),
    .INIT_73(256'h3030303030303030303030303030303030303030303030303333333333333333),
    .INIT_74(256'h3433333330303030303030303030303030303030303434343434343433333333),
    .INIT_75(256'h3030303030303030303030303030303030303030333333343434343434343434),
    .INIT_76(256'hB333333330303030303030303030303030303030303333333333333333333333),
    .INIT_77(256'h3030303030303030303030303030303030303030333333333333333333333333),
    .INIT_78(256'h3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B303B3B3B3B3B3B3B3B3B3B3B),
    .INIT_79(256'h3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B),
    .INIT_7A(256'h3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B),
    .INIT_7B(256'h3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B),
    .INIT_7C(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_7D(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_7E(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_7F(256'h3030303030303030303030303030303030303030303030303030303030303030),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0),
        .ENBWREN(RAM_reg_1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0,RAM_reg_0,RAM_reg_0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM__parameterized3
   (D,
    TIMING_F_reg,
    RAM_reg_0,
    RAM_reg_0_0,
    RAM_reg_1,
    RAM_reg_1_0,
    RAM_reg_0_1,
    RAM_reg_1_1,
    RAM_reg_2,
    RAM_reg_3,
    i_EMU_MCLK,
    RAM_reg_4,
    ADDRARDADDR,
    CPU_DOUT,
    RAM_reg_5,
    \async_din_reg[6] ,
    \async_din_reg[6]_0 ,
    \async_din_reg[6]_1 ,
    \async_din[7]_i_2 ,
    \async_din_reg[6]_2 ,
    \async_din[7]_i_2_0 ,
    \async_din[0]_i_2_0 ,
    \async_din[0]_i_2_1 ,
    \async_din[7]_i_2_1 );
  output [7:0]D;
  output TIMING_F_reg;
  output RAM_reg_0;
  output RAM_reg_0_0;
  output RAM_reg_1;
  output RAM_reg_1_0;
  output RAM_reg_0_1;
  output RAM_reg_1_1;
  output RAM_reg_2;
  output RAM_reg_3;
  input i_EMU_MCLK;
  input [0:0]RAM_reg_4;
  input [11:0]ADDRARDADDR;
  input [7:0]CPU_DOUT;
  input [1:0]RAM_reg_5;
  input \async_din_reg[6] ;
  input [5:0]\async_din_reg[6]_0 ;
  input \async_din_reg[6]_1 ;
  input [13:0]\async_din[7]_i_2 ;
  input \async_din_reg[6]_2 ;
  input [7:0]\async_din[7]_i_2_0 ;
  input \async_din[0]_i_2_0 ;
  input \async_din[0]_i_2_1 ;
  input [7:0]\async_din[7]_i_2_1 ;

  wire [11:0]ADDRARDADDR;
  wire [7:0]CPU_DOUT;
  wire [7:0]D;
  wire RAM_reg_0;
  wire RAM_reg_0_0;
  wire RAM_reg_0_1;
  wire RAM_reg_1;
  wire RAM_reg_1_0;
  wire RAM_reg_1_1;
  wire RAM_reg_2;
  wire RAM_reg_3;
  wire [0:0]RAM_reg_4;
  wire [1:0]RAM_reg_5;
  wire TIMING_F_reg;
  wire \async_din[0]_i_2_0 ;
  wire \async_din[0]_i_2_1 ;
  wire \async_din[0]_i_3_n_0 ;
  wire \async_din[1]_i_3_n_0 ;
  wire \async_din[2]_i_3_n_0 ;
  wire \async_din[3]_i_3_n_0 ;
  wire \async_din[4]_i_3_n_0 ;
  wire \async_din[6]_i_3_n_0 ;
  wire [13:0]\async_din[7]_i_2 ;
  wire [7:0]\async_din[7]_i_2_0 ;
  wire [7:0]\async_din[7]_i_2_1 ;
  wire \async_din_reg[6] ;
  wire [5:0]\async_din_reg[6]_0 ;
  wire \async_din_reg[6]_1 ;
  wire \async_din_reg[6]_2 ;
  wire i_EMU_MCLK;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_01(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_02(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_03(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_04(256'h20202020202020202020200000060E0A20202032302000202020202020204002),
    .INIT_05(256'h1920202020202020202020202020202020202020202020202020202020202020),
    .INIT_06(256'h2020202020202020202020202020202020202020202020202020202020201919),
    .INIT_07(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_08(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_09(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_0A(256'h2020202020202001202020202020202020202020202020202020202020202020),
    .INIT_0B(256'h2020202020202001202020202020202020202020202020202020202020202020),
    .INIT_0C(256'h2020202020202020201320202007202020052020202020202020202020202020),
    .INIT_0D(256'h2020202020202020201320202007202020052020202020202020202020202020),
    .INIT_0E(256'h2020202020202020202020202020202020202020202020200F20202020202020),
    .INIT_0F(256'h2020202020202020202020202020202020202020202020200F20202020202020),
    .INIT_10(256'h20202020202020202020202020112020200D2020200320202020202020202020),
    .INIT_11(256'h20202020202020202020202020112020200D2020200320202020202020202020),
    .INIT_12(256'h2020202020202020202020202020202020032020202020202020202020202001),
    .INIT_13(256'h2020202020202020202020202020202020032020202020202020202020202001),
    .INIT_14(256'h2020202020202020202020202020202020202020202020202005202020202020),
    .INIT_15(256'h2020202020202020202020202020202020202020202020202005202020202020),
    .INIT_16(256'h202020202020202003202020202020202020202020202020202020200D202020),
    .INIT_17(256'h202020202020202003202020202020202020202020202020202020200D202020),
    .INIT_18(256'h0120202020202020200320202020202020202020202011202020202020202020),
    .INIT_19(256'h0120202020202020200320202020202020202020202011202020202020202020),
    .INIT_1A(256'h2020200F20202020202020202020200720202020202020202020202020202020),
    .INIT_1B(256'h2020200F20202020202020202020200720202020202020202020202020202020),
    .INIT_1C(256'h2020201120202020202020202020202020200520202020202020200920202020),
    .INIT_1D(256'h2020201120202020202020202020202020200520202020202020200920202020),
    .INIT_1E(256'h202020200D202020202020202015202020202020201120202020202020202020),
    .INIT_1F(256'h202020200D202020202020202015202020202020201120202020202020202020),
    .INIT_20(256'h20202020202020202020202020442A4C3E202A3A222E20202020202020202020),
    .INIT_21(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_22(256'h2020202020202001202020202020202020202020202020202020202020202020),
    .INIT_23(256'h2020202020202001202020202020202020202020202020202020202020202020),
    .INIT_24(256'h2020202020202020202020202020201320202020202007202020202020202020),
    .INIT_25(256'h2020202020202020202020202020201320202020202007202020202020202020),
    .INIT_26(256'h202020202020202020202020202020202020200F202020202020202020012020),
    .INIT_27(256'h202020202020202020202020202020202020200F202020202020202020012020),
    .INIT_28(256'h2020202020130D20202020202020202020202020202003202020202020202020),
    .INIT_29(256'h2020202020130D20202020202020202020202020202003202020202020202020),
    .INIT_2A(256'h2020202020202020202020202020202020202020202020202001202020202020),
    .INIT_2B(256'h2020202020202020202020202020202020202020202020202001202020202020),
    .INIT_2C(256'h2020202020052020202020202020202020202017202020202020132020202020),
    .INIT_2D(256'h2020202020052020202020202020202020202017202020202020132020202020),
    .INIT_2E(256'h20202020202020202020072020200F2020202020200920202020202020202020),
    .INIT_2F(256'h20202020202020202020072020200F2020202020200920202020202020202020),
    .INIT_30(256'h2020112020202020202020202020202020202020202020202020200320202020),
    .INIT_31(256'h2020112020202020202020202020202020202020202020202020200320202020),
    .INIT_32(256'h2020202020202020202020202020202005202020202020202020202020202001),
    .INIT_33(256'h2020202020202020202020202020202005202020202020202020202020202001),
    .INIT_34(256'h202013202020202020202020202020202020200D202020202020202005202020),
    .INIT_35(256'h202013202020202020202020202020202020200D202020202020202005202020),
    .INIT_36(256'h2020202020200F20202020202020202020202020202020202009202020201720),
    .INIT_37(256'h2020202020200F20202020202020202020202020202020202009202020201720),
    .INIT_38(256'h2020032020202020202020202020202020012020202020202020202020202020),
    .INIT_39(256'h2020032020202020202020202020202020012020202020202020202020202020),
    .INIT_3A(256'h2020200000204832282A44264B4D4D4B312F2D2B4B4D4D4B211F1D1B20202020),
    .INIT_3B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_3F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_40(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_41(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_42(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_43(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_44(256'hB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B298B2B2B2B2B2B2B2B2B2B2B2),
    .INIT_45(256'hB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2),
    .INIT_46(256'hA398989898A3A398999998A398989899999998982098A39898A3A398B9A9BA9D),
    .INIT_47(256'h9C9B9AB9A998A39899999998A398B9A9BA9D9C9B9AB9A9989898A398999998A3),
    .INIT_48(256'h20202020202020202020202020202020202020202020202020202020202020BB),
    .INIT_49(256'hACABAA2020202020202020202020202020BAACABAA2020202020202020202020),
    .INIT_4A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_4F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_50(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_51(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_52(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_53(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_54(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_55(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_56(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_57(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_58(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_59(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5A(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5B(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_5F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_60(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_61(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_62(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_63(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_64(256'h2020202020202020202020202020202020202020208520202020202020202020),
    .INIT_65(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_66(256'h2020202020202020202020202020202020202020209594202020202020202020),
    .INIT_67(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_68(256'h202020202020202020202020202020202020202020A5A4202020202020202020),
    .INIT_69(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6A(256'h2020202020202020202020202020202020202020201615142020202020202020),
    .INIT_6B(256'h2020202020202020202020202020202020202020202020202020208685202020),
    .INIT_6C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6D(256'h2020202020202020202020202020202020202020202020202020979695942020),
    .INIT_6E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_6F(256'h20202020202020202020202020202020202020202020202020A8A7A6A5A42020),
    .INIT_70(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_71(256'h20202020202020202020202020202020202020202020202020B8B7B6B5B4B320),
    .INIT_72(256'h2020202020202020202020202020202020202020202524232221202020202020),
    .INIT_73(256'h202020202020202020202020202020202020202020202020A8C8C7C6C5C4C3C2),
    .INIT_74(256'h00C0A1A020202020202020202020202020202020200F0E0D0C0B0A01C1C0A1A0),
    .INIT_75(256'h2020202020202020202020202020202020202020C1C0A1090807060504030201),
    .INIT_76(256'h93D0B1B0202020202020202020202020202020202092919093929192D1D0B1B0),
    .INIT_77(256'h2020202020202020202020202020202020202020D1D0B1909392919093929190),
    .INIT_78(256'hA3A3A3A39898A3A3A3989998989999999998989820A3A3A3A3A3A3A3A3A3A3A3),
    .INIT_79(256'h98989899989899999998A3A3A3989998A3989999A3A3A3A3A3A3A3A3A3A3A3A3),
    .INIT_7A(256'hB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B298B2B2B2B2B2B2B2B2B2B2B2),
    .INIT_7B(256'hB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2),
    .INIT_7C(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7D(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7E(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_7F(256'h2020202020202020202020202020202020202020202020202020202020202020),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[31:8],D}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_4),
        .ENBWREN(TIMING_F_reg),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_4,RAM_reg_4,RAM_reg_4,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    RAM_reg_i_2
       (.I0(RAM_reg_5[1]),
        .I1(RAM_reg_5[0]),
        .O(TIMING_F_reg));
  LUT6 #(
    .INIT(64'h000CCC0C00440044)) 
    \async_din[0]_i_2 
       (.I0(\async_din[0]_i_3_n_0 ),
        .I1(\async_din_reg[6] ),
        .I2(\async_din_reg[6]_0 [0]),
        .I3(\async_din_reg[6]_1 ),
        .I4(\async_din[7]_i_2 [0]),
        .I5(\async_din_reg[6]_2 ),
        .O(RAM_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[0]_i_3 
       (.I0(D[0]),
        .I1(\async_din[7]_i_2_0 [0]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [6]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [0]),
        .O(\async_din[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C00440044)) 
    \async_din[1]_i_2 
       (.I0(\async_din[1]_i_3_n_0 ),
        .I1(\async_din_reg[6] ),
        .I2(\async_din_reg[6]_0 [1]),
        .I3(\async_din_reg[6]_1 ),
        .I4(\async_din[7]_i_2 [1]),
        .I5(\async_din_reg[6]_2 ),
        .O(RAM_reg_0_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[1]_i_3 
       (.I0(D[1]),
        .I1(\async_din[7]_i_2_0 [1]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [7]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [1]),
        .O(\async_din[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C00440044)) 
    \async_din[2]_i_2 
       (.I0(\async_din[2]_i_3_n_0 ),
        .I1(\async_din_reg[6] ),
        .I2(\async_din_reg[6]_0 [2]),
        .I3(\async_din_reg[6]_1 ),
        .I4(\async_din[7]_i_2 [2]),
        .I5(\async_din_reg[6]_2 ),
        .O(RAM_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[2]_i_3 
       (.I0(D[2]),
        .I1(\async_din[7]_i_2_0 [2]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [8]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [2]),
        .O(\async_din[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C00440044)) 
    \async_din[3]_i_2 
       (.I0(\async_din[3]_i_3_n_0 ),
        .I1(\async_din_reg[6] ),
        .I2(\async_din_reg[6]_0 [3]),
        .I3(\async_din_reg[6]_1 ),
        .I4(\async_din[7]_i_2 [3]),
        .I5(\async_din_reg[6]_2 ),
        .O(RAM_reg_1_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[3]_i_3 
       (.I0(D[3]),
        .I1(\async_din[7]_i_2_0 [3]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [9]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [3]),
        .O(\async_din[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C00440044)) 
    \async_din[4]_i_2 
       (.I0(\async_din[4]_i_3_n_0 ),
        .I1(\async_din_reg[6] ),
        .I2(\async_din_reg[6]_0 [4]),
        .I3(\async_din_reg[6]_1 ),
        .I4(\async_din[7]_i_2 [4]),
        .I5(\async_din_reg[6]_2 ),
        .O(RAM_reg_0_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[4]_i_3 
       (.I0(D[4]),
        .I1(\async_din[7]_i_2_0 [4]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [10]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [4]),
        .O(\async_din[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[5]_i_3 
       (.I0(D[5]),
        .I1(\async_din[7]_i_2_0 [5]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [11]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [5]),
        .O(RAM_reg_2));
  LUT6 #(
    .INIT(64'h000CCC0C00440044)) 
    \async_din[6]_i_2 
       (.I0(\async_din[6]_i_3_n_0 ),
        .I1(\async_din_reg[6] ),
        .I2(\async_din_reg[6]_0 [5]),
        .I3(\async_din_reg[6]_1 ),
        .I4(\async_din[7]_i_2 [5]),
        .I5(\async_din_reg[6]_2 ),
        .O(RAM_reg_1_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[6]_i_3 
       (.I0(D[6]),
        .I1(\async_din[7]_i_2_0 [6]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [12]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [6]),
        .O(\async_din[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \async_din[7]_i_3 
       (.I0(D[7]),
        .I1(\async_din[7]_i_2_0 [7]),
        .I2(\async_din[0]_i_2_0 ),
        .I3(\async_din[7]_i_2 [13]),
        .I4(\async_din[0]_i_2_1 ),
        .I5(\async_din[7]_i_2_1 [7]),
        .O(RAM_reg_3));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM__parameterized4
   (D,
    i_EMU_MCLK,
    WEA,
    RAM_reg_0,
    ADDRARDADDR,
    CPU_DOUT);
  output [7:0]D;
  input i_EMU_MCLK;
  input [0:0]WEA;
  input RAM_reg_0;
  input [11:0]ADDRARDADDR;
  input [7:0]CPU_DOUT;

  wire [11:0]ADDRARDADDR;
  wire [7:0]CPU_DOUT;
  wire [7:0]D;
  wire RAM_reg_0;
  wire [0:0]WEA;
  wire i_EMU_MCLK;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000050505050505050505050005050505050505050505),
    .INIT_05(256'h0500000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000505),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h000000000000001B000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h000000000000001B000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000001B0000001B0000001B0000000000000000000000000000),
    .INIT_0D(256'h0000000000000000001B0000001B0000001B0000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000001B00000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000001B00000000000000),
    .INIT_10(256'h000000000000000000000000001B0000001B0000001B00000000000000000000),
    .INIT_11(256'h000000000000000000000000001B0000001B0000001B00000000000000000000),
    .INIT_12(256'h00000000000000000000000000000000001B000000000000000000000000001B),
    .INIT_13(256'h00000000000000000000000000000000001B000000000000000000000000001B),
    .INIT_14(256'h000000000000000000000000000000000000000000000000001B000000000000),
    .INIT_15(256'h000000000000000000000000000000000000000000000000001B000000000000),
    .INIT_16(256'h00000000000000001B000000000000000000000000000000000000001B000000),
    .INIT_17(256'h00000000000000001B000000000000000000000000000000000000001B000000),
    .INIT_18(256'h1B00000000000000001B0000000000000000000000001B000000000000000000),
    .INIT_19(256'h1B00000000000000001B0000000000000000000000001B000000000000000000),
    .INIT_1A(256'h0000001B00000000000000000000001B00000000000000000000000000000000),
    .INIT_1B(256'h0000001B00000000000000000000001B00000000000000000000000000000000),
    .INIT_1C(256'h0000001B00000000000000000000000000001B00000000000000001B00000000),
    .INIT_1D(256'h0000001B00000000000000000000000000001B00000000000000001B00000000),
    .INIT_1E(256'h000000001B00000000000000001B000000000000001B00000000000000000000),
    .INIT_1F(256'h000000001B00000000000000001B000000000000001B00000000000000000000),
    .INIT_20(256'h0000000000000000000000000007070707070707070700000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h000000000000001B000000000000000000000000000000000000000000000000),
    .INIT_23(256'h000000000000001B000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000001B0000000000001B000000000000000000),
    .INIT_25(256'h0000000000000000000000000000001B0000000000001B000000000000000000),
    .INIT_26(256'h000000000000000000000000000000000000001B0000000000000000001B0000),
    .INIT_27(256'h000000000000000000000000000000000000001B0000000000000000001B0000),
    .INIT_28(256'h00000000001B1B0000000000000000000000000000001B000000000000000000),
    .INIT_29(256'h00000000001B1B0000000000000000000000000000001B000000000000000000),
    .INIT_2A(256'h000000000000000000000000000000000000000000000000001B000000000000),
    .INIT_2B(256'h000000000000000000000000000000000000000000000000001B000000000000),
    .INIT_2C(256'h00000000001B000000000000000000000000001B0000000000001B0000000000),
    .INIT_2D(256'h00000000001B000000000000000000000000001B0000000000001B0000000000),
    .INIT_2E(256'h000000000000000000001B0000001B0000000000001B00000000000000000000),
    .INIT_2F(256'h000000000000000000001B0000001B0000000000001B00000000000000000000),
    .INIT_30(256'h00001B0000000000000000000000000000000000000000000000001B00000000),
    .INIT_31(256'h00001B0000000000000000000000000000000000000000000000001B00000000),
    .INIT_32(256'h000000000000000000000000000000001B00000000000000000000000000001B),
    .INIT_33(256'h000000000000000000000000000000001B00000000000000000000000000001B),
    .INIT_34(256'h00001B000000000000000000000000000000001B00000000000000001B000000),
    .INIT_35(256'h00001B000000000000000000000000000000001B00000000000000001B000000),
    .INIT_36(256'h0000000000001B0000000000000000000000000000000000001B000000001B00),
    .INIT_37(256'h0000000000001B0000000000000000000000000000000000001B000000001B00),
    .INIT_38(256'h00001B00000000000000000000000000001B0000000000000000000000000000),
    .INIT_39(256'h00001B00000000000000000000000000001B0000000000000000000000000000),
    .INIT_3A(256'h0000001313050505050505059919191919191919991919191A1A1A1A00000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_41(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_42(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_43(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_44(256'h4F4FCF4FCFCF4F4F4F4FCF4F4FCF4F4F4F4FCF4FCF4F4F4FCF4F4F4FCF4FCFCF),
    .INIT_45(256'hCF4F4FCF4FCF4F4F4FCF4FCF4F4FCF4FCFCF4F4F4FCFCFCF4FCF4F4F4F4FCF4F),
    .INIT_46(256'h4FCF4FCF4F4F4FCF47474F4FCF4FCF4747474FCF404F4FCF4F4F4FCF4F4F4F4F),
    .INIT_47(256'h4F4F4F4F4F4F4FCF47C7474F4FCF4F4F4F4F4F4F4F4F4F4FCF4F4FCF47474F4F),
    .INIT_48(256'h4040404040404040404040404040404040404040404040404040404040404044),
    .INIT_49(256'h4F4F414040404040404040404040404040444F4F414040404040404040404040),
    .INIT_4A(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_4B(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_4C(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_4D(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_4E(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_4F(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_50(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_51(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_52(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_53(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_54(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_55(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_56(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_57(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_58(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_59(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_5A(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_5B(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_5C(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_5D(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_5E(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_5F(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_60(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_61(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_62(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_63(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_64(256'h4040404040404040404040404040404040404040404240404040404040404040),
    .INIT_65(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_66(256'h4040404040404040404040404040404040404040404F42404040404040404040),
    .INIT_67(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_68(256'h4040404040404040404040404040404040404040404F45404040404040404040),
    .INIT_69(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_6A(256'h4040404040404040404040404040404040404040404F4F424040404040404040),
    .INIT_6B(256'h4040404040404040404040404040404040404040404040404040404842404040),
    .INIT_6C(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_6D(256'h4040404040404040404040404040404040404040404040404040434F4F424040),
    .INIT_6E(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_6F(256'h40404040404040404040404040404040404040404040404040434F4F4F454040),
    .INIT_70(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_71(256'h40404040404040404040404040404040404040404040404040434F4F4F4F4240),
    .INIT_72(256'h4040404040404040404040404040404040404040404F4F4F4F4F4A4040404040),
    .INIT_73(256'h404040404040404040404040404040404040404040404040434F4F4F4F4F4540),
    .INIT_74(256'h4F40404040404040404040404040404040404040404F4F4F4F4F4F4F40404040),
    .INIT_75(256'h40404040404040404040404040404040404040404040404F4F4F4F4F4F4F4F4F),
    .INIT_76(256'h4F40404040404040404040404040404040404040404F4F4F4F4F4F4F40404040),
    .INIT_77(256'h40404040404040404040404040404040404040404040404F4F4F4F4F4F4F4F4F),
    .INIT_78(256'h4F4F4F4FCF4F4F4F4FCF484FCF4848C8484F4FCF40CFCFCF4FCFCFCF4FCF4FCF),
    .INIT_79(256'hCF4FCF484FCF4848484F4F4F4FCF484F4FCF48484F4FCF4FCF4FCF4FCF4FCF4F),
    .INIT_7A(256'hCF4FCF4F4F4FCFCF4F4F4FCF4F4FCF4FCFCF4F4FCF4FCF4FCF4FCF4FCFCFCF4F),
    .INIT_7B(256'h4FCF4F4FCF4F4FCF4FCF4FCF4F4F4FCF4F4F4FCFCFCF4FCF4FCF4FCF4F4F4FCF),
    .INIT_7C(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_7D(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_7E(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_7F(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[31:8],D}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(RAM_reg_0),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM__parameterized5
   (D,
    i_EMU_MCLK,
    RAM_reg_0,
    ADDRARDADDR,
    CPU_DOUT);
  output [7:0]D;
  input i_EMU_MCLK;
  input [0:0]RAM_reg_0;
  input [10:0]ADDRARDADDR;
  input [7:0]CPU_DOUT;

  wire [10:0]ADDRARDADDR;
  wire [7:0]CPU_DOUT;
  wire [7:0]D;
  wire [0:0]RAM_reg_0;
  wire i_EMU_MCLK;
  wire [15:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00C80641A68039EC00C8F640A68038ED0059814A368038EE0059714C388038EF),
    .INIT_01(256'h00447148108038E8004F7148108038E900D80641A48039EA00D8F640A48038EB),
    .INIT_02(256'h009A9642188038E400D4E600448038E500D4D600468038E6003B7148108038E7),
    .INIT_03(256'h00D6950112FFF8E000897142188038E1008D7A42188038E200937F42188038E3),
    .INIT_04(256'h00BA460118FFF8DC00D6540112FFF8DD00D6570112FFF8DE00D69A0112FFF8DF),
    .INIT_05(256'h0000FF0108FFF8D80000FF0108FFF8D90000FF0108FFF8DA0000FF0108FFF8DB),
    .INIT_06(256'h0000FF0108FFF8D40000FF0108FFF8D50000FF0108FFF8D60000FF0108FFF8D7),
    .INIT_07(256'h0000FF0108FFF8D00000FF0108FFF8D10000FF0108FFF8D20000FF0108FFF8D3),
    .INIT_08(256'h0000FF0108FFF8CC0000FF0108FFF8CD0000FF0108FFF8CE0000FF0108FFF8CF),
    .INIT_09(256'h0000FF0108FFF8C80000FF0108FFF8C90000FF0108FFF8CA0000FF0108FFF8CB),
    .INIT_0A(256'h0000FF0108FFF8C40000FF0108FFF8C50000FF0108FFF8C60000FF0108FFF8C7),
    .INIT_0B(256'h0000FF0108FFF8C00000FF0108FFF8C10000FF0108FFF8C20000FF0108FFF8C3),
    .INIT_0C(256'h0000FF0108FFF8BC0000FF0108FFF8BD0000FF0108FFF8BE0000FF0108FFF8BF),
    .INIT_0D(256'h0000FF0108FFF8B80000FF0108FFF8B90000FF0108FFF8BA0000FF0108FFF8BB),
    .INIT_0E(256'h0000FF0108FFF8B40000FF0108FFF8B50000FF0108FFF8B60000FF0108FFF8B7),
    .INIT_0F(256'h0000FF0108FFF8B00000FF0108FFF8B10000FF0108FFF8B20000FF0108FFF8B3),
    .INIT_10(256'h0000FF0108FFF8AC0000FF0108FFF8AD0000FF0108FFF8AE0000FF0108FFF8AF),
    .INIT_11(256'h0000FF0108FFF8A80000FF0108FFF8A90000FF0108FFF8AA0000FF0108FFF8AB),
    .INIT_12(256'h0000FF0108FFF8A40000FF0108FFF8A50000FF0108FFF8A60000FF0108FFF8A7),
    .INIT_13(256'h0000FF0108FFF8A00000FF0108FFF8A10000FF0108FFF8A20000FF0108FFF8A3),
    .INIT_14(256'h0000FF0108FFF89C0000FF0108FFF89D0000FF0108FFF89E0000FF0108FFF89F),
    .INIT_15(256'h0000FF0108FFF8980000FF0108FFF8990000FF0108FFF89A0000FF0108FFF89B),
    .INIT_16(256'h0000FF0108FFF8940000FF0108FFF8950000FF0108FFF8960000FF0108FFF897),
    .INIT_17(256'h0000FF0108FFF8900000FF0108FFF8910000FF0108FFF8920000FF0108FFF893),
    .INIT_18(256'h0000FF0108FFF88C0000FF0108FFF88D0000FF0108FFF88E0000FF0108FFF88F),
    .INIT_19(256'h0000FF0108FFF8880000FF0108FFF8890000FF0108FFF88A0000FF0108FFF88B),
    .INIT_1A(256'h0000FF0108FFF8840000FF0108FFF8850000FF0108FFF8860000FF0108FFF887),
    .INIT_1B(256'h0000FF0108FFF8800000FF0108FFF8810000FF0108FFF8820000FF0108FFF883),
    .INIT_1C(256'h0000FF0108FFF87C0000FF0108FFF87D0000FF0108FFF87E0000FF0108FFF87F),
    .INIT_1D(256'h0000FF0108FFF8780000FF0108FFF8790000FF0108FFF87A0000FF0108FFF87B),
    .INIT_1E(256'h0000FF0108FFF8740000FF0108FFF8750000FF0108FFF8760000FF0108FFF877),
    .INIT_1F(256'h0000FF0108FFF8700000FF0108FFF8710000FF0108FFF8720000FF0108FFF873),
    .INIT_20(256'h0000FF0108FFF86C0000FF0108FFF86D0000FF0108FFF86E0000FF0108FFF86F),
    .INIT_21(256'h0000FF0108FFF8680000FF0108FFF8690000FF0108FFF86A0000FF0108FFF86B),
    .INIT_22(256'h0000FF0108FFF8640000FF0108FFF8650000FF0108FFF8660000FF0108FFF867),
    .INIT_23(256'h0000FF0108FFF8600000FF0108FFF8610000FF0108FFF8620000FF0108FFF863),
    .INIT_24(256'h0000FF0108FFF85C0000FF0108FFF85D0000FF0108FFF85E0000FF0108FFF85F),
    .INIT_25(256'h0000FF0108FFE0580000FF0108FFE0590000FF0108FFF85A0000FF0108FFF85B),
    .INIT_26(256'h0000FF0108FFE0540000FF0108FFE0550000FF0108FFE0560000FF0108FFE057),
    .INIT_27(256'h0000FF0108FFE0500000FF0108FFE0510000FF0108FFE0520000FF0108FFE053),
    .INIT_28(256'h0000FF0108FFE04C0000FF0108FFE04D0000FF0108FFE04E0000FF0108FFE04F),
    .INIT_29(256'h0000FF0108FFE0480000FF0108FFE0490000FF0108FFE04A0000FF0108FFE04B),
    .INIT_2A(256'h0159810A308010440159990A3D8030450000FF0108FFE0460000FF0108FFE047),
    .INIT_2B(256'h0159810A3C8030400159810A3C8030410159810A3C8030420159810A3C803043),
    .INIT_2C(256'h014F810A3080103C014F990A3D80303D0159810A3C80303E0159810A3C80303F),
    .INIT_2D(256'h014F810A3C803038014F810A3C803039014F810A3C80303A014F810A3C80303B),
    .INIT_2E(256'h0144810A308010340144990A3D803035014F810A3C803036014F810A3C803037),
    .INIT_2F(256'h0144810A3C8030300144810A3C8030310144810A3C8030320144810A3C803033),
    .INIT_30(256'h013B810A3080102C013B990A3D80302D0144810A3C80302E0144810A3C80302F),
    .INIT_31(256'h013B810A3C803028013B810A3C803029013B810A3C80302A013B810A3C80302B),
    .INIT_32(256'h00F0F00108FFFF2400F0F00108FFFF25013B810A3C803026013B810A3C803027),
    .INIT_33(256'h00F0F00108FFFF2000F0F00108FFFF2100F0F00108FFFF2200F0F00108FFFF23),
    .INIT_34(256'h00F0F00108FFFF1C00F0F00108FFFF1D00F0F00108FFFF1E00F0F00108FFFF1F),
    .INIT_35(256'h00F0F00108FFFF1800F0F00108FFFF1900F0F00108FFFF1A00F0F00108FFFF1B),
    .INIT_36(256'h00F0F00108FFFF1400F0F00108FFFF1500F0F00108FFFF1600F0F00108FFFF17),
    .INIT_37(256'h00F0F00108FFFF1000F0F00108FFFF1100F0F00108FFFF1200F0F00108FFFF13),
    .INIT_38(256'h0000FF0108FFE00C0000FF0108FFE00D00F0F00108FFFF0E00F0F00108FFFF0F),
    .INIT_39(256'h0000FF0108FFE0080000FF0108FFE0090000FF0108FFE00A0000FF0108FFE00B),
    .INIT_3A(256'h0000FF0108FFE0040000FF0108FFE0050000FF0108FFE0060000FF0108FFE007),
    .INIT_3B(256'h0000FF0108FFE0000000FF0108FFE0010000FF0108FFE0020000FF0108FFE003),
    .INIT_3C(256'h0000FF0108FFE0FC0000FF0108FFE0FD0000FF0108FFE0FE0000FF0108FFE0FF),
    .INIT_3D(256'h0000FF0108FFE0F80000FF0108FFE0F90000FF0108FFE0FA0000FF0108FFE0FB),
    .INIT_3E(256'h0000FF0108FFE0F40000FF0108FFE0F50000FF0108FFE0F60000FF0108FFE0F7),
    .INIT_3F(256'h0000FF0108FFE0F00000FF0108FFE0F10000FF0108FFE0F20000FF0108FFE0F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CPU_DOUT}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(RAM_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({RAM_reg_0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "SRAM" *) 
module termprj_top_gfx_top_0_0_SRAM__parameterized6
   (D,
    i_EMU_MCLK,
    WEA,
    ADDRARDADDR,
    Q);
  output [7:0]D;
  input i_EMU_MCLK;
  input [0:0]WEA;
  input [10:0]ADDRARDADDR;
  input [7:0]Q;

  wire [10:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire i_EMU_MCLK;
  wire [15:0]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    RAM_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_RAM_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "gfx_cpu" *) 
module termprj_top_gfx_top_0_0_gfx_cpu
   (CPU_DOUT,
    CPU_LDS_n,
    dtack2_n__0,
    o_AXI_CPU_BUSY,
    WEA,
    o_DOUT0,
    \async_addr_reg[11]_0 ,
    CHACS_n,
    \async_cs_n_reg[2]_0 ,
    \async_addr_reg[0]_0 ,
    \async_cs_n_reg[1]_0 ,
    \async_cs_n_reg[0]_0 ,
    \async_cs_n_reg[1]_1 ,
    \async_cs_n_reg[5]_0 ,
    \FSM_sequential_bridge_fsm_state_reg[0]_0 ,
    \horizontal_counter_reg[1] ,
    async_rw_reg_0,
    async_rw_reg_1,
    SR,
    \async_cs_n_reg[1]_2 ,
    \async_addr_reg[0]_1 ,
    \vertical_counter_reg[3] ,
    \vertical_counter_reg[2] ,
    \vertical_counter_reg[1] ,
    \vertical_counter_reg[0] ,
    \horizontal_counter_reg[7] ,
    \horizontal_counter_reg[6] ,
    o_AXI_CPU_DIN,
    \rgblatch_reg[14]_0 ,
    i_EMU_MCLK,
    dtack2_n_reg_0,
    Q,
    RAM_reg_1,
    RAM_reg_1_0,
    D,
    TIMING_F,
    RAM_reg,
    \async_addr_reg[0]_2 ,
    \async_addr_reg[0]_3 ,
    charramu_en,
    i_MRST_n,
    DOBDO,
    \async_din_reg[0]_0 ,
    \async_din_reg[1]_0 ,
    \async_din_reg[2]_0 ,
    \async_din_reg[3]_0 ,
    \async_din_reg[4]_0 ,
    \async_din_reg[5]_0 ,
    \async_din_reg[7]_0 ,
    \async_din_reg[6]_0 ,
    \async_din_reg[7]_1 ,
    \async_din[0]_i_3 ,
    async_rw_reg_2,
    \async_cs_n_reg[0]_1 ,
    \async_cs_n_reg[0]_2 ,
    \async_din_reg[0]_1 ,
    \async_cs_n_reg[0]_3 ,
    i_AXI_CPU_COMMAND,
    RAM_reg_0,
    \ROW_ADDR_reg[6]_rep ,
    CHAMPX2,
    B_PIXEL0,
    i_AXI_CPU_ADDR,
    i_AXI_CPU_DOUT);
  output [15:0]CPU_DOUT;
  output CPU_LDS_n;
  output dtack2_n__0;
  output o_AXI_CPU_BUSY;
  output [0:0]WEA;
  output o_DOUT0;
  output [11:0]\async_addr_reg[11]_0 ;
  output CHACS_n;
  output \async_cs_n_reg[2]_0 ;
  output \async_addr_reg[0]_0 ;
  output \async_cs_n_reg[1]_0 ;
  output \async_cs_n_reg[0]_0 ;
  output [0:0]\async_cs_n_reg[1]_1 ;
  output [0:0]\async_cs_n_reg[5]_0 ;
  output [0:0]\FSM_sequential_bridge_fsm_state_reg[0]_0 ;
  output [0:0]\horizontal_counter_reg[1] ;
  output async_rw_reg_0;
  output async_rw_reg_1;
  output [0:0]SR;
  output \async_cs_n_reg[1]_2 ;
  output \async_addr_reg[0]_1 ;
  output \vertical_counter_reg[3] ;
  output \vertical_counter_reg[2] ;
  output \vertical_counter_reg[1] ;
  output \vertical_counter_reg[0] ;
  output \horizontal_counter_reg[7] ;
  output \horizontal_counter_reg[6] ;
  output [15:0]o_AXI_CPU_DIN;
  output [14:0]\rgblatch_reg[14]_0 ;
  input i_EMU_MCLK;
  input dtack2_n_reg_0;
  input [3:0]Q;
  input RAM_reg_1;
  input RAM_reg_1_0;
  input [17:0]D;
  input TIMING_F;
  input [0:0]RAM_reg;
  input \async_addr_reg[0]_2 ;
  input [1:0]\async_addr_reg[0]_3 ;
  input charramu_en;
  input i_MRST_n;
  input [7:0]DOBDO;
  input \async_din_reg[0]_0 ;
  input \async_din_reg[1]_0 ;
  input \async_din_reg[2]_0 ;
  input \async_din_reg[3]_0 ;
  input \async_din_reg[4]_0 ;
  input \async_din_reg[5]_0 ;
  input [1:0]\async_din_reg[7]_0 ;
  input \async_din_reg[6]_0 ;
  input \async_din_reg[7]_1 ;
  input \async_din[0]_i_3 ;
  input async_rw_reg_2;
  input \async_cs_n_reg[0]_1 ;
  input \async_cs_n_reg[0]_2 ;
  input \async_din_reg[0]_1 ;
  input \async_cs_n_reg[0]_3 ;
  input [31:0]i_AXI_CPU_COMMAND;
  input [10:0]RAM_reg_0;
  input [3:0]\ROW_ADDR_reg[6]_rep ;
  input CHAMPX2;
  input B_PIXEL0;
  input [14:0]i_AXI_CPU_ADDR;
  input [15:0]i_AXI_CPU_DOUT;

  wire B_PIXEL0;
  wire CHACS_n;
  wire CHAMPX2;
  wire COLORRAM_LOW_n_8;
  wire [14:12]CPU_ADDR;
  wire [15:0]CPU_DOUT;
  wire CPU_LDS_n;
  wire CPU_RW;
  wire [17:0]D;
  wire [7:0]DOBDO;
  wire \FSM_sequential_bridge_fsm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[1]_i_4_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[1]_i_5_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[3]_i_1_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[3]_i_2_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_10_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_11_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_12_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_13_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_14_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_15_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_16_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_17_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_18_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_2_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_3_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_4_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_5_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_6_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_7_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_8_n_0 ;
  wire \FSM_sequential_bridge_fsm_state[4]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_bridge_fsm_state_reg[0]_0 ;
  wire OBJRAM_n;
  wire [3:0]Q;
  wire [0:0]RAM_reg;
  wire [10:0]RAM_reg_0;
  wire RAM_reg_1;
  wire RAM_reg_1_0;
  wire [3:0]\ROW_ADDR_reg[6]_rep ;
  wire [0:0]SR;
  wire TIMING_F;
  wire VCS1_n;
  wire VCS2_n;
  wire VZCS_n;
  wire [0:0]WEA;
  wire \async_addr[0]_i_1_n_0 ;
  wire \async_addr[10]_i_1_n_0 ;
  wire \async_addr[11]_i_1_n_0 ;
  wire \async_addr[12]_i_1_n_0 ;
  wire \async_addr[13]_i_1_n_0 ;
  wire \async_addr[14]_i_1_n_0 ;
  wire \async_addr[14]_i_2_n_0 ;
  wire \async_addr[14]_i_3_n_0 ;
  wire \async_addr[1]_i_1_n_0 ;
  wire \async_addr[2]_i_1_n_0 ;
  wire \async_addr[3]_i_1_n_0 ;
  wire \async_addr[4]_i_1_n_0 ;
  wire \async_addr[5]_i_1_n_0 ;
  wire \async_addr[6]_i_1_n_0 ;
  wire \async_addr[7]_i_1_n_0 ;
  wire \async_addr[8]_i_1_n_0 ;
  wire \async_addr[9]_i_1_n_0 ;
  wire \async_addr_reg[0]_0 ;
  wire \async_addr_reg[0]_1 ;
  wire \async_addr_reg[0]_2 ;
  wire [1:0]\async_addr_reg[0]_3 ;
  wire [11:0]\async_addr_reg[11]_0 ;
  wire async_busy_i_1_n_0;
  wire async_busy_i_2_n_0;
  wire async_busy_i_3_n_0;
  wire \async_cs_n[0]_i_1_n_0 ;
  wire \async_cs_n[1]_i_1_n_0 ;
  wire \async_cs_n[2]_i_1_n_0 ;
  wire \async_cs_n[3]_i_1_n_0 ;
  wire \async_cs_n[4]_i_1_n_0 ;
  wire \async_cs_n[5]_i_2_n_0 ;
  wire \async_cs_n[5]_i_3_n_0 ;
  wire \async_cs_n[5]_i_4_n_0 ;
  wire \async_cs_n_reg[0]_0 ;
  wire \async_cs_n_reg[0]_1 ;
  wire \async_cs_n_reg[0]_2 ;
  wire \async_cs_n_reg[0]_3 ;
  wire \async_cs_n_reg[1]_0 ;
  wire [0:0]\async_cs_n_reg[1]_1 ;
  wire \async_cs_n_reg[1]_2 ;
  wire \async_cs_n_reg[2]_0 ;
  wire [0:0]\async_cs_n_reg[5]_0 ;
  wire \async_cs_n_reg[5]_i_1_n_0 ;
  wire \async_cs_n_reg_n_0_[0] ;
  wire async_din;
  wire \async_din[0]_i_3 ;
  wire \async_din[10]_i_2_n_0 ;
  wire \async_din[10]_i_3_n_0 ;
  wire \async_din[11]_i_2_n_0 ;
  wire \async_din[11]_i_3_n_0 ;
  wire \async_din[12]_i_2_n_0 ;
  wire \async_din[12]_i_3_n_0 ;
  wire \async_din[13]_i_2_n_0 ;
  wire \async_din[13]_i_3_n_0 ;
  wire \async_din[14]_i_2_n_0 ;
  wire \async_din[14]_i_3_n_0 ;
  wire \async_din[15]_i_4_n_0 ;
  wire \async_din[15]_i_5_n_0 ;
  wire \async_din[15]_i_6_n_0 ;
  wire \async_din[5]_i_2_n_0 ;
  wire \async_din[7]_i_2_n_0 ;
  wire \async_din[8]_i_2_n_0 ;
  wire \async_din[8]_i_3_n_0 ;
  wire \async_din[9]_i_2_n_0 ;
  wire \async_din[9]_i_3_n_0 ;
  wire \async_din_reg[0]_0 ;
  wire \async_din_reg[0]_1 ;
  wire \async_din_reg[1]_0 ;
  wire \async_din_reg[2]_0 ;
  wire \async_din_reg[3]_0 ;
  wire \async_din_reg[4]_0 ;
  wire \async_din_reg[5]_0 ;
  wire \async_din_reg[6]_0 ;
  wire [1:0]\async_din_reg[7]_0 ;
  wire \async_din_reg[7]_1 ;
  wire \async_dout[0]_i_1_n_0 ;
  wire \async_dout[10]_i_1_n_0 ;
  wire \async_dout[11]_i_1_n_0 ;
  wire \async_dout[12]_i_1_n_0 ;
  wire \async_dout[13]_i_1_n_0 ;
  wire \async_dout[14]_i_1_n_0 ;
  wire \async_dout[15]_i_1_n_0 ;
  wire \async_dout[15]_i_2_n_0 ;
  wire \async_dout[1]_i_1_n_0 ;
  wire \async_dout[2]_i_1_n_0 ;
  wire \async_dout[3]_i_1_n_0 ;
  wire \async_dout[4]_i_1_n_0 ;
  wire \async_dout[5]_i_1_n_0 ;
  wire \async_dout[6]_i_1_n_0 ;
  wire \async_dout[7]_i_1_n_0 ;
  wire \async_dout[8]_i_1_n_0 ;
  wire \async_dout[9]_i_1_n_0 ;
  wire async_rw_i_1_n_0;
  wire async_rw_i_2_n_0;
  wire async_rw_reg_0;
  wire async_rw_reg_1;
  wire async_rw_reg_2;
  wire async_uds_n;
  wire async_uds_n_i_1_n_0;
  wire \axi_addr_reg_n_0_[0] ;
  wire \axi_addr_reg_n_0_[10] ;
  wire \axi_addr_reg_n_0_[11] ;
  wire \axi_addr_reg_n_0_[12] ;
  wire \axi_addr_reg_n_0_[13] ;
  wire \axi_addr_reg_n_0_[14] ;
  wire \axi_addr_reg_n_0_[1] ;
  wire \axi_addr_reg_n_0_[2] ;
  wire \axi_addr_reg_n_0_[3] ;
  wire \axi_addr_reg_n_0_[4] ;
  wire \axi_addr_reg_n_0_[5] ;
  wire \axi_addr_reg_n_0_[6] ;
  wire \axi_addr_reg_n_0_[7] ;
  wire \axi_addr_reg_n_0_[8] ;
  wire \axi_addr_reg_n_0_[9] ;
  wire [1:0]axi_command;
  wire \axi_command[31]_i_1_n_0 ;
  wire [31:26]axi_command__0;
  wire [15:0]axi_dout;
  wire [4:1]bridge_fsm_state;
  wire charramu_en;
  wire [10:0]colorram_addr;
  wire [14:0]colorram_dout;
  wire [15:0]cpu_din;
  wire dtack0_n;
  wire dtack0_n_i_1_n_0;
  wire dtack1_n__0;
  wire dtack1_n_i_1_n_0;
  wire dtack2_n__0;
  wire dtack2_n_reg_0;
  wire [0:0]\horizontal_counter_reg[1] ;
  wire \horizontal_counter_reg[6] ;
  wire \horizontal_counter_reg[7] ;
  wire [14:0]i_AXI_CPU_ADDR;
  wire [31:0]i_AXI_CPU_COMMAND;
  wire [15:0]i_AXI_CPU_DOUT;
  wire i_EMU_MCLK;
  wire i_MRST_n;
  wire o_AXI_CPU_BUSY;
  wire [15:0]o_AXI_CPU_DIN;
  wire o_DOUT0;
  wire [14:0]\rgblatch_reg[14]_0 ;
  wire \vertical_counter_reg[0] ;
  wire \vertical_counter_reg[1] ;
  wire \vertical_counter_reg[2] ;
  wire \vertical_counter_reg[3] ;

  termprj_top_gfx_top_0_0_SRAM COLORRAM_HIGH
       (.ADDRARDADDR(colorram_addr),
        .CPU_DOUT(CPU_DOUT[15:8]),
        .D(colorram_dout[14:8]),
        .RAM_reg_0(cpu_din[15:8]),
        .WEA(COLORRAM_LOW_n_8),
        .\async_din_reg[10] (\async_din[10]_i_2_n_0 ),
        .\async_din_reg[10]_0 (\async_din[10]_i_3_n_0 ),
        .\async_din_reg[11] (\async_din[11]_i_2_n_0 ),
        .\async_din_reg[11]_0 (\async_din[11]_i_3_n_0 ),
        .\async_din_reg[12] (\async_din[12]_i_2_n_0 ),
        .\async_din_reg[12]_0 (\async_din[12]_i_3_n_0 ),
        .\async_din_reg[13] (\async_din[13]_i_2_n_0 ),
        .\async_din_reg[13]_0 (\async_din[13]_i_3_n_0 ),
        .\async_din_reg[14] (\async_din[14]_i_2_n_0 ),
        .\async_din_reg[14]_0 (\async_din[14]_i_3_n_0 ),
        .\async_din_reg[15] (\async_din[15]_i_4_n_0 ),
        .\async_din_reg[15]_0 (\async_din[15]_i_5_n_0 ),
        .\async_din_reg[15]_1 (\async_din[15]_i_6_n_0 ),
        .\async_din_reg[8] (\async_din[8]_i_2_n_0 ),
        .\async_din_reg[8]_0 (\async_din[8]_i_3_n_0 ),
        .\async_din_reg[9] (\async_din[9]_i_2_n_0 ),
        .\async_din_reg[9]_0 (\async_din[9]_i_3_n_0 ),
        .i_EMU_MCLK(i_EMU_MCLK));
  termprj_top_gfx_top_0_0_SRAM__parameterized0 COLORRAM_LOW
       (.ADDRARDADDR(colorram_addr),
        .CPU_DOUT(CPU_DOUT[7:0]),
        .CPU_RW(CPU_RW),
        .D(colorram_dout[7:0]),
        .RAM_reg_0(cpu_din[7:0]),
        .RAM_reg_1(RAM_reg_0),
        .RAM_reg_2(\async_cs_n_reg_n_0_[0] ),
        .RAM_reg_3(\async_addr_reg[11]_0 [10:0]),
        .RAM_reg_4(CPU_LDS_n),
        .WEA(COLORRAM_LOW_n_8),
        .\async_din_reg[0] (\async_din[15]_i_4_n_0 ),
        .\async_din_reg[0]_0 (\async_din_reg[0]_0 ),
        .\async_din_reg[1] (\async_din_reg[1]_0 ),
        .\async_din_reg[2] (\async_din_reg[2]_0 ),
        .\async_din_reg[3] (\async_din_reg[3]_0 ),
        .\async_din_reg[4] (\async_din_reg[4]_0 ),
        .\async_din_reg[5] (\async_din[5]_i_2_n_0 ),
        .\async_din_reg[6] (\async_din_reg[6]_0 ),
        .\async_din_reg[7] (\async_din[7]_i_2_n_0 ),
        .i_EMU_MCLK(i_EMU_MCLK));
  LUT6 #(
    .INIT(64'h55D555D5FFFF0000)) 
    \FSM_sequential_bridge_fsm_state[0]_i_1 
       (.I0(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(\FSM_sequential_bridge_fsm_state[4]_i_4_n_0 ),
        .I4(\FSM_sequential_bridge_fsm_state[0]_i_2_n_0 ),
        .I5(bridge_fsm_state[4]),
        .O(\FSM_sequential_bridge_fsm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF6FFFF)) 
    \FSM_sequential_bridge_fsm_state[0]_i_2 
       (.I0(axi_command[1]),
        .I1(axi_command[0]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(bridge_fsm_state[1]),
        .I5(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\FSM_sequential_bridge_fsm_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF01)) 
    \FSM_sequential_bridge_fsm_state[1]_i_1 
       (.I0(\FSM_sequential_bridge_fsm_state[1]_i_2_n_0 ),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[3]),
        .I3(\FSM_sequential_bridge_fsm_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA0000FFFF00CFFF)) 
    \FSM_sequential_bridge_fsm_state[1]_i_2 
       (.I0(\FSM_sequential_bridge_fsm_state[2]_i_2_n_0 ),
        .I1(axi_command[1]),
        .I2(axi_command[0]),
        .I3(bridge_fsm_state[1]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(bridge_fsm_state[2]),
        .O(\FSM_sequential_bridge_fsm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF0F0F5D2F0D0D)) 
    \FSM_sequential_bridge_fsm_state[1]_i_3 
       (.I0(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I1(\FSM_sequential_bridge_fsm_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_bridge_fsm_state[1]_i_4_n_0 ),
        .I3(bridge_fsm_state[1]),
        .I4(\FSM_sequential_bridge_fsm_state[1]_i_5_n_0 ),
        .I5(bridge_fsm_state[2]),
        .O(\FSM_sequential_bridge_fsm_state[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF57)) 
    \FSM_sequential_bridge_fsm_state[1]_i_4 
       (.I0(bridge_fsm_state[4]),
        .I1(bridge_fsm_state[1]),
        .I2(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I3(\FSM_sequential_bridge_fsm_state[4]_i_9_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_bridge_fsm_state[1]_i_5 
       (.I0(bridge_fsm_state[3]),
        .I1(bridge_fsm_state[4]),
        .O(\FSM_sequential_bridge_fsm_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F00020)) 
    \FSM_sequential_bridge_fsm_state[2]_i_1 
       (.I0(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I1(\FSM_sequential_bridge_fsm_state[2]_i_2_n_0 ),
        .I2(bridge_fsm_state[4]),
        .I3(\FSM_sequential_bridge_fsm_state[4]_i_9_n_0 ),
        .I4(bridge_fsm_state[2]),
        .I5(\FSM_sequential_bridge_fsm_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \FSM_sequential_bridge_fsm_state[2]_i_2 
       (.I0(\FSM_sequential_bridge_fsm_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_bridge_fsm_state[2]_i_5_n_0 ),
        .I2(VCS2_n),
        .I3(\FSM_sequential_bridge_fsm_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000001FF1F1F1)) 
    \FSM_sequential_bridge_fsm_state[2]_i_3 
       (.I0(\FSM_sequential_bridge_fsm_state[3]_i_2_n_0 ),
        .I1(bridge_fsm_state[3]),
        .I2(bridge_fsm_state[2]),
        .I3(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I4(bridge_fsm_state[1]),
        .I5(bridge_fsm_state[4]),
        .O(\FSM_sequential_bridge_fsm_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF5F5FFFBFFFFFFF)) 
    \FSM_sequential_bridge_fsm_state[2]_i_4 
       (.I0(VCS1_n),
        .I1(dtack2_n__0),
        .I2(CHACS_n),
        .I3(OBJRAM_n),
        .I4(VZCS_n),
        .I5(dtack1_n__0),
        .O(\FSM_sequential_bridge_fsm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAC0A000A000A000A)) 
    \FSM_sequential_bridge_fsm_state[2]_i_5 
       (.I0(dtack0_n),
        .I1(dtack2_n__0),
        .I2(CHACS_n),
        .I3(OBJRAM_n),
        .I4(VCS1_n),
        .I5(VZCS_n),
        .O(\FSM_sequential_bridge_fsm_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0B3F3FFF08000000)) 
    \FSM_sequential_bridge_fsm_state[2]_i_6 
       (.I0(dtack2_n__0),
        .I1(\FSM_sequential_bridge_fsm_state[2]_i_7_n_0 ),
        .I2(VCS2_n),
        .I3(VZCS_n),
        .I4(VCS1_n),
        .I5(dtack0_n),
        .O(\FSM_sequential_bridge_fsm_state[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_bridge_fsm_state[2]_i_7 
       (.I0(CHACS_n),
        .I1(OBJRAM_n),
        .O(\FSM_sequential_bridge_fsm_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1545154540004505)) 
    \FSM_sequential_bridge_fsm_state[3]_i_1 
       (.I0(bridge_fsm_state[4]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I4(\FSM_sequential_bridge_fsm_state[3]_i_2_n_0 ),
        .I5(bridge_fsm_state[3]),
        .O(\FSM_sequential_bridge_fsm_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \FSM_sequential_bridge_fsm_state[3]_i_2 
       (.I0(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I1(bridge_fsm_state[1]),
        .I2(axi_command[0]),
        .I3(axi_command[1]),
        .O(\FSM_sequential_bridge_fsm_state[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_bridge_fsm_state[4]_i_1 
       (.I0(i_MRST_n),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_bridge_fsm_state[4]_i_10 
       (.I0(i_AXI_CPU_COMMAND[16]),
        .I1(i_AXI_CPU_COMMAND[26]),
        .I2(i_AXI_CPU_COMMAND[31]),
        .I3(i_AXI_CPU_COMMAND[12]),
        .I4(\FSM_sequential_bridge_fsm_state[4]_i_15_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_bridge_fsm_state[4]_i_11 
       (.I0(i_AXI_CPU_COMMAND[18]),
        .I1(i_AXI_CPU_COMMAND[15]),
        .I2(i_AXI_CPU_COMMAND[6]),
        .I3(i_AXI_CPU_COMMAND[10]),
        .I4(\FSM_sequential_bridge_fsm_state[4]_i_16_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_bridge_fsm_state[4]_i_12 
       (.I0(i_AXI_CPU_COMMAND[25]),
        .I1(i_AXI_CPU_COMMAND[29]),
        .I2(i_AXI_CPU_COMMAND[5]),
        .I3(i_AXI_CPU_COMMAND[3]),
        .I4(\FSM_sequential_bridge_fsm_state[4]_i_17_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_bridge_fsm_state[4]_i_13 
       (.I0(i_AXI_CPU_COMMAND[4]),
        .I1(i_AXI_CPU_COMMAND[2]),
        .I2(i_AXI_CPU_COMMAND[23]),
        .I3(i_AXI_CPU_COMMAND[13]),
        .I4(\FSM_sequential_bridge_fsm_state[4]_i_18_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_sequential_bridge_fsm_state[4]_i_14 
       (.I0(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(\async_addr_reg[0]_2 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_bridge_fsm_state[4]_i_15 
       (.I0(i_AXI_CPU_COMMAND[11]),
        .I1(i_AXI_CPU_COMMAND[21]),
        .I2(i_AXI_CPU_COMMAND[8]),
        .I3(i_AXI_CPU_COMMAND[22]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_bridge_fsm_state[4]_i_16 
       (.I0(i_AXI_CPU_COMMAND[14]),
        .I1(i_AXI_CPU_COMMAND[19]),
        .I2(i_AXI_CPU_COMMAND[0]),
        .I3(i_AXI_CPU_COMMAND[20]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_bridge_fsm_state[4]_i_17 
       (.I0(i_AXI_CPU_COMMAND[7]),
        .I1(i_AXI_CPU_COMMAND[30]),
        .I2(i_AXI_CPU_COMMAND[9]),
        .I3(i_AXI_CPU_COMMAND[17]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_bridge_fsm_state[4]_i_18 
       (.I0(i_AXI_CPU_COMMAND[1]),
        .I1(i_AXI_CPU_COMMAND[27]),
        .I2(i_AXI_CPU_COMMAND[28]),
        .I3(i_AXI_CPU_COMMAND[24]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \FSM_sequential_bridge_fsm_state[4]_i_2 
       (.I0(\FSM_sequential_bridge_fsm_state[4]_i_4_n_0 ),
        .I1(\FSM_sequential_bridge_fsm_state[4]_i_5_n_0 ),
        .I2(\FSM_sequential_bridge_fsm_state[4]_i_6_n_0 ),
        .I3(\FSM_sequential_bridge_fsm_state[4]_i_7_n_0 ),
        .I4(\FSM_sequential_bridge_fsm_state[4]_i_8_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7222222222227222)) 
    \FSM_sequential_bridge_fsm_state[4]_i_3 
       (.I0(bridge_fsm_state[4]),
        .I1(\FSM_sequential_bridge_fsm_state[4]_i_9_n_0 ),
        .I2(bridge_fsm_state[3]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(bridge_fsm_state[1]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_bridge_fsm_state[4]_i_4 
       (.I0(\FSM_sequential_bridge_fsm_state[4]_i_10_n_0 ),
        .I1(\FSM_sequential_bridge_fsm_state[4]_i_11_n_0 ),
        .I2(\FSM_sequential_bridge_fsm_state[4]_i_12_n_0 ),
        .I3(\FSM_sequential_bridge_fsm_state[4]_i_13_n_0 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_bridge_fsm_state[4]_i_5 
       (.I0(bridge_fsm_state[1]),
        .I1(bridge_fsm_state[2]),
        .I2(bridge_fsm_state[3]),
        .I3(bridge_fsm_state[4]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000005050000000C)) 
    \FSM_sequential_bridge_fsm_state[4]_i_6 
       (.I0(\async_addr_reg[0]_3 [0]),
        .I1(bridge_fsm_state[3]),
        .I2(bridge_fsm_state[4]),
        .I3(\async_addr_reg[0]_3 [1]),
        .I4(\async_addr_reg[0]_2 ),
        .I5(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h81FF81FF81FFFFFF)) 
    \FSM_sequential_bridge_fsm_state[4]_i_7 
       (.I0(bridge_fsm_state[4]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I4(\async_addr_reg[0]_2 ),
        .I5(\async_addr_reg[0]_3 [0]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \FSM_sequential_bridge_fsm_state[4]_i_8 
       (.I0(\FSM_sequential_bridge_fsm_state[4]_i_14_n_0 ),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[2]),
        .I3(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I4(bridge_fsm_state[1]),
        .I5(bridge_fsm_state[3]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_bridge_fsm_state[4]_i_9 
       (.I0(\FSM_sequential_bridge_fsm_state[4]_i_4_n_0 ),
        .I1(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .O(\FSM_sequential_bridge_fsm_state[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011" *) 
  FDRE \FSM_sequential_bridge_fsm_state_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\FSM_sequential_bridge_fsm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bridge_fsm_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011" *) 
  FDRE \FSM_sequential_bridge_fsm_state_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\FSM_sequential_bridge_fsm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bridge_fsm_state[1]_i_1_n_0 ),
        .Q(bridge_fsm_state[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011" *) 
  FDRE \FSM_sequential_bridge_fsm_state_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\FSM_sequential_bridge_fsm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bridge_fsm_state[2]_i_1_n_0 ),
        .Q(bridge_fsm_state[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011" *) 
  FDRE \FSM_sequential_bridge_fsm_state_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\FSM_sequential_bridge_fsm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bridge_fsm_state[3]_i_1_n_0 ),
        .Q(bridge_fsm_state[3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "READ_W1:01001,READ_W0:01000,WRITE_S3:10000,WRITE_S2:01111,DONE_S0:10111,WRITE_S1:01110,OPSTART_S1:00010,WRITE_S0:01101,WRITE_W1:10011,WRITE_S7:10110,OPSTART_S0:00001,WRITE_S6:10101,READ_S7:01100,STANDBY_S0:00000,WRITE_W0:10010,READ_S6:01011,READ_S3:00110,WRITE_S5:10100,READ_S2:00101,WRITE_S4:10001,READ_S5:01010,READ_S4:00111,READ_S1:00100,READ_S0:00011" *) 
  FDRE \FSM_sequential_bridge_fsm_state_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\FSM_sequential_bridge_fsm_state[4]_i_2_n_0 ),
        .D(\FSM_sequential_bridge_fsm_state[4]_i_3_n_0 ),
        .Q(bridge_fsm_state[4]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000100)) 
    RAM_reg_0_i_1
       (.I0(CPU_RW),
        .I1(Q[1]),
        .I2(CHACS_n),
        .I3(\async_addr_reg[11]_0 [0]),
        .I4(charramu_en),
        .O(async_rw_reg_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    RAM_reg_0_i_1__0
       (.I0(CPU_RW),
        .I1(\async_addr_reg[11]_0 [0]),
        .I2(Q[1]),
        .I3(CHACS_n),
        .I4(charramu_en),
        .O(async_rw_reg_1));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    RAM_reg_0_i_2
       (.I0(\async_addr_reg[11]_0 [0]),
        .I1(CHACS_n),
        .I2(Q[1]),
        .I3(CPU_RW),
        .I4(RAM_reg_1),
        .O(o_DOUT0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    RAM_reg_0_i_2__0
       (.I0(CHACS_n),
        .I1(Q[1]),
        .I2(\async_addr_reg[11]_0 [0]),
        .I3(CPU_RW),
        .I4(RAM_reg_1_0),
        .O(\async_cs_n_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    RAM_reg_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(CPU_LDS_n),
        .I3(CPU_RW),
        .I4(VCS1_n),
        .O(\horizontal_counter_reg[1] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    RAM_reg_i_1__1
       (.I0(VCS2_n),
        .I1(CPU_RW),
        .I2(CPU_LDS_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(WEA));
  LUT5 #(
    .INIT(32'h00000040)) 
    RAM_reg_i_1__3
       (.I0(OBJRAM_n),
        .I1(TIMING_F),
        .I2(RAM_reg),
        .I3(CPU_RW),
        .I4(CPU_LDS_n),
        .O(\async_cs_n_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    RAM_reg_i_1__4
       (.I0(VZCS_n),
        .I1(TIMING_F),
        .I2(RAM_reg),
        .I3(CPU_RW),
        .I4(CPU_LDS_n),
        .O(\async_cs_n_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[1]_rep_i_2 
       (.I0(Q[2]),
        .I1(CHACS_n),
        .I2(\async_addr_reg[11]_0 [9]),
        .I3(CHAMPX2),
        .I4(\async_addr_reg[11]_0 [2]),
        .O(\horizontal_counter_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[2]_rep_i_2 
       (.I0(Q[3]),
        .I1(CHACS_n),
        .I2(\async_addr_reg[11]_0 [10]),
        .I3(CHAMPX2),
        .I4(\async_addr_reg[11]_0 [3]),
        .O(\horizontal_counter_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[3]_rep_i_2 
       (.I0(\ROW_ADDR_reg[6]_rep [0]),
        .I1(CHACS_n),
        .I2(\async_addr_reg[11]_0 [11]),
        .I3(CHAMPX2),
        .I4(\async_addr_reg[11]_0 [4]),
        .O(\vertical_counter_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[4]_rep_i_2 
       (.I0(\ROW_ADDR_reg[6]_rep [1]),
        .I1(CHACS_n),
        .I2(CPU_ADDR[12]),
        .I3(CHAMPX2),
        .I4(\async_addr_reg[11]_0 [5]),
        .O(\vertical_counter_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[5]_rep_i_2 
       (.I0(\ROW_ADDR_reg[6]_rep [2]),
        .I1(CHACS_n),
        .I2(CPU_ADDR[13]),
        .I3(CHAMPX2),
        .I4(\async_addr_reg[11]_0 [6]),
        .O(\vertical_counter_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[6]_rep_i_2 
       (.I0(\ROW_ADDR_reg[6]_rep [3]),
        .I1(CHACS_n),
        .I2(CPU_ADDR[14]),
        .I3(CHAMPX2),
        .I4(\async_addr_reg[11]_0 [7]),
        .O(\vertical_counter_reg[3] ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[0]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[0] ),
        .O(\async_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[10]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[10] ),
        .O(\async_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[11]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[11] ),
        .O(\async_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[12]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[12] ),
        .O(\async_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[13]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[13] ),
        .O(\async_addr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \async_addr[14]_i_1 
       (.I0(bridge_fsm_state[4]),
        .I1(bridge_fsm_state[2]),
        .I2(bridge_fsm_state[3]),
        .I3(bridge_fsm_state[1]),
        .O(\async_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000B0030300000F)) 
    \async_addr[14]_i_2 
       (.I0(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I1(async_rw_reg_2),
        .I2(bridge_fsm_state[4]),
        .I3(bridge_fsm_state[2]),
        .I4(bridge_fsm_state[3]),
        .I5(bridge_fsm_state[1]),
        .O(\async_addr[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[14]_i_3 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[14] ),
        .O(\async_addr[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[1]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[1] ),
        .O(\async_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[2]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[2] ),
        .O(\async_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[3]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[3] ),
        .O(\async_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[4]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[4] ),
        .O(\async_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[5]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[5] ),
        .O(\async_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[6]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[6] ),
        .O(\async_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[7]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[7] ),
        .O(\async_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[8]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[8] ),
        .O(\async_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFEEEE0000EEEE)) 
    \async_addr[9]_i_1 
       (.I0(\async_addr_reg[0]_2 ),
        .I1(\async_addr_reg[0]_3 [1]),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(\axi_addr_reg_n_0_[9] ),
        .O(\async_addr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[0]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [0]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[10]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [10]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[11]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [11]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[12]_i_1_n_0 ),
        .Q(CPU_ADDR[12]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[13]_i_1_n_0 ),
        .Q(CPU_ADDR[13]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[14]_i_3_n_0 ),
        .Q(CPU_ADDR[14]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[1]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [1]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[2]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [2]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[3]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [3]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[4]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [4]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[5]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [5]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[6]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [6]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[7]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [7]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[8]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [8]),
        .R(\async_addr[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \async_addr_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\async_addr[14]_i_2_n_0 ),
        .D(\async_addr[9]_i_1_n_0 ),
        .Q(\async_addr_reg[11]_0 [9]),
        .R(\async_addr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    async_busy_i_1
       (.I0(async_busy_i_2_n_0),
        .I1(async_busy_i_3_n_0),
        .I2(o_AXI_CPU_BUSY),
        .O(async_busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h1555FFFE)) 
    async_busy_i_2
       (.I0(bridge_fsm_state[3]),
        .I1(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[2]),
        .I4(bridge_fsm_state[4]),
        .O(async_busy_i_2_n_0));
  LUT6 #(
    .INIT(64'h080F01FF000F01FF)) 
    async_busy_i_3
       (.I0(bridge_fsm_state[1]),
        .I1(bridge_fsm_state[2]),
        .I2(bridge_fsm_state[3]),
        .I3(async_rw_reg_2),
        .I4(bridge_fsm_state[4]),
        .I5(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(async_busy_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    async_busy_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(async_busy_i_1_n_0),
        .Q(o_AXI_CPU_BUSY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h47677777)) 
    \async_cs_n[0]_i_1 
       (.I0(bridge_fsm_state[3]),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .I4(axi_command__0[26]),
        .O(\async_cs_n[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h47677777)) 
    \async_cs_n[1]_i_1 
       (.I0(bridge_fsm_state[3]),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .I4(axi_command__0[27]),
        .O(\async_cs_n[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h47677777)) 
    \async_cs_n[2]_i_1 
       (.I0(bridge_fsm_state[3]),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .I4(axi_command__0[28]),
        .O(\async_cs_n[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h47677777)) 
    \async_cs_n[3]_i_1 
       (.I0(bridge_fsm_state[3]),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .I4(axi_command__0[29]),
        .O(\async_cs_n[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h47677777)) 
    \async_cs_n[4]_i_1 
       (.I0(bridge_fsm_state[3]),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .I4(axi_command__0[30]),
        .O(\async_cs_n[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h47677777)) 
    \async_cs_n[5]_i_2 
       (.I0(bridge_fsm_state[3]),
        .I1(bridge_fsm_state[4]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .I4(axi_command__0[31]),
        .O(\async_cs_n[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000AE0F)) 
    \async_cs_n[5]_i_3 
       (.I0(\async_din_reg[0]_1 ),
        .I1(\async_cs_n_reg[0]_3 ),
        .I2(bridge_fsm_state[3]),
        .I3(bridge_fsm_state[1]),
        .I4(bridge_fsm_state[4]),
        .O(\async_cs_n[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h542B440850234000)) 
    \async_cs_n[5]_i_4 
       (.I0(bridge_fsm_state[3]),
        .I1(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I2(bridge_fsm_state[1]),
        .I3(bridge_fsm_state[4]),
        .I4(\async_cs_n_reg[0]_1 ),
        .I5(\async_cs_n_reg[0]_2 ),
        .O(\async_cs_n[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \async_cs_n_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\async_cs_n_reg[5]_i_1_n_0 ),
        .D(\async_cs_n[0]_i_1_n_0 ),
        .Q(\async_cs_n_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_cs_n_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\async_cs_n_reg[5]_i_1_n_0 ),
        .D(\async_cs_n[1]_i_1_n_0 ),
        .Q(OBJRAM_n),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_cs_n_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\async_cs_n_reg[5]_i_1_n_0 ),
        .D(\async_cs_n[2]_i_1_n_0 ),
        .Q(CHACS_n),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_cs_n_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\async_cs_n_reg[5]_i_1_n_0 ),
        .D(\async_cs_n[3]_i_1_n_0 ),
        .Q(VCS2_n),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_cs_n_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\async_cs_n_reg[5]_i_1_n_0 ),
        .D(\async_cs_n[4]_i_1_n_0 ),
        .Q(VCS1_n),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_cs_n_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\async_cs_n_reg[5]_i_1_n_0 ),
        .D(\async_cs_n[5]_i_2_n_0 ),
        .Q(VZCS_n),
        .R(1'b0));
  MUXF7 \async_cs_n_reg[5]_i_1 
       (.I0(\async_cs_n[5]_i_3_n_0 ),
        .I1(\async_cs_n[5]_i_4_n_0 ),
        .O(\async_cs_n_reg[5]_i_1_n_0 ),
        .S(bridge_fsm_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[10]_i_2 
       (.I0(D[4]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[10]_i_3 
       (.I0(D[12]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[2]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[11]_i_2 
       (.I0(D[5]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[11]_i_3 
       (.I0(D[13]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[3]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[12]_i_2 
       (.I0(D[6]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[12]_i_3 
       (.I0(D[14]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[4]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[13]_i_2 
       (.I0(D[7]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[13]_i_3 
       (.I0(D[15]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[5]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[14]_i_2 
       (.I0(D[8]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[14]_i_3 
       (.I0(D[16]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[6]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \async_din[15]_i_1 
       (.I0(\async_din_reg[0]_1 ),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[3]),
        .I3(bridge_fsm_state[2]),
        .I4(bridge_fsm_state[4]),
        .O(async_din));
  LUT6 #(
    .INIT(64'h8000000048804880)) 
    \async_din[15]_i_10 
       (.I0(OBJRAM_n),
        .I1(VCS2_n),
        .I2(VCS1_n),
        .I3(VZCS_n),
        .I4(\async_addr_reg[11]_0 [0]),
        .I5(\async_din[0]_i_3 ),
        .O(\async_cs_n_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \async_din[15]_i_4 
       (.I0(\async_cs_n_reg_n_0_[0] ),
        .I1(VZCS_n),
        .I2(VCS1_n),
        .I3(VCS2_n),
        .I4(CHACS_n),
        .I5(OBJRAM_n),
        .O(\async_din[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[15]_i_5 
       (.I0(D[9]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[15]_i_6 
       (.I0(D[17]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[7]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000C0C000)) 
    \async_din[15]_i_7 
       (.I0(\async_addr_reg[11]_0 [0]),
        .I1(VZCS_n),
        .I2(VCS2_n),
        .I3(OBJRAM_n),
        .I4(VCS1_n),
        .I5(\async_din[0]_i_3 ),
        .O(\async_addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8000400000004000)) 
    \async_din[15]_i_8 
       (.I0(OBJRAM_n),
        .I1(VZCS_n),
        .I2(VCS1_n),
        .I3(VCS2_n),
        .I4(\async_din[0]_i_3 ),
        .I5(\async_addr_reg[11]_0 [0]),
        .O(\async_cs_n_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \async_din[15]_i_9 
       (.I0(\async_cs_n_reg_n_0_[0] ),
        .I1(VZCS_n),
        .I2(VCS1_n),
        .I3(VCS2_n),
        .I4(CHACS_n),
        .I5(OBJRAM_n),
        .O(\async_cs_n_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00020A02A002AA02)) 
    \async_din[5]_i_2 
       (.I0(\async_cs_n_reg[0]_0 ),
        .I1(\async_din_reg[5]_0 ),
        .I2(\async_addr_reg[0]_1 ),
        .I3(\async_cs_n_reg[1]_0 ),
        .I4(\async_din_reg[7]_0 [0]),
        .I5(D[0]),
        .O(\async_din[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00020A02A002AA02)) 
    \async_din[7]_i_2 
       (.I0(\async_cs_n_reg[0]_0 ),
        .I1(\async_din_reg[7]_1 ),
        .I2(\async_addr_reg[0]_1 ),
        .I3(\async_cs_n_reg[1]_0 ),
        .I4(\async_din_reg[7]_0 [1]),
        .I5(D[1]),
        .O(\async_din[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFC33F3FFF)) 
    \async_din[7]_i_4 
       (.I0(\async_addr_reg[11]_0 [0]),
        .I1(VZCS_n),
        .I2(VCS2_n),
        .I3(OBJRAM_n),
        .I4(VCS1_n),
        .I5(\async_din[0]_i_3 ),
        .O(\async_addr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[8]_i_2 
       (.I0(D[2]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[8]_i_3 
       (.I0(D[10]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[0]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    \async_din[9]_i_2 
       (.I0(D[3]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_0 ),
        .I3(\async_cs_n_reg[0]_0 ),
        .O(\async_din[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04C4)) 
    \async_din[9]_i_3 
       (.I0(D[11]),
        .I1(\async_addr_reg[0]_0 ),
        .I2(\async_cs_n_reg[1]_2 ),
        .I3(DOBDO[1]),
        .I4(\async_cs_n_reg[1]_0 ),
        .O(\async_din[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[0]),
        .Q(o_AXI_CPU_DIN[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[10]),
        .Q(o_AXI_CPU_DIN[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[11]),
        .Q(o_AXI_CPU_DIN[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[12]),
        .Q(o_AXI_CPU_DIN[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[13]),
        .Q(o_AXI_CPU_DIN[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[14]),
        .Q(o_AXI_CPU_DIN[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[15] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[15]),
        .Q(o_AXI_CPU_DIN[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[1]),
        .Q(o_AXI_CPU_DIN[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[2]),
        .Q(o_AXI_CPU_DIN[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[3]),
        .Q(o_AXI_CPU_DIN[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[4]),
        .Q(o_AXI_CPU_DIN[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[5]),
        .Q(o_AXI_CPU_DIN[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[6]),
        .Q(o_AXI_CPU_DIN[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[7]),
        .Q(o_AXI_CPU_DIN[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[8]),
        .Q(o_AXI_CPU_DIN[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_din_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(async_din),
        .D(cpu_din[9]),
        .Q(o_AXI_CPU_DIN[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[0]_i_1 
       (.I0(axi_dout[0]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[10]_i_1 
       (.I0(axi_dout[10]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[11]_i_1 
       (.I0(axi_dout[11]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[12]_i_1 
       (.I0(axi_dout[12]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[13]_i_1 
       (.I0(axi_dout[13]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[14]_i_1 
       (.I0(axi_dout[14]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h03B303030303030F)) 
    \async_dout[15]_i_1 
       (.I0(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I1(async_rw_reg_2),
        .I2(bridge_fsm_state[4]),
        .I3(bridge_fsm_state[3]),
        .I4(bridge_fsm_state[1]),
        .I5(bridge_fsm_state[2]),
        .O(\async_dout[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[15]_i_2 
       (.I0(axi_dout[15]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[1]_i_1 
       (.I0(axi_dout[1]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[2]_i_1 
       (.I0(axi_dout[2]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[3]_i_1 
       (.I0(axi_dout[3]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[4]_i_1 
       (.I0(axi_dout[4]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[5]_i_1 
       (.I0(axi_dout[5]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[6]_i_1 
       (.I0(axi_dout[6]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[7]_i_1 
       (.I0(axi_dout[7]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[8]_i_1 
       (.I0(axi_dout[8]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \async_dout[9]_i_1 
       (.I0(axi_dout[9]),
        .I1(bridge_fsm_state[1]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[3]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\async_dout[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[0]_i_1_n_0 ),
        .Q(CPU_DOUT[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[10]_i_1_n_0 ),
        .Q(CPU_DOUT[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[11]_i_1_n_0 ),
        .Q(CPU_DOUT[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[12]_i_1_n_0 ),
        .Q(CPU_DOUT[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[13]_i_1_n_0 ),
        .Q(CPU_DOUT[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[14]_i_1_n_0 ),
        .Q(CPU_DOUT[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[15] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[15]_i_2_n_0 ),
        .Q(CPU_DOUT[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[1]_i_1_n_0 ),
        .Q(CPU_DOUT[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[2]_i_1_n_0 ),
        .Q(CPU_DOUT[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[3]_i_1_n_0 ),
        .Q(CPU_DOUT[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[4]_i_1_n_0 ),
        .Q(CPU_DOUT[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[5]_i_1_n_0 ),
        .Q(CPU_DOUT[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[6]_i_1_n_0 ),
        .Q(CPU_DOUT[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[7]_i_1_n_0 ),
        .Q(CPU_DOUT[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[8]_i_1_n_0 ),
        .Q(CPU_DOUT[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \async_dout_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\async_dout[15]_i_1_n_0 ),
        .D(\async_dout[9]_i_1_n_0 ),
        .Q(CPU_DOUT[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0EBFFFFF0EBF0000)) 
    async_rw_i_1
       (.I0(async_rw_reg_2),
        .I1(async_rw_i_2_n_0),
        .I2(bridge_fsm_state[3]),
        .I3(bridge_fsm_state[4]),
        .I4(async_busy_i_3_n_0),
        .I5(CPU_RW),
        .O(async_rw_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    async_rw_i_2
       (.I0(bridge_fsm_state[2]),
        .I1(bridge_fsm_state[1]),
        .O(async_rw_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    async_rw_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(async_rw_i_1_n_0),
        .Q(CPU_RW),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    async_uds_n_i_1
       (.I0(async_uds_n),
        .I1(async_busy_i_3_n_0),
        .I2(CPU_LDS_n),
        .O(async_uds_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h3E3E3E2F2F2B2B2B)) 
    async_uds_n_i_2
       (.I0(async_rw_reg_2),
        .I1(bridge_fsm_state[3]),
        .I2(bridge_fsm_state[4]),
        .I3(bridge_fsm_state[1]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .I5(bridge_fsm_state[2]),
        .O(async_uds_n));
  FDRE #(
    .INIT(1'b1)) 
    async_uds_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(async_uds_n_i_1_n_0),
        .Q(CPU_LDS_n),
        .R(1'b0));
  FDRE \axi_addr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[0]),
        .Q(\axi_addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axi_addr_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[10]),
        .Q(\axi_addr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \axi_addr_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[11]),
        .Q(\axi_addr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \axi_addr_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[12]),
        .Q(\axi_addr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \axi_addr_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[13]),
        .Q(\axi_addr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \axi_addr_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[14]),
        .Q(\axi_addr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \axi_addr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[1]),
        .Q(\axi_addr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axi_addr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[2]),
        .Q(\axi_addr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axi_addr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[3]),
        .Q(\axi_addr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axi_addr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[4]),
        .Q(\axi_addr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axi_addr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[5]),
        .Q(\axi_addr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axi_addr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[6]),
        .Q(\axi_addr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axi_addr_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[7]),
        .Q(\axi_addr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \axi_addr_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[8]),
        .Q(\axi_addr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \axi_addr_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_ADDR[9]),
        .Q(\axi_addr_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \axi_command[31]_i_1 
       (.I0(bridge_fsm_state[4]),
        .I1(bridge_fsm_state[3]),
        .I2(bridge_fsm_state[2]),
        .I3(bridge_fsm_state[1]),
        .I4(\FSM_sequential_bridge_fsm_state_reg[0]_0 ),
        .O(\axi_command[31]_i_1_n_0 ));
  FDRE \axi_command_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[0]),
        .Q(axi_command[0]),
        .R(1'b0));
  FDRE \axi_command_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[1]),
        .Q(axi_command[1]),
        .R(1'b0));
  FDRE \axi_command_reg[26] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[26]),
        .Q(axi_command__0[26]),
        .R(1'b0));
  FDRE \axi_command_reg[27] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[27]),
        .Q(axi_command__0[27]),
        .R(1'b0));
  FDRE \axi_command_reg[28] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[28]),
        .Q(axi_command__0[28]),
        .R(1'b0));
  FDRE \axi_command_reg[29] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[29]),
        .Q(axi_command__0[29]),
        .R(1'b0));
  FDRE \axi_command_reg[30] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[30]),
        .Q(axi_command__0[30]),
        .R(1'b0));
  FDRE \axi_command_reg[31] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_COMMAND[31]),
        .Q(axi_command__0[31]),
        .R(1'b0));
  FDRE \axi_dout_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[0]),
        .Q(axi_dout[0]),
        .R(1'b0));
  FDRE \axi_dout_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[10]),
        .Q(axi_dout[10]),
        .R(1'b0));
  FDRE \axi_dout_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[11]),
        .Q(axi_dout[11]),
        .R(1'b0));
  FDRE \axi_dout_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[12]),
        .Q(axi_dout[12]),
        .R(1'b0));
  FDRE \axi_dout_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[13]),
        .Q(axi_dout[13]),
        .R(1'b0));
  FDRE \axi_dout_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[14]),
        .Q(axi_dout[14]),
        .R(1'b0));
  FDRE \axi_dout_reg[15] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[15]),
        .Q(axi_dout[15]),
        .R(1'b0));
  FDRE \axi_dout_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[1]),
        .Q(axi_dout[1]),
        .R(1'b0));
  FDRE \axi_dout_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[2]),
        .Q(axi_dout[2]),
        .R(1'b0));
  FDRE \axi_dout_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[3]),
        .Q(axi_dout[3]),
        .R(1'b0));
  FDRE \axi_dout_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[4]),
        .Q(axi_dout[4]),
        .R(1'b0));
  FDRE \axi_dout_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[5]),
        .Q(axi_dout[5]),
        .R(1'b0));
  FDRE \axi_dout_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[6]),
        .Q(axi_dout[6]),
        .R(1'b0));
  FDRE \axi_dout_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[7]),
        .Q(axi_dout[7]),
        .R(1'b0));
  FDRE \axi_dout_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[8]),
        .Q(axi_dout[8]),
        .R(1'b0));
  FDRE \axi_dout_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\axi_command[31]_i_1_n_0 ),
        .D(i_AXI_CPU_DOUT[9]),
        .Q(axi_dout[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dtack0_n_i_1
       (.I0(CPU_LDS_n),
        .I1(B_PIXEL0),
        .I2(dtack0_n),
        .O(dtack0_n_i_1_n_0));
  FDPE dtack0_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(dtack0_n_i_1_n_0),
        .PRE(CPU_LDS_n),
        .Q(dtack0_n));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    dtack1_n_i_1
       (.I0(CPU_LDS_n),
        .I1(B_PIXEL0),
        .I2(Q[0]),
        .I3(dtack1_n__0),
        .O(dtack1_n_i_1_n_0));
  FDPE dtack1_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(dtack1_n_i_1_n_0),
        .PRE(CPU_LDS_n),
        .Q(dtack1_n__0));
  FDPE dtack2_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(dtack2_n_reg_0),
        .PRE(CPU_LDS_n),
        .Q(dtack2_n__0));
  FDRE \rgblatch_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[0]),
        .Q(\rgblatch_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \rgblatch_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[10]),
        .Q(\rgblatch_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \rgblatch_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[11]),
        .Q(\rgblatch_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \rgblatch_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[12]),
        .Q(\rgblatch_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \rgblatch_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[13]),
        .Q(\rgblatch_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \rgblatch_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[14]),
        .Q(\rgblatch_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \rgblatch_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[1]),
        .Q(\rgblatch_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \rgblatch_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[2]),
        .Q(\rgblatch_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \rgblatch_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[3]),
        .Q(\rgblatch_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \rgblatch_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[4]),
        .Q(\rgblatch_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \rgblatch_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[5]),
        .Q(\rgblatch_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \rgblatch_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[6]),
        .Q(\rgblatch_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \rgblatch_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[7]),
        .Q(\rgblatch_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \rgblatch_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[8]),
        .Q(\rgblatch_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \rgblatch_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(colorram_dout[9]),
        .Q(\rgblatch_reg[14]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gfx_hdmi" *) 
module termprj_top_gfx_top_0_0_gfx_hdmi
   (o_TMDS_p,
    o_TMDS_n,
    o_TMDSCLK_p,
    o_TMDSCLK_n,
    frame_parity_27m_reg_0,
    i_EMU_TMDSCLK,
    i_EMU_MCLK,
    i_DIN,
    WEA,
    RAM_reg_1_4,
    RAM_reg_0_4,
    RAM_reg_1_6,
    RAM_reg_1_5,
    RAM_reg_0_7,
    RAM_reg_0_11,
    RAM_reg_1_10,
    RAM_reg_1_13,
    RAM_reg_0_3,
    RAM_reg_0_1,
    RAM_reg_1_0,
    RAM_reg_0_8,
    RAM_reg_0_6,
    RAM_reg_1_5_0,
    RAM_reg_0_10,
    RAM_reg_0_14,
    RAM_reg_0_11_0,
    \sof_27m_dlyd_reg[0]_0 ,
    \fbwr_vcntr_reg[0]_0 ,
    \fbwr_vcntr_reg[7]_0 ,
    clear,
    p_7_in);
  output [2:0]o_TMDS_p;
  output [2:0]o_TMDS_n;
  output o_TMDSCLK_p;
  output o_TMDSCLK_n;
  output frame_parity_27m_reg_0;
  input i_EMU_TMDSCLK;
  input i_EMU_MCLK;
  input [14:0]i_DIN;
  input [1:0]WEA;
  input RAM_reg_1_4;
  input [0:0]RAM_reg_0_4;
  input [0:0]RAM_reg_1_6;
  input [0:0]RAM_reg_1_5;
  input [1:0]RAM_reg_0_7;
  input [1:0]RAM_reg_0_11;
  input [0:0]RAM_reg_1_10;
  input [0:0]RAM_reg_1_13;
  input [1:0]RAM_reg_0_3;
  input [0:0]RAM_reg_0_1;
  input [0:0]RAM_reg_1_0;
  input [1:0]RAM_reg_0_8;
  input [0:0]RAM_reg_0_6;
  input [0:0]RAM_reg_1_5_0;
  input [0:0]RAM_reg_0_10;
  input [1:0]RAM_reg_0_14;
  input [0:0]RAM_reg_0_11_0;
  input \sof_27m_dlyd_reg[0]_0 ;
  input \fbwr_vcntr_reg[0]_0 ;
  input \fbwr_vcntr_reg[7]_0 ;
  input clear;
  input p_7_in;

  wire [0:0]RAM_reg_0_1;
  wire [0:0]RAM_reg_0_10;
  wire [1:0]RAM_reg_0_11;
  wire [0:0]RAM_reg_0_11_0;
  wire [1:0]RAM_reg_0_14;
  wire [1:0]RAM_reg_0_3;
  wire [0:0]RAM_reg_0_4;
  wire [0:0]RAM_reg_0_6;
  wire [1:0]RAM_reg_0_7;
  wire [1:0]RAM_reg_0_8;
  wire [0:0]RAM_reg_1_0;
  wire [0:0]RAM_reg_1_10;
  wire [0:0]RAM_reg_1_13;
  wire RAM_reg_1_4;
  wire [0:0]RAM_reg_1_5;
  wire [0:0]RAM_reg_1_5_0;
  wire [0:0]RAM_reg_1_6;
  wire [1:0]WEA;
  wire clear;
  wire clk27mcen;
  wire clk27mcen0;
  wire [3:0]disparity_acc;
  wire [3:1]disparity_acc_new;
  wire [2:1]disparity_acc_new_0;
  wire [3:1]disparity_acc_new_1;
  wire encoder_b_n_0;
  wire encoder_b_n_1;
  wire encoder_b_n_10;
  wire encoder_b_n_11;
  wire encoder_b_n_12;
  wire encoder_b_n_13;
  wire encoder_b_n_14;
  wire encoder_b_n_15;
  wire encoder_b_n_16;
  wire encoder_b_n_17;
  wire encoder_b_n_2;
  wire encoder_b_n_3;
  wire encoder_b_n_4;
  wire encoder_b_n_5;
  wire encoder_b_n_6;
  wire encoder_b_n_7;
  wire encoder_b_n_8;
  wire encoder_b_n_9;
  wire encoder_g_n_0;
  wire encoder_g_n_1;
  wire encoder_g_n_10;
  wire encoder_g_n_11;
  wire encoder_g_n_12;
  wire encoder_g_n_13;
  wire encoder_g_n_2;
  wire encoder_g_n_3;
  wire encoder_g_n_4;
  wire encoder_g_n_5;
  wire encoder_g_n_6;
  wire encoder_g_n_7;
  wire encoder_g_n_8;
  wire encoder_g_n_9;
  wire encoder_r_n_0;
  wire encoder_r_n_1;
  wire encoder_r_n_6;
  wire encoder_r_n_7;
  wire fb_even_n_0;
  wire fb_even_n_1;
  wire fb_even_n_16;
  wire fb_even_n_17;
  wire fb_even_n_18;
  wire fb_even_n_19;
  wire fb_even_n_2;
  wire fb_even_n_20;
  wire fb_even_n_21;
  wire fb_even_n_22;
  wire fb_even_n_23;
  wire fb_even_n_27;
  wire fb_even_n_29;
  wire fb_even_n_3;
  wire fb_even_n_30;
  wire fb_even_n_31;
  wire fb_even_n_32;
  wire fb_even_n_33;
  wire fb_even_n_34;
  wire fb_even_n_35;
  wire fb_even_n_36;
  wire fb_even_n_37;
  wire fb_even_n_38;
  wire fb_even_n_39;
  wire fb_even_n_4;
  wire fb_even_n_40;
  wire fb_even_n_41;
  wire fb_even_n_42;
  wire fb_even_n_43;
  wire fb_even_n_44;
  wire fb_even_n_45;
  wire fb_even_n_46;
  wire fb_even_n_47;
  wire fb_even_n_48;
  wire fb_even_n_49;
  wire fb_even_n_5;
  wire fb_even_n_53;
  wire fb_even_n_54;
  wire fb_even_n_55;
  wire fb_even_n_56;
  wire fb_even_n_57;
  wire fb_even_n_58;
  wire fb_even_n_59;
  wire fb_even_n_60;
  wire fb_even_n_61;
  wire fb_even_n_62;
  wire fb_even_n_63;
  wire fb_even_n_64;
  wire fb_odd_n_0;
  wire fb_odd_n_1;
  wire fb_odd_n_14;
  wire fb_odd_n_2;
  wire fb_odd_n_29;
  wire fb_odd_n_3;
  wire fb_odd_n_30;
  wire fb_odd_n_31;
  wire fb_odd_n_32;
  wire fb_odd_n_34;
  wire fb_odd_n_35;
  wire fb_odd_n_36;
  wire fb_odd_n_37;
  wire fb_odd_n_38;
  wire fb_odd_n_39;
  wire fb_odd_n_4;
  wire fb_odd_n_40;
  wire fb_odd_n_41;
  wire fb_odd_n_42;
  wire fb_odd_n_43;
  wire fb_odd_n_44;
  wire fb_odd_n_45;
  wire fb_odd_n_46;
  wire fb_odd_n_47;
  wire fb_odd_n_48;
  wire fb_odd_n_49;
  wire fb_odd_n_50;
  wire fb_odd_n_51;
  wire fb_odd_n_52;
  wire fb_odd_n_53;
  wire fb_odd_n_54;
  wire fb_odd_n_55;
  wire fb_odd_n_56;
  wire fb_odd_n_57;
  wire fb_odd_n_58;
  wire fb_odd_n_59;
  wire fb_odd_n_60;
  wire fb_odd_n_61;
  wire fb_odd_n_62;
  wire fb_odd_n_63;
  wire fb_odd_n_64;
  wire fbrd_ae;
  wire [12:0]fbrd_data_even;
  wire [14:0]fbrd_data_odd;
  wire fbrd_de;
  wire [7:2]fbrd_hcntr;
  wire [7:1]fbrd_vcntr;
  wire \fbwr_hcntr[0]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[0]_rep__1_i_1_n_0 ;
  wire \fbwr_hcntr[0]_rep_i_1_n_0 ;
  wire \fbwr_hcntr[1]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[1]_rep_i_1_n_0 ;
  wire \fbwr_hcntr[2]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[2]_rep__1_i_1_n_0 ;
  wire \fbwr_hcntr[2]_rep_i_1_n_0 ;
  wire \fbwr_hcntr[3]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[3]_rep_i_1_n_0 ;
  wire \fbwr_hcntr[4]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[4]_rep_i_1_n_0 ;
  wire \fbwr_hcntr[5]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[5]_rep_i_1_n_0 ;
  wire \fbwr_hcntr[6]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[6]_rep_i_1_n_0 ;
  wire \fbwr_hcntr[7]_i_4_n_0 ;
  wire \fbwr_hcntr[7]_rep__0_i_1_n_0 ;
  wire \fbwr_hcntr[7]_rep_i_1_n_0 ;
  wire [7:0]fbwr_hcntr_reg;
  wire \fbwr_hcntr_reg[0]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[0]_rep__1_n_0 ;
  wire \fbwr_hcntr_reg[0]_rep_n_0 ;
  wire \fbwr_hcntr_reg[1]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[1]_rep_n_0 ;
  wire \fbwr_hcntr_reg[2]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[2]_rep__1_n_0 ;
  wire \fbwr_hcntr_reg[2]_rep_n_0 ;
  wire \fbwr_hcntr_reg[3]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[3]_rep_n_0 ;
  wire \fbwr_hcntr_reg[4]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[4]_rep_n_0 ;
  wire \fbwr_hcntr_reg[5]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[5]_rep_n_0 ;
  wire \fbwr_hcntr_reg[6]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[6]_rep_n_0 ;
  wire \fbwr_hcntr_reg[7]_rep__0_n_0 ;
  wire \fbwr_hcntr_reg[7]_rep_n_0 ;
  wire [7:0]fbwr_vcntr;
  wire \fbwr_vcntr[0]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[0]_rep__1_i_1_n_0 ;
  wire \fbwr_vcntr[0]_rep_i_1_n_0 ;
  wire \fbwr_vcntr[1]_i_2_n_0 ;
  wire \fbwr_vcntr[1]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[1]_rep_i_1_n_0 ;
  wire \fbwr_vcntr[2]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[2]_rep_i_1_n_0 ;
  wire \fbwr_vcntr[3]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[3]_rep_i_1_n_0 ;
  wire \fbwr_vcntr[4]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[4]_rep_i_1_n_0 ;
  wire \fbwr_vcntr[5]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[5]_rep_i_1_n_0 ;
  wire \fbwr_vcntr[6]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[6]_rep_i_1_n_0 ;
  wire \fbwr_vcntr[7]_i_4_n_0 ;
  wire \fbwr_vcntr[7]_rep__0_i_1_n_0 ;
  wire \fbwr_vcntr[7]_rep__1_i_1_n_0 ;
  wire \fbwr_vcntr[7]_rep_i_1_n_0 ;
  wire \fbwr_vcntr_reg[0]_0 ;
  wire \fbwr_vcntr_reg[0]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[0]_rep__1_n_0 ;
  wire \fbwr_vcntr_reg[0]_rep_n_0 ;
  wire \fbwr_vcntr_reg[1]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[1]_rep_n_0 ;
  wire \fbwr_vcntr_reg[2]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[2]_rep_n_0 ;
  wire \fbwr_vcntr_reg[3]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[3]_rep_n_0 ;
  wire \fbwr_vcntr_reg[4]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[4]_rep_n_0 ;
  wire \fbwr_vcntr_reg[5]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[5]_rep_n_0 ;
  wire \fbwr_vcntr_reg[6]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[6]_rep_n_0 ;
  wire \fbwr_vcntr_reg[7]_0 ;
  wire \fbwr_vcntr_reg[7]_rep__0_n_0 ;
  wire \fbwr_vcntr_reg[7]_rep__1_n_0 ;
  wire \fbwr_vcntr_reg[7]_rep_n_0 ;
  wire \fbwr_vcntr_reg_n_0_[0] ;
  wire \fbwr_vcntr_reg_n_0_[1] ;
  wire \fbwr_vcntr_reg_n_0_[2] ;
  wire \fbwr_vcntr_reg_n_0_[3] ;
  wire \fbwr_vcntr_reg_n_0_[4] ;
  wire \fbwr_vcntr_reg_n_0_[5] ;
  wire \fbwr_vcntr_reg_n_0_[6] ;
  wire \fbwr_vcntr_reg_n_0_[7] ;
  wire frame_parity_27m;
  wire frame_parity_27m_i_1_n_0;
  wire frame_parity_27m_reg_0;
  wire hdmi_de;
  wire hdmi_de0;
  wire hdmi_de_i_2_n_0;
  wire hdmi_de_i_3_n_0;
  wire [9:6]hdmi_hcntr;
  wire \hdmi_hcntr[0]_i_1_n_0 ;
  wire \hdmi_hcntr[1]_i_1_n_0 ;
  wire \hdmi_hcntr[1]_rep__0_i_1_n_0 ;
  wire \hdmi_hcntr[1]_rep_i_1_n_0 ;
  wire \hdmi_hcntr[2]_i_1_n_0 ;
  wire \hdmi_hcntr[2]_rep__0_i_1_n_0 ;
  wire \hdmi_hcntr[2]_rep_i_1_n_0 ;
  wire \hdmi_hcntr[3]_i_1_n_0 ;
  wire \hdmi_hcntr[4]_i_1_n_0 ;
  wire \hdmi_hcntr[5]_i_1_n_0 ;
  wire \hdmi_hcntr[6]_i_2_n_0 ;
  wire \hdmi_hcntr[7]_i_2_n_0 ;
  wire \hdmi_hcntr[8]_i_1_n_0 ;
  wire \hdmi_hcntr[8]_i_2_n_0 ;
  wire \hdmi_hcntr[9]_i_3_n_0 ;
  wire \hdmi_hcntr[9]_i_4_n_0 ;
  wire \hdmi_hcntr_reg[1]_rep__0_n_0 ;
  wire \hdmi_hcntr_reg[1]_rep_n_0 ;
  wire \hdmi_hcntr_reg[2]_rep__0_n_0 ;
  wire \hdmi_hcntr_reg[2]_rep_n_0 ;
  wire \hdmi_hcntr_reg_n_0_[0] ;
  wire \hdmi_hcntr_reg_n_0_[1] ;
  wire \hdmi_hcntr_reg_n_0_[2] ;
  wire \hdmi_hcntr_reg_n_0_[3] ;
  wire \hdmi_hcntr_reg_n_0_[4] ;
  wire \hdmi_hcntr_reg_n_0_[5] ;
  wire \hdmi_hcntr_reg_n_0_[6] ;
  wire \hdmi_hcntr_reg_n_0_[7] ;
  wire \hdmi_hcntr_reg_n_0_[8] ;
  wire \hdmi_hcntr_reg_n_0_[9] ;
  wire hdmi_hsync_i_1_n_0;
  wire hdmi_hsync_i_2_n_0;
  wire hdmi_hsync_i_3_n_0;
  wire \hdmi_vcntr[0]_i_1_n_0 ;
  wire \hdmi_vcntr[1]_i_1_n_0 ;
  wire \hdmi_vcntr[1]_rep__0_i_1_n_0 ;
  wire \hdmi_vcntr[1]_rep__1_i_1_n_0 ;
  wire \hdmi_vcntr[1]_rep_i_1_n_0 ;
  wire \hdmi_vcntr[2]_i_1_n_0 ;
  wire \hdmi_vcntr[2]_i_2_n_0 ;
  wire \hdmi_vcntr[3]_i_1_n_0 ;
  wire \hdmi_vcntr[3]_i_2_n_0 ;
  wire \hdmi_vcntr[4]_i_1_n_0 ;
  wire \hdmi_vcntr[5]_i_1_n_0 ;
  wire \hdmi_vcntr[6]_i_1_n_0 ;
  wire \hdmi_vcntr[6]_i_2_n_0 ;
  wire \hdmi_vcntr[7]_i_1_n_0 ;
  wire \hdmi_vcntr[8]_i_1_n_0 ;
  wire \hdmi_vcntr[9]_i_1_n_0 ;
  wire \hdmi_vcntr[9]_i_2_n_0 ;
  wire \hdmi_vcntr[9]_i_3_n_0 ;
  wire \hdmi_vcntr[9]_i_4_n_0 ;
  wire \hdmi_vcntr_reg[1]_rep__0_n_0 ;
  wire \hdmi_vcntr_reg[1]_rep__1_n_0 ;
  wire \hdmi_vcntr_reg[1]_rep_n_0 ;
  wire \hdmi_vcntr_reg_n_0_[0] ;
  wire \hdmi_vcntr_reg_n_0_[1] ;
  wire \hdmi_vcntr_reg_n_0_[2] ;
  wire \hdmi_vcntr_reg_n_0_[3] ;
  wire \hdmi_vcntr_reg_n_0_[4] ;
  wire \hdmi_vcntr_reg_n_0_[5] ;
  wire \hdmi_vcntr_reg_n_0_[6] ;
  wire \hdmi_vcntr_reg_n_0_[7] ;
  wire \hdmi_vcntr_reg_n_0_[8] ;
  wire \hdmi_vcntr_reg_n_0_[9] ;
  wire hdmi_vsync0;
  wire hdmi_vsync_i_2_n_0;
  wire [1:0]i_CONTROL;
  wire [14:0]i_DIN;
  wire i_EMU_MCLK;
  wire i_EMU_TMDSCLK;
  wire [8:0]o_TMDS;
  wire o_TMDSCLK_n;
  wire o_TMDSCLK_p;
  wire [2:0]o_TMDS_n;
  wire [2:0]o_TMDS_p;
  wire p_0_in1_in;
  wire [7:0]p_0_in__3;
  wire p_7_in;
  wire [1:0]sof_27m_dlyd;
  wire \sof_27m_dlyd_reg[0]_0 ;
  wire sof_27m_synced;
  wire sof_27m_synced_i_1_n_0;
  wire tmds_clk;
  wire tmds_clk_i_1_n_0;
  wire \tmds_ringcntr_reg[3]_srl4_n_0 ;
  wire \tmds_ringcntr_reg[4]__0_n_0 ;
  wire \tmds_ringcntr_reg[8]_srl4_n_0 ;
  wire [0:0]tmds_shifter_blue;
  wire \tmds_shifter_blue[0]_i_1_n_0 ;
  wire \tmds_shifter_blue[1]_i_1_n_0 ;
  wire \tmds_shifter_blue[2]_i_1_n_0 ;
  wire \tmds_shifter_blue[3]_i_1_n_0 ;
  wire \tmds_shifter_blue[4]_i_1_n_0 ;
  wire \tmds_shifter_blue[5]_i_1_n_0 ;
  wire \tmds_shifter_blue[6]_i_1_n_0 ;
  wire \tmds_shifter_blue[7]_i_1_n_0 ;
  wire \tmds_shifter_blue[8]_i_1_n_0 ;
  wire \tmds_shifter_blue[9]_i_1_n_0 ;
  wire [9:1]tmds_shifter_blue__0;
  wire [0:0]tmds_shifter_green;
  wire \tmds_shifter_green[0]_i_1_n_0 ;
  wire \tmds_shifter_green[1]_i_1_n_0 ;
  wire \tmds_shifter_green[2]_i_1_n_0 ;
  wire \tmds_shifter_green[3]_i_1_n_0 ;
  wire \tmds_shifter_green[4]_i_1_n_0 ;
  wire \tmds_shifter_green[5]_i_1_n_0 ;
  wire \tmds_shifter_green[6]_i_1_n_0 ;
  wire \tmds_shifter_green[7]_i_1_n_0 ;
  wire \tmds_shifter_green[8]_i_1_n_0 ;
  wire \tmds_shifter_green[9]_i_1_n_0 ;
  wire [9:1]tmds_shifter_green__0;
  wire \tmds_shifter_red[0]_i_1_n_0 ;
  wire \tmds_shifter_red[1]_i_1_n_0 ;
  wire \tmds_shifter_red[2]_i_1_n_0 ;
  wire \tmds_shifter_red[3]_i_1_n_0 ;
  wire \tmds_shifter_red[4]_i_1_n_0 ;
  wire \tmds_shifter_red[5]_i_1_n_0 ;
  wire \tmds_shifter_red[6]_i_1_n_0 ;
  wire \tmds_shifter_red[7]_i_1_n_0 ;
  wire \tmds_shifter_red[8]_i_1_n_0 ;
  wire \tmds_shifter_red[9]_i_1_n_0 ;
  wire \tmds_shifter_red_reg_n_0_[0] ;
  wire \tmds_shifter_red_reg_n_0_[1] ;
  wire \tmds_shifter_red_reg_n_0_[2] ;
  wire \tmds_shifter_red_reg_n_0_[3] ;
  wire \tmds_shifter_red_reg_n_0_[4] ;
  wire \tmds_shifter_red_reg_n_0_[5] ;
  wire \tmds_shifter_red_reg_n_0_[6] ;
  wire \tmds_shifter_red_reg_n_0_[7] ;
  wire \tmds_shifter_red_reg_n_0_[8] ;
  wire \tmds_shifter_red_reg_n_0_[9] ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_b
       (.I(tmds_shifter_blue),
        .O(o_TMDS_p[0]),
        .OB(o_TMDS_n[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_clock
       (.I(tmds_clk),
        .O(o_TMDSCLK_p),
        .OB(o_TMDSCLK_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_g
       (.I(tmds_shifter_green),
        .O(o_TMDS_p[1]),
        .OB(o_TMDS_n[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    OBUFDS_r
       (.I(\tmds_shifter_red_reg_n_0_[0] ),
        .O(o_TMDS_p[2]),
        .OB(o_TMDS_n[2]));
  LUT1 #(
    .INIT(2'h1)) 
    clk27mcen_i_1
       (.I0(clk27mcen),
        .O(clk27mcen0));
  FDRE #(
    .INIT(1'b0)) 
    clk27mcen_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(clk27mcen0),
        .Q(clk27mcen),
        .R(1'b0));
  termprj_top_gfx_top_0_0_tmds_encoder encoder_b
       (.D({disparity_acc_new_0,fb_even_n_29}),
        .Q({encoder_b_n_0,encoder_b_n_1,encoder_b_n_2,encoder_b_n_3}),
        .SR(encoder_r_n_0),
        .clk27mcen(clk27mcen),
        .\disparity_acc[3]_i_4__1_0 (fb_even_n_58),
        .\disparity_acc_reg[0]_0 (encoder_b_n_6),
        .\disparity_acc_reg[1]_0 (encoder_b_n_7),
        .\disparity_acc_reg[1]_1 (fb_even_n_17),
        .\disparity_acc_reg[1]_2 (fb_even_n_61),
        .\disparity_acc_reg[1]_3 (fb_odd_n_2),
        .\disparity_acc_reg[2]_0 (encoder_b_n_4),
        .\disparity_acc_reg[3]_0 (encoder_b_n_5),
        .\disparity_acc_reg[3]_1 (fb_even_n_64),
        .\disparity_acc_reg[3]_2 (fb_odd_n_34),
        .\disparity_acc_reg[3]_3 (fb_odd_n_1),
        .\disparity_acc_reg[3]_4 (fb_even_n_60),
        .\disparity_acc_reg[3]_5 (fb_even_n_22),
        .i_EMU_MCLK(i_EMU_MCLK),
        .\o_TMDS_reg[9]_0 ({encoder_b_n_8,encoder_b_n_9,encoder_b_n_10,encoder_b_n_11,encoder_b_n_12,encoder_b_n_13,encoder_b_n_14,encoder_b_n_15,encoder_b_n_16,encoder_b_n_17}),
        .\o_TMDS_reg[9]_1 ({fb_odd_n_35,fb_odd_n_36,fb_odd_n_37,fb_odd_n_38,fb_odd_n_39,fb_odd_n_40,fb_even_n_62,fb_odd_n_41,fb_even_n_63,fb_odd_n_42}));
  termprj_top_gfx_top_0_0_tmds_encoder_2 encoder_g
       (.D({disparity_acc_new_1,fb_even_n_27}),
        .Q({encoder_g_n_1,encoder_g_n_2,encoder_g_n_3,encoder_g_n_4}),
        .SR(encoder_r_n_0),
        .clk27mcen(clk27mcen),
        .\disparity_acc_reg[1]_0 (encoder_g_n_0),
        .hdmi_de(hdmi_de),
        .i_EMU_MCLK(i_EMU_MCLK),
        .\o_TMDS_reg[0]_0 (encoder_g_n_9),
        .\o_TMDS_reg[0]_1 (fb_even_n_33),
        .\o_TMDS_reg[1]_0 (encoder_g_n_6),
        .\o_TMDS_reg[1]_1 (fb_even_n_30),
        .\o_TMDS_reg[2]_0 (encoder_g_n_13),
        .\o_TMDS_reg[2]_1 (fb_even_n_21),
        .\o_TMDS_reg[3]_0 (encoder_g_n_5),
        .\o_TMDS_reg[3]_1 (fb_even_n_57),
        .\o_TMDS_reg[4]_0 (encoder_g_n_12),
        .\o_TMDS_reg[4]_1 (fb_odd_n_3),
        .\o_TMDS_reg[5]_0 (encoder_g_n_8),
        .\o_TMDS_reg[5]_1 (fb_even_n_32),
        .\o_TMDS_reg[6]_0 (encoder_g_n_11),
        .\o_TMDS_reg[6]_1 (fb_even_n_35),
        .\o_TMDS_reg[7]_0 (encoder_g_n_7),
        .\o_TMDS_reg[7]_1 (fb_even_n_31),
        .\o_TMDS_reg[8]_0 (encoder_g_n_10),
        .\o_TMDS_reg[8]_1 (fb_even_n_34));
  termprj_top_gfx_top_0_0_tmds_encoder_3 encoder_r
       (.D(disparity_acc_new),
        .Q(disparity_acc),
        .SR(encoder_r_n_0),
        .clk27mcen(clk27mcen),
        .\disparity_acc_reg[0]_0 (fb_even_n_55),
        .\disparity_acc_reg[1]_0 (encoder_r_n_1),
        .\disparity_acc_reg[1]_1 (encoder_r_n_7),
        .\disparity_acc_reg[2]_0 (encoder_r_n_6),
        .\disparity_acc_reg[2]_1 (fb_even_n_54),
        .\disparity_acc_reg[2]_2 (fb_even_n_53),
        .hdmi_de(hdmi_de),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_TMDS(o_TMDS),
        .\o_TMDS_reg[0]_0 (fb_even_n_37),
        .\o_TMDS_reg[1]_0 (fb_even_n_40),
        .\o_TMDS_reg[3]_0 (fb_even_n_56),
        .\o_TMDS_reg[4]_0 (fb_even_n_5),
        .\o_TMDS_reg[5]_0 (fb_even_n_36),
        .\o_TMDS_reg[6]_0 (fb_even_n_41),
        .\o_TMDS_reg[7]_0 (fb_even_n_38),
        .\o_TMDS_reg[8]_0 (fb_even_n_39));
  termprj_top_gfx_top_0_0_hdmi_framebuffer fb_even
       (.ADDRARDADDR({\fbwr_vcntr_reg[7]_rep_n_0 ,\fbwr_vcntr_reg_n_0_[6] ,\fbwr_vcntr_reg[5]_rep__0_n_0 ,\fbwr_vcntr_reg_n_0_[4] ,\fbwr_vcntr_reg_n_0_[3] ,\fbwr_vcntr_reg_n_0_[2] ,\fbwr_vcntr_reg_n_0_[1] ,\fbwr_vcntr_reg[0]_rep_n_0 ,fbwr_hcntr_reg[7:5],\fbwr_hcntr_reg[4]_rep__0_n_0 ,fbwr_hcntr_reg[3],\fbwr_hcntr_reg[2]_rep__1_n_0 ,\fbwr_hcntr_reg[1]_rep__0_n_0 ,\fbwr_hcntr_reg[0]_rep_n_0 }),
        .ADDRBWRADDR({fb_even_n_42,fb_even_n_43,fb_even_n_44,fb_even_n_45}),
        .D({disparity_acc_new_1,fb_even_n_27}),
        .Q({\hdmi_vcntr_reg_n_0_[9] ,\hdmi_vcntr_reg_n_0_[8] ,\hdmi_vcntr_reg_n_0_[7] ,\hdmi_vcntr_reg_n_0_[6] ,\hdmi_vcntr_reg_n_0_[5] ,\hdmi_vcntr_reg_n_0_[4] ,\hdmi_vcntr_reg_n_0_[3] ,\hdmi_vcntr_reg_n_0_[2] ,\hdmi_vcntr_reg_n_0_[1] }),
        .RAM_reg_0_0_0({\hdmi_hcntr_reg_n_0_[9] ,\hdmi_hcntr_reg_n_0_[8] ,\hdmi_hcntr_reg_n_0_[7] ,\hdmi_hcntr_reg_n_0_[6] ,\hdmi_hcntr_reg_n_0_[5] ,\hdmi_hcntr_reg_n_0_[4] ,\hdmi_hcntr_reg_n_0_[3] ,\hdmi_hcntr_reg_n_0_[2] ,\hdmi_hcntr_reg_n_0_[1] }),
        .RAM_reg_0_11_0(RAM_reg_0_11),
        .RAM_reg_0_13_0(\fbwr_hcntr_reg[0]_rep__1_n_0 ),
        .RAM_reg_0_14_0(\hdmi_vcntr_reg[1]_rep_n_0 ),
        .RAM_reg_0_14_1({\fbwr_vcntr_reg[7]_rep__1_n_0 ,\fbwr_vcntr_reg[6]_rep_n_0 ,\fbwr_vcntr_reg[5]_rep_n_0 ,\fbwr_vcntr_reg[4]_rep_n_0 ,\fbwr_vcntr_reg[3]_rep_n_0 ,\fbwr_vcntr_reg[2]_rep_n_0 ,\fbwr_vcntr_reg[1]_rep_n_0 ,\fbwr_vcntr_reg[0]_rep__1_n_0 ,\fbwr_hcntr_reg[7]_rep__0_n_0 ,\fbwr_hcntr_reg[6]_rep__0_n_0 ,\fbwr_hcntr_reg[5]_rep_n_0 ,\fbwr_hcntr_reg[4]_rep_n_0 ,\fbwr_hcntr_reg[3]_rep_n_0 ,\fbwr_hcntr_reg[2]_rep_n_0 ,\fbwr_hcntr_reg[1]_rep_n_0 }),
        .RAM_reg_0_14_2({fb_odd_n_56,fb_odd_n_57,fb_odd_n_58,fb_odd_n_59,fb_odd_n_60,fb_odd_n_61,fb_odd_n_62,fb_odd_n_63,fb_odd_n_64,\hdmi_hcntr_reg[2]_rep__0_n_0 ,\hdmi_hcntr_reg[1]_rep__0_n_0 }),
        .RAM_reg_0_7_0(RAM_reg_0_7),
        .RAM_reg_0_9_0({fb_odd_n_47,fb_odd_n_48,fb_odd_n_49,fb_odd_n_50,fb_odd_n_51,fb_odd_n_52,\hdmi_vcntr_reg[1]_rep__1_n_0 ,fb_odd_n_53,fb_odd_n_54,fb_odd_n_55,\hdmi_hcntr_reg[2]_rep_n_0 ,\hdmi_hcntr_reg[1]_rep_n_0 }),
        .RAM_reg_0_9_1({\fbwr_vcntr_reg[7]_rep__0_n_0 ,\fbwr_vcntr_reg[6]_rep__0_n_0 ,\fbwr_vcntr_reg_n_0_[5] ,\fbwr_vcntr_reg[4]_rep__0_n_0 ,\fbwr_vcntr_reg[3]_rep__0_n_0 ,\fbwr_vcntr_reg[2]_rep__0_n_0 ,\fbwr_vcntr_reg[1]_rep__0_n_0 ,\fbwr_vcntr_reg[0]_rep__0_n_0 ,\fbwr_hcntr_reg[7]_rep_n_0 ,\fbwr_hcntr_reg[6]_rep_n_0 ,\fbwr_hcntr_reg[5]_rep__0_n_0 ,fbwr_hcntr_reg[4],\fbwr_hcntr_reg[3]_rep__0_n_0 ,\fbwr_hcntr_reg[2]_rep__0_n_0 ,fbwr_hcntr_reg[1:0]}),
        .RAM_reg_1_0_0(fb_even_n_58),
        .RAM_reg_1_0_1(fb_even_n_61),
        .RAM_reg_1_10_0(fb_even_n_56),
        .RAM_reg_1_11_0(fb_even_n_5),
        .RAM_reg_1_11_1(fb_even_n_39),
        .RAM_reg_1_12_0(fb_even_n_53),
        .RAM_reg_1_12_1(fb_even_n_54),
        .RAM_reg_1_13_0({RAM_reg_1_13,RAM_reg_1_10}),
        .RAM_reg_1_14_0(fb_even_n_55),
        .RAM_reg_1_2_0(fb_even_n_17),
        .RAM_reg_1_2_1(fb_even_n_23),
        .RAM_reg_1_3_0(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .RAM_reg_1_4_0(fb_even_n_16),
        .RAM_reg_1_4_1(fb_even_n_64),
        .RAM_reg_1_4_2({fbrd_vcntr[7:5],fbrd_vcntr[3:1],\hdmi_vcntr_reg[1]_rep__0_n_0 ,fbrd_hcntr[7],fbrd_hcntr[3:2]}),
        .RAM_reg_1_4_3({RAM_reg_1_4,RAM_reg_0_4}),
        .RAM_reg_1_5_0(fb_even_n_57),
        .RAM_reg_1_5_1({RAM_reg_1_5,RAM_reg_1_6}),
        .WEA(WEA),
        .clk27mcen(clk27mcen),
        .\disparity_acc[1]_i_3__0 (encoder_b_n_7),
        .\disparity_acc[3]_i_3__1 (fb_odd_n_44),
        .\disparity_acc[3]_i_3__1_0 (fb_odd_n_43),
        .\disparity_acc[3]_i_4_0 (encoder_r_n_6),
        .\disparity_acc[3]_i_7__1_0 ({encoder_b_n_0,encoder_b_n_1,encoder_b_n_2,encoder_b_n_3}),
        .\disparity_acc[3]_i_8__0_0 (fb_odd_n_46),
        .\disparity_acc_reg[0] (fb_even_n_59),
        .\disparity_acc_reg[0]_0 (fb_even_n_60),
        .\disparity_acc_reg[0]_1 ({fbrd_data_odd[14:4],fbrd_data_odd[2:0]}),
        .\disparity_acc_reg[0]_2 (encoder_b_n_5),
        .\disparity_acc_reg[0]_3 (fb_odd_n_2),
        .\disparity_acc_reg[1] (fb_even_n_22),
        .\disparity_acc_reg[1]_0 (fb_odd_n_45),
        .\disparity_acc_reg[2] ({disparity_acc_new_0[2],fb_even_n_29}),
        .\disparity_acc_reg[2]_0 (fb_odd_n_14),
        .\disparity_acc_reg[2]_1 (fb_odd_n_29),
        .\disparity_acc_reg[2]_2 (fb_odd_n_30),
        .\disparity_acc_reg[2]_3 (encoder_r_n_1),
        .\disparity_acc_reg[2]_4 (fb_odd_n_34),
        .\disparity_acc_reg[2]_5 (encoder_b_n_4),
        .\disparity_acc_reg[3] (fb_even_n_21),
        .\disparity_acc_reg[3]_0 (fb_even_n_37),
        .\disparity_acc_reg[3]_1 (disparity_acc_new),
        .\disparity_acc_reg[3]_2 ({encoder_g_n_1,encoder_g_n_2,encoder_g_n_3,encoder_g_n_4}),
        .\disparity_acc_reg[3]_3 (encoder_g_n_0),
        .fbrd_de(fbrd_de),
        .fbrd_de_reg(fb_odd_n_0),
        .hdmi_de(hdmi_de),
        .hdmi_de_reg(fb_even_n_30),
        .hdmi_de_reg_0(fb_even_n_31),
        .hdmi_de_reg_1(fb_even_n_32),
        .hdmi_de_reg_2(fb_even_n_33),
        .hdmi_de_reg_3(fb_even_n_34),
        .hdmi_de_reg_4(fb_even_n_35),
        .hdmi_de_reg_5(fb_even_n_36),
        .hdmi_de_reg_6(fb_even_n_38),
        .hdmi_de_reg_7(fb_even_n_40),
        .hdmi_de_reg_8(fb_even_n_41),
        .hdmi_de_reg_9({fb_even_n_62,fb_even_n_63}),
        .\hdmi_hcntr_reg[6] (fb_even_n_20),
        .\hdmi_vcntr_reg[5] ({fb_even_n_46,fb_even_n_47,fb_even_n_48,fb_even_n_49}),
        .\hdmi_vcntr_reg[6] (fb_even_n_19),
        .\hdmi_vcntr_reg[8] (fb_even_n_18),
        .\hdmi_vcntr_reg[9] (fb_even_n_0),
        .i_CONTROL(i_CONTROL[0]),
        .i_DIN(i_DIN),
        .i_EMU_MCLK(i_EMU_MCLK),
        .i_RDADDR({fb_even_n_1,fb_even_n_2,fb_even_n_3,fb_even_n_4}),
        .o_DOUT({fbrd_data_even[12:11],fbrd_data_even[8:5],fbrd_data_even[3:0]}),
        .\o_TMDS_reg[0] (disparity_acc),
        .\o_TMDS_reg[0]_0 (encoder_r_n_7),
        .\o_TMDS_reg[3] (frame_parity_27m_reg_0),
        .\o_TMDS_reg[5] (fb_odd_n_4),
        .\o_TMDS_reg[8] (fb_odd_n_31),
        .\o_TMDS_reg[8]_0 (fb_odd_n_32));
  termprj_top_gfx_top_0_0_hdmi_framebuffer_4 fb_odd
       (.ADDRARDADDR({\fbwr_vcntr_reg[7]_rep_n_0 ,\fbwr_vcntr_reg_n_0_[6] ,\fbwr_vcntr_reg[5]_rep__0_n_0 ,\fbwr_vcntr_reg_n_0_[4] ,\fbwr_vcntr_reg_n_0_[3] ,\fbwr_vcntr_reg_n_0_[2] ,\fbwr_vcntr_reg_n_0_[1] ,\fbwr_vcntr_reg[0]_rep_n_0 ,fbwr_hcntr_reg[7:5],\fbwr_hcntr_reg[4]_rep__0_n_0 ,fbwr_hcntr_reg[3],\fbwr_hcntr_reg[2]_rep__1_n_0 ,\fbwr_hcntr_reg[1]_rep__0_n_0 ,\fbwr_hcntr_reg[0]_rep_n_0 }),
        .ADDRBWRADDR({fb_even_n_46,\hdmi_vcntr_reg[1]_rep__0_n_0 ,fb_even_n_47,fb_even_n_48,fb_even_n_49}),
        .D(disparity_acc_new_0[1]),
        .Q({\hdmi_vcntr_reg_n_0_[8] ,\hdmi_vcntr_reg_n_0_[7] ,\hdmi_vcntr_reg_n_0_[6] ,\hdmi_vcntr_reg_n_0_[5] ,\hdmi_vcntr_reg_n_0_[4] ,\hdmi_vcntr_reg_n_0_[3] ,\hdmi_vcntr_reg_n_0_[2] ,\hdmi_vcntr_reg_n_0_[1] }),
        .RAM_reg_0_11_0({RAM_reg_0_11_0,RAM_reg_0_10}),
        .RAM_reg_0_14_0({\fbwr_vcntr_reg[7]_rep__1_n_0 ,\fbwr_vcntr_reg[6]_rep_n_0 ,\fbwr_vcntr_reg[5]_rep_n_0 ,\fbwr_vcntr_reg[4]_rep_n_0 ,\fbwr_vcntr_reg[3]_rep_n_0 ,\fbwr_vcntr_reg[2]_rep_n_0 ,\fbwr_vcntr_reg[1]_rep_n_0 ,\fbwr_vcntr_reg[0]_rep__1_n_0 ,\fbwr_hcntr_reg[7]_rep__0_n_0 ,\fbwr_hcntr_reg[6]_rep__0_n_0 ,\fbwr_hcntr_reg[5]_rep_n_0 ,\fbwr_hcntr_reg[4]_rep_n_0 ,\fbwr_hcntr_reg[3]_rep_n_0 ,\fbwr_hcntr_reg[2]_rep_n_0 ,\fbwr_hcntr_reg[1]_rep_n_0 ,\fbwr_hcntr_reg[0]_rep__1_n_0 }),
        .RAM_reg_0_14_1(RAM_reg_0_14),
        .RAM_reg_0_3_0(RAM_reg_0_3),
        .RAM_reg_0_3_1(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .RAM_reg_0_6_0({RAM_reg_0_6,RAM_reg_1_5_0}),
        .RAM_reg_0_7_0(\hdmi_vcntr_reg[1]_rep__1_n_0 ),
        .RAM_reg_0_8_0({fb_even_n_42,\hdmi_vcntr_reg[1]_rep_n_0 ,fb_even_n_43,fb_even_n_44,fb_even_n_45,\hdmi_hcntr_reg[2]_rep_n_0 ,\hdmi_hcntr_reg[1]_rep_n_0 }),
        .RAM_reg_0_8_1(RAM_reg_0_8),
        .RAM_reg_0_9_0({\fbwr_vcntr_reg[7]_rep__0_n_0 ,\fbwr_vcntr_reg[6]_rep__0_n_0 ,\fbwr_vcntr_reg_n_0_[5] ,\fbwr_vcntr_reg[4]_rep__0_n_0 ,\fbwr_vcntr_reg[3]_rep__0_n_0 ,\fbwr_vcntr_reg[2]_rep__0_n_0 ,\fbwr_vcntr_reg[1]_rep__0_n_0 ,\fbwr_vcntr_reg[0]_rep__0_n_0 ,\fbwr_hcntr_reg[7]_rep_n_0 ,\fbwr_hcntr_reg[6]_rep_n_0 ,\fbwr_hcntr_reg[5]_rep__0_n_0 ,fbwr_hcntr_reg[4],\fbwr_hcntr_reg[3]_rep__0_n_0 ,\fbwr_hcntr_reg[2]_rep__0_n_0 ,fbwr_hcntr_reg[1:0]}),
        .RAM_reg_1_0_0(fb_odd_n_45),
        .RAM_reg_1_11_0(fb_odd_n_14),
        .RAM_reg_1_12_0(fb_odd_n_29),
        .RAM_reg_1_14_0(frame_parity_27m_reg_0),
        .RAM_reg_1_14_1(fb_even_n_18),
        .RAM_reg_1_2_0(fb_odd_n_46),
        .RAM_reg_1_3_0(fb_odd_n_44),
        .RAM_reg_1_4_0({\hdmi_hcntr_reg_n_0_[8] ,\hdmi_hcntr_reg_n_0_[7] ,\hdmi_hcntr_reg_n_0_[6] ,\hdmi_hcntr_reg_n_0_[5] ,\hdmi_hcntr_reg_n_0_[4] ,\hdmi_hcntr_reg_n_0_[3] ,\hdmi_hcntr_reg_n_0_[2] ,\hdmi_hcntr_reg_n_0_[1] }),
        .RAM_reg_1_6_0(fb_odd_n_4),
        .RAM_reg_1_6_1(fb_odd_n_31),
        .RAM_reg_1_7_0(fb_odd_n_30),
        .RAM_reg_1_8_0(fb_odd_n_32),
        .WEA({RAM_reg_0_1,RAM_reg_1_0}),
        .\disparity_acc[2]_i_8__0 ({fbrd_data_even[12:11],fbrd_data_even[8:5],fbrd_data_even[3:0]}),
        .\disparity_acc[3]_i_5__1 (fb_odd_n_1),
        .\disparity_acc_reg[1] (fb_even_n_61),
        .\disparity_acc_reg[1]_0 (fb_even_n_59),
        .\disparity_acc_reg[1]_1 (encoder_b_n_6),
        .\disparity_acc_reg[1]_2 (encoder_b_n_5),
        .\disparity_acc_reg[3] (fb_odd_n_34),
        .fbrd_de(fbrd_de),
        .frame_parity_27m_reg(fb_odd_n_2),
        .frame_parity_27m_reg_0(fb_odd_n_43),
        .hdmi_de(hdmi_de),
        .hdmi_de_reg(fb_odd_n_3),
        .hdmi_de_reg_0({fb_odd_n_35,fb_odd_n_36,fb_odd_n_37,fb_odd_n_38,fb_odd_n_39,fb_odd_n_40,fb_odd_n_41,fb_odd_n_42}),
        .\hdmi_vcntr_reg[5] (fb_odd_n_0),
        .\hdmi_vcntr_reg[8] ({fbrd_vcntr[7:5],fbrd_vcntr[3:1],fbrd_hcntr[7],fbrd_hcntr[3:2]}),
        .\hdmi_vcntr_reg[8]_0 ({fb_odd_n_47,fb_odd_n_48,fb_odd_n_49,fb_odd_n_50,fb_odd_n_51,fb_odd_n_52,fb_odd_n_53,fb_odd_n_54,fb_odd_n_55}),
        .\hdmi_vcntr_reg[8]_1 ({fb_odd_n_56,fb_odd_n_57,fb_odd_n_58,fb_odd_n_59,fb_odd_n_60,fb_odd_n_61,fb_odd_n_62,fb_odd_n_63,fb_odd_n_64}),
        .i_CONTROL(i_CONTROL),
        .i_DIN(i_DIN),
        .i_EMU_MCLK(i_EMU_MCLK),
        .i_RDADDR({fb_even_n_1,fb_even_n_2,fb_even_n_3,fb_even_n_4,\hdmi_hcntr_reg[2]_rep__0_n_0 ,\hdmi_hcntr_reg[1]_rep__0_n_0 }),
        .o_DOUT({fbrd_data_odd[14:4],fbrd_data_odd[2:0]}),
        .\o_TMDS_reg[4] (fb_even_n_21),
        .\o_TMDS_reg[5] (fb_even_n_23),
        .\o_TMDS_reg[7] (fb_even_n_16));
  LUT5 #(
    .INIT(32'hA20000A2)) 
    fbrd_de_i_1
       (.I0(fb_even_n_0),
        .I1(fb_even_n_19),
        .I2(\hdmi_vcntr_reg_n_0_[8] ),
        .I3(\hdmi_hcntr_reg_n_0_[9] ),
        .I4(fb_even_n_20),
        .O(fbrd_ae));
  FDRE fbrd_de_reg
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(fbrd_ae),
        .Q(fbrd_de),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_hcntr[0]_i_1 
       (.I0(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .O(p_0_in__3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_hcntr[0]_rep__0_i_1 
       (.I0(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .O(\fbwr_hcntr[0]_rep__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_hcntr[0]_rep__1_i_1 
       (.I0(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .O(\fbwr_hcntr[0]_rep__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_hcntr[0]_rep_i_1 
       (.I0(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .O(\fbwr_hcntr[0]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fbwr_hcntr[1]_i_1 
       (.I0(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I1(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .O(p_0_in__3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \fbwr_hcntr[1]_rep__0_i_1 
       (.I0(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I1(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .O(\fbwr_hcntr[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fbwr_hcntr[1]_rep_i_1 
       (.I0(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I1(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .O(\fbwr_hcntr[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fbwr_hcntr[2]_i_1 
       (.I0(fbwr_hcntr_reg[2]),
        .I1(fbwr_hcntr_reg[1]),
        .I2(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .O(p_0_in__3[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \fbwr_hcntr[2]_rep__0_i_1 
       (.I0(fbwr_hcntr_reg[2]),
        .I1(fbwr_hcntr_reg[1]),
        .I2(\fbwr_hcntr_reg[0]_rep__1_n_0 ),
        .O(\fbwr_hcntr[2]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fbwr_hcntr[2]_rep__1_i_1 
       (.I0(fbwr_hcntr_reg[2]),
        .I1(\fbwr_hcntr_reg[1]_rep__0_n_0 ),
        .I2(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .O(\fbwr_hcntr[2]_rep__1_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fbwr_hcntr[2]_rep_i_1 
       (.I0(fbwr_hcntr_reg[2]),
        .I1(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .I2(\fbwr_hcntr_reg[0]_rep__1_n_0 ),
        .O(\fbwr_hcntr[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fbwr_hcntr[3]_i_1 
       (.I0(fbwr_hcntr_reg[3]),
        .I1(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I2(fbwr_hcntr_reg[1]),
        .I3(fbwr_hcntr_reg[2]),
        .O(p_0_in__3[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fbwr_hcntr[3]_rep__0_i_1 
       (.I0(fbwr_hcntr_reg[3]),
        .I1(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I2(fbwr_hcntr_reg[1]),
        .I3(fbwr_hcntr_reg[2]),
        .O(\fbwr_hcntr[3]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fbwr_hcntr[3]_rep_i_1 
       (.I0(fbwr_hcntr_reg[3]),
        .I1(\fbwr_hcntr_reg[0]_rep__1_n_0 ),
        .I2(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .I3(fbwr_hcntr_reg[2]),
        .O(\fbwr_hcntr[3]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fbwr_hcntr[4]_i_1 
       (.I0(fbwr_hcntr_reg[4]),
        .I1(fbwr_hcntr_reg[2]),
        .I2(fbwr_hcntr_reg[1]),
        .I3(\fbwr_hcntr_reg[0]_rep__1_n_0 ),
        .I4(\fbwr_hcntr_reg[3]_rep__0_n_0 ),
        .O(p_0_in__3[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fbwr_hcntr[4]_rep__0_i_1 
       (.I0(fbwr_hcntr_reg[4]),
        .I1(fbwr_hcntr_reg[2]),
        .I2(\fbwr_hcntr_reg[1]_rep__0_n_0 ),
        .I3(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I4(fbwr_hcntr_reg[3]),
        .O(\fbwr_hcntr[4]_rep__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fbwr_hcntr[4]_rep_i_1 
       (.I0(fbwr_hcntr_reg[4]),
        .I1(fbwr_hcntr_reg[2]),
        .I2(\fbwr_hcntr_reg[1]_rep__0_n_0 ),
        .I3(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .I4(\fbwr_hcntr_reg[3]_rep_n_0 ),
        .O(\fbwr_hcntr[4]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \fbwr_hcntr[5]_i_1 
       (.I0(fbwr_hcntr_reg[5]),
        .I1(fbwr_hcntr_reg[3]),
        .I2(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I3(fbwr_hcntr_reg[1]),
        .I4(fbwr_hcntr_reg[2]),
        .I5(\fbwr_hcntr_reg[4]_rep__0_n_0 ),
        .O(p_0_in__3[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \fbwr_hcntr[5]_rep__0_i_1 
       (.I0(fbwr_hcntr_reg[5]),
        .I1(\fbwr_hcntr_reg[3]_rep__0_n_0 ),
        .I2(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .I3(fbwr_hcntr_reg[1]),
        .I4(fbwr_hcntr_reg[2]),
        .I5(fbwr_hcntr_reg[4]),
        .O(\fbwr_hcntr[5]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \fbwr_hcntr[5]_rep_i_1 
       (.I0(fbwr_hcntr_reg[5]),
        .I1(\fbwr_hcntr_reg[3]_rep_n_0 ),
        .I2(\fbwr_hcntr_reg[0]_rep__1_n_0 ),
        .I3(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .I4(fbwr_hcntr_reg[2]),
        .I5(\fbwr_hcntr_reg[4]_rep_n_0 ),
        .O(\fbwr_hcntr[5]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fbwr_hcntr[6]_i_1 
       (.I0(fbwr_hcntr_reg[6]),
        .I1(\fbwr_hcntr[7]_i_4_n_0 ),
        .O(p_0_in__3[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \fbwr_hcntr[6]_rep__0_i_1 
       (.I0(fbwr_hcntr_reg[6]),
        .I1(\fbwr_hcntr[7]_i_4_n_0 ),
        .O(\fbwr_hcntr[6]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fbwr_hcntr[6]_rep_i_1 
       (.I0(fbwr_hcntr_reg[6]),
        .I1(\fbwr_hcntr[7]_i_4_n_0 ),
        .O(\fbwr_hcntr[6]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \fbwr_hcntr[7]_i_3 
       (.I0(fbwr_hcntr_reg[7]),
        .I1(\fbwr_hcntr[7]_i_4_n_0 ),
        .I2(fbwr_hcntr_reg[6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fbwr_hcntr[7]_i_4 
       (.I0(\fbwr_hcntr_reg[5]_rep_n_0 ),
        .I1(\fbwr_hcntr_reg[3]_rep_n_0 ),
        .I2(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .I3(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .I4(\fbwr_hcntr_reg[2]_rep_n_0 ),
        .I5(\fbwr_hcntr_reg[4]_rep_n_0 ),
        .O(\fbwr_hcntr[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fbwr_hcntr[7]_rep__0_i_1 
       (.I0(fbwr_hcntr_reg[7]),
        .I1(\fbwr_hcntr[7]_i_4_n_0 ),
        .I2(fbwr_hcntr_reg[6]),
        .O(\fbwr_hcntr[7]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fbwr_hcntr[7]_rep_i_1 
       (.I0(fbwr_hcntr_reg[7]),
        .I1(\fbwr_hcntr[7]_i_4_n_0 ),
        .I2(fbwr_hcntr_reg[6]),
        .O(\fbwr_hcntr[7]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[0]),
        .Q(fbwr_hcntr_reg[0]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[0]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[0]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[0]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[0]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[0]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[0]_rep__0_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[0]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[0]_rep__1_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[0]_rep__1_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[1]),
        .Q(fbwr_hcntr_reg[1]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[1]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[1]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[1]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[1]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[1]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[1]_rep__0_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[2]),
        .Q(fbwr_hcntr_reg[2]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[2]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[2]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[2]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[2]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[2]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[2]_rep__0_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[2]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[2]_rep__1_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[2]_rep__1_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[3]),
        .Q(fbwr_hcntr_reg[3]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[3]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[3]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[3]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[3]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[3]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[3]_rep__0_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[4]),
        .Q(fbwr_hcntr_reg[4]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[4]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[4]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[4]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[4]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[4]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[4]_rep__0_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[5]),
        .Q(fbwr_hcntr_reg[5]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[5]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[5]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[5]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[5]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[5]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[5]_rep__0_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[6]),
        .Q(fbwr_hcntr_reg[6]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[6]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[6]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[6]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[6]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[6]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[6]_rep__0_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(p_0_in__3[7]),
        .Q(fbwr_hcntr_reg[7]),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[7]_rep 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[7]_rep_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[7]_rep_n_0 ),
        .R(clear));
  (* ORIG_CELL_NAME = "fbwr_hcntr_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_hcntr_reg[7]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(p_7_in),
        .D(\fbwr_hcntr[7]_rep__0_i_1_n_0 ),
        .Q(\fbwr_hcntr_reg[7]_rep__0_n_0 ),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_vcntr[0]_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[0] ),
        .O(fbwr_vcntr[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_vcntr[0]_rep__0_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[0] ),
        .O(\fbwr_vcntr[0]_rep__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_vcntr[0]_rep__1_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[0] ),
        .O(\fbwr_vcntr[0]_rep__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fbwr_vcntr[0]_rep_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[0] ),
        .O(\fbwr_vcntr[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h45555555AAAAAAAA)) 
    \fbwr_vcntr[1]_i_1 
       (.I0(\fbwr_vcntr_reg[1]_rep_n_0 ),
        .I1(\fbwr_vcntr[1]_i_2_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[7] ),
        .I3(\fbwr_vcntr_reg[6]_rep__0_n_0 ),
        .I4(\fbwr_vcntr_reg[4]_rep_n_0 ),
        .I5(\fbwr_vcntr_reg_n_0_[0] ),
        .O(fbwr_vcntr[1]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \fbwr_vcntr[1]_i_2 
       (.I0(\fbwr_vcntr_reg[2]_rep_n_0 ),
        .I1(\fbwr_vcntr_reg[3]_rep_n_0 ),
        .I2(\fbwr_vcntr_reg[1]_rep_n_0 ),
        .I3(\fbwr_vcntr_reg_n_0_[5] ),
        .O(\fbwr_vcntr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h45555555AAAAAAAA)) 
    \fbwr_vcntr[1]_rep__0_i_1 
       (.I0(\fbwr_vcntr_reg[1]_rep_n_0 ),
        .I1(\fbwr_vcntr[1]_i_2_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[7] ),
        .I3(\fbwr_vcntr_reg[6]_rep__0_n_0 ),
        .I4(\fbwr_vcntr_reg[4]_rep_n_0 ),
        .I5(\fbwr_vcntr_reg_n_0_[0] ),
        .O(\fbwr_vcntr[1]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h45555555AAAAAAAA)) 
    \fbwr_vcntr[1]_rep_i_1 
       (.I0(\fbwr_vcntr_reg[1]_rep_n_0 ),
        .I1(\fbwr_vcntr[1]_i_2_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[7] ),
        .I3(\fbwr_vcntr_reg[6]_rep__0_n_0 ),
        .I4(\fbwr_vcntr_reg[4]_rep_n_0 ),
        .I5(\fbwr_vcntr_reg_n_0_[0] ),
        .O(\fbwr_vcntr[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fbwr_vcntr[2]_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[1] ),
        .I1(\fbwr_vcntr_reg_n_0_[0] ),
        .I2(\fbwr_vcntr_reg_n_0_[2] ),
        .O(fbwr_vcntr[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \fbwr_vcntr[2]_rep__0_i_1 
       (.I0(\fbwr_vcntr_reg[1]_rep__0_n_0 ),
        .I1(\fbwr_vcntr_reg_n_0_[0] ),
        .I2(\fbwr_vcntr_reg_n_0_[2] ),
        .O(\fbwr_vcntr[2]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fbwr_vcntr[2]_rep_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[1] ),
        .I1(\fbwr_vcntr_reg_n_0_[0] ),
        .I2(\fbwr_vcntr_reg_n_0_[2] ),
        .O(\fbwr_vcntr[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fbwr_vcntr[3]_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[2] ),
        .I1(\fbwr_vcntr_reg_n_0_[0] ),
        .I2(\fbwr_vcntr_reg_n_0_[1] ),
        .I3(\fbwr_vcntr_reg_n_0_[3] ),
        .O(fbwr_vcntr[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \fbwr_vcntr[3]_rep__0_i_1 
       (.I0(\fbwr_vcntr_reg[2]_rep__0_n_0 ),
        .I1(\fbwr_vcntr_reg_n_0_[0] ),
        .I2(\fbwr_vcntr_reg[1]_rep__0_n_0 ),
        .I3(\fbwr_vcntr_reg_n_0_[3] ),
        .O(\fbwr_vcntr[3]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \fbwr_vcntr[3]_rep_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[2] ),
        .I1(\fbwr_vcntr_reg_n_0_[0] ),
        .I2(\fbwr_vcntr_reg_n_0_[1] ),
        .I3(\fbwr_vcntr_reg_n_0_[3] ),
        .O(\fbwr_vcntr[3]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fbwr_vcntr[4]_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[3] ),
        .I1(\fbwr_vcntr_reg_n_0_[1] ),
        .I2(\fbwr_vcntr_reg_n_0_[0] ),
        .I3(\fbwr_vcntr_reg_n_0_[2] ),
        .I4(\fbwr_vcntr_reg_n_0_[4] ),
        .O(fbwr_vcntr[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fbwr_vcntr[4]_rep__0_i_1 
       (.I0(\fbwr_vcntr_reg[3]_rep__0_n_0 ),
        .I1(\fbwr_vcntr_reg[1]_rep__0_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[0] ),
        .I3(\fbwr_vcntr_reg[2]_rep__0_n_0 ),
        .I4(\fbwr_vcntr_reg_n_0_[4] ),
        .O(\fbwr_vcntr[4]_rep__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fbwr_vcntr[4]_rep_i_1 
       (.I0(\fbwr_vcntr_reg[3]_rep_n_0 ),
        .I1(\fbwr_vcntr_reg[1]_rep_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[0] ),
        .I3(\fbwr_vcntr_reg[2]_rep_n_0 ),
        .I4(\fbwr_vcntr_reg_n_0_[4] ),
        .O(\fbwr_vcntr[4]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hAA15)) 
    \fbwr_vcntr[5]_i_1 
       (.I0(\fbwr_vcntr[7]_i_4_n_0 ),
        .I1(\fbwr_vcntr_reg_n_0_[7] ),
        .I2(\fbwr_vcntr_reg_n_0_[6] ),
        .I3(\fbwr_vcntr_reg_n_0_[5] ),
        .O(fbwr_vcntr[5]));
  LUT4 #(
    .INIT(16'hAA15)) 
    \fbwr_vcntr[5]_rep__0_i_1 
       (.I0(\fbwr_vcntr[7]_i_4_n_0 ),
        .I1(\fbwr_vcntr_reg_n_0_[7] ),
        .I2(\fbwr_vcntr_reg_n_0_[6] ),
        .I3(\fbwr_vcntr_reg_n_0_[5] ),
        .O(\fbwr_vcntr[5]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA15)) 
    \fbwr_vcntr[5]_rep_i_1 
       (.I0(\fbwr_vcntr[7]_i_4_n_0 ),
        .I1(\fbwr_vcntr_reg_n_0_[7] ),
        .I2(\fbwr_vcntr_reg_n_0_[6] ),
        .I3(\fbwr_vcntr_reg_n_0_[5] ),
        .O(\fbwr_vcntr[5]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF01C)) 
    \fbwr_vcntr[6]_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[7] ),
        .I1(\fbwr_vcntr_reg[5]_rep__0_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[6] ),
        .I3(\fbwr_vcntr[7]_i_4_n_0 ),
        .O(fbwr_vcntr[6]));
  LUT4 #(
    .INIT(16'hF01C)) 
    \fbwr_vcntr[6]_rep__0_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[7] ),
        .I1(\fbwr_vcntr_reg_n_0_[5] ),
        .I2(\fbwr_vcntr_reg_n_0_[6] ),
        .I3(\fbwr_vcntr[7]_i_4_n_0 ),
        .O(\fbwr_vcntr[6]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF01C)) 
    \fbwr_vcntr[6]_rep_i_1 
       (.I0(\fbwr_vcntr_reg_n_0_[7] ),
        .I1(\fbwr_vcntr_reg[5]_rep_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[6] ),
        .I3(\fbwr_vcntr[7]_i_4_n_0 ),
        .O(\fbwr_vcntr[6]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBB40)) 
    \fbwr_vcntr[7]_i_3 
       (.I0(\fbwr_vcntr[7]_i_4_n_0 ),
        .I1(\fbwr_vcntr_reg[6]_rep_n_0 ),
        .I2(\fbwr_vcntr_reg[5]_rep_n_0 ),
        .I3(\fbwr_vcntr_reg_n_0_[7] ),
        .O(fbwr_vcntr[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \fbwr_vcntr[7]_i_4 
       (.I0(\fbwr_vcntr_reg_n_0_[3] ),
        .I1(\fbwr_vcntr_reg_n_0_[1] ),
        .I2(\fbwr_vcntr_reg_n_0_[0] ),
        .I3(\fbwr_vcntr_reg_n_0_[2] ),
        .I4(\fbwr_vcntr_reg_n_0_[4] ),
        .O(\fbwr_vcntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBB40)) 
    \fbwr_vcntr[7]_rep__0_i_1 
       (.I0(\fbwr_vcntr[7]_i_4_n_0 ),
        .I1(\fbwr_vcntr_reg[6]_rep_n_0 ),
        .I2(\fbwr_vcntr_reg[5]_rep_n_0 ),
        .I3(\fbwr_vcntr_reg_n_0_[7] ),
        .O(\fbwr_vcntr[7]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBB40)) 
    \fbwr_vcntr[7]_rep__1_i_1 
       (.I0(\fbwr_vcntr[7]_i_4_n_0 ),
        .I1(\fbwr_vcntr_reg[6]_rep_n_0 ),
        .I2(\fbwr_vcntr_reg[5]_rep_n_0 ),
        .I3(\fbwr_vcntr_reg_n_0_[7] ),
        .O(\fbwr_vcntr[7]_rep__1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBB40)) 
    \fbwr_vcntr[7]_rep_i_1 
       (.I0(\fbwr_vcntr[7]_i_4_n_0 ),
        .I1(\fbwr_vcntr_reg[6]_rep__0_n_0 ),
        .I2(\fbwr_vcntr_reg_n_0_[5] ),
        .I3(\fbwr_vcntr_reg_n_0_[7] ),
        .O(\fbwr_vcntr[7]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[0]),
        .Q(\fbwr_vcntr_reg_n_0_[0] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[0]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[0]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[0]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[0]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[0]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[0]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[0]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[0]_rep__1_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[0]_rep__1_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[1]),
        .Q(\fbwr_vcntr_reg_n_0_[1] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[1]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[1]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[1]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[1]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[1]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[1]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[2]),
        .Q(\fbwr_vcntr_reg_n_0_[2] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[2]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[2]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[2]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[2]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[2]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[2]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[3]),
        .Q(\fbwr_vcntr_reg_n_0_[3] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[3]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[3]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[3]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[3]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[3]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[3]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[4]),
        .Q(\fbwr_vcntr_reg_n_0_[4] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[4]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[4]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[4]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[4]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[4]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[4]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[5]),
        .Q(\fbwr_vcntr_reg_n_0_[5] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[5]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[5]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[5]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[5]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[5]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[5]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[6]),
        .Q(\fbwr_vcntr_reg_n_0_[6] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[6]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[6]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[6]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[6]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[6]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[6]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(fbwr_vcntr[7]),
        .Q(\fbwr_vcntr_reg_n_0_[7] ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[7]_rep 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[7]_rep_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[7]_rep_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[7]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[7]_rep__0_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[7]_rep__0_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* ORIG_CELL_NAME = "fbwr_vcntr_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fbwr_vcntr_reg[7]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(\fbwr_vcntr_reg[7]_0 ),
        .D(\fbwr_vcntr[7]_rep__1_i_1_n_0 ),
        .Q(\fbwr_vcntr_reg[7]_rep__1_n_0 ),
        .R(\fbwr_vcntr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    frame_parity_27m_i_1
       (.I0(sof_27m_synced),
        .I1(clk27mcen),
        .I2(frame_parity_27m_reg_0),
        .O(frame_parity_27m_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    frame_parity_27m_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(frame_parity_27m_i_1_n_0),
        .Q(frame_parity_27m_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0000001F)) 
    hdmi_de_i_1
       (.I0(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I1(\hdmi_vcntr_reg_n_0_[2] ),
        .I2(hdmi_de_i_2_n_0),
        .I3(hdmi_de_i_3_n_0),
        .I4(\hdmi_vcntr_reg_n_0_[9] ),
        .O(hdmi_de0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    hdmi_de_i_2
       (.I0(\hdmi_vcntr_reg_n_0_[8] ),
        .I1(\hdmi_vcntr_reg_n_0_[7] ),
        .I2(\hdmi_vcntr_reg_n_0_[6] ),
        .I3(\hdmi_vcntr_reg_n_0_[5] ),
        .I4(\hdmi_vcntr_reg_n_0_[4] ),
        .I5(\hdmi_vcntr_reg_n_0_[3] ),
        .O(hdmi_de_i_2_n_0));
  LUT6 #(
    .INIT(64'hAA88A888A888A888)) 
    hdmi_de_i_3
       (.I0(\hdmi_hcntr_reg_n_0_[9] ),
        .I1(\hdmi_hcntr_reg_n_0_[8] ),
        .I2(\hdmi_hcntr_reg_n_0_[6] ),
        .I3(\hdmi_hcntr_reg_n_0_[7] ),
        .I4(\hdmi_hcntr_reg_n_0_[5] ),
        .I5(\hdmi_hcntr_reg_n_0_[4] ),
        .O(hdmi_de_i_3_n_0));
  FDRE hdmi_de_reg
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(hdmi_de0),
        .Q(hdmi_de),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \hdmi_hcntr[0]_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg_n_0_[0] ),
        .O(\hdmi_hcntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \hdmi_hcntr[1]_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg[1]_rep__0_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[0] ),
        .O(\hdmi_hcntr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h14)) 
    \hdmi_hcntr[1]_rep__0_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg[1]_rep__0_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[0] ),
        .O(\hdmi_hcntr[1]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h14)) 
    \hdmi_hcntr[1]_rep_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg[1]_rep__0_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[0] ),
        .O(\hdmi_hcntr[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h1444)) 
    \hdmi_hcntr[2]_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg[2]_rep__0_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[0] ),
        .I3(\hdmi_hcntr_reg[1]_rep_n_0 ),
        .O(\hdmi_hcntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1444)) 
    \hdmi_hcntr[2]_rep__0_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg[2]_rep__0_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[0] ),
        .I3(\hdmi_hcntr_reg[1]_rep_n_0 ),
        .O(\hdmi_hcntr[2]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1444)) 
    \hdmi_hcntr[2]_rep_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg[2]_rep__0_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[0] ),
        .I3(\hdmi_hcntr_reg[1]_rep_n_0 ),
        .O(\hdmi_hcntr[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h14444444)) 
    \hdmi_hcntr[3]_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg_n_0_[3] ),
        .I2(\hdmi_hcntr_reg_n_0_[1] ),
        .I3(\hdmi_hcntr_reg_n_0_[2] ),
        .I4(\hdmi_hcntr_reg_n_0_[0] ),
        .O(\hdmi_hcntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444444444444)) 
    \hdmi_hcntr[4]_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg_n_0_[4] ),
        .I2(\hdmi_hcntr_reg_n_0_[3] ),
        .I3(\hdmi_hcntr_reg_n_0_[0] ),
        .I4(\hdmi_hcntr_reg_n_0_[2] ),
        .I5(\hdmi_hcntr_reg_n_0_[1] ),
        .O(\hdmi_hcntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1450505010505050)) 
    \hdmi_hcntr[5]_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr_reg_n_0_[4] ),
        .I2(\hdmi_hcntr_reg_n_0_[5] ),
        .I3(\hdmi_hcntr_reg_n_0_[3] ),
        .I4(\hdmi_hcntr[7]_i_2_n_0 ),
        .I5(\hdmi_hcntr[6]_i_2_n_0 ),
        .O(\hdmi_hcntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A8AAAAAAAAAAAAA)) 
    \hdmi_hcntr[6]_i_1 
       (.I0(\hdmi_hcntr_reg_n_0_[6] ),
        .I1(\hdmi_hcntr[6]_i_2_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[4] ),
        .I3(\hdmi_hcntr_reg_n_0_[5] ),
        .I4(\hdmi_hcntr[7]_i_2_n_0 ),
        .I5(\hdmi_hcntr_reg_n_0_[3] ),
        .O(hdmi_hcntr[6]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \hdmi_hcntr[6]_i_2 
       (.I0(\hdmi_hcntr_reg_n_0_[9] ),
        .I1(\hdmi_hcntr_reg_n_0_[7] ),
        .I2(\hdmi_hcntr_reg_n_0_[8] ),
        .I3(\hdmi_hcntr_reg_n_0_[6] ),
        .O(\hdmi_hcntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hdmi_hcntr[7]_i_1 
       (.I0(\hdmi_hcntr_reg_n_0_[7] ),
        .I1(\hdmi_hcntr_reg_n_0_[6] ),
        .I2(\hdmi_hcntr_reg_n_0_[4] ),
        .I3(\hdmi_hcntr_reg_n_0_[3] ),
        .I4(\hdmi_hcntr[7]_i_2_n_0 ),
        .I5(\hdmi_hcntr_reg_n_0_[5] ),
        .O(hdmi_hcntr[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \hdmi_hcntr[7]_i_2 
       (.I0(\hdmi_hcntr_reg_n_0_[0] ),
        .I1(\hdmi_hcntr_reg_n_0_[2] ),
        .I2(\hdmi_hcntr_reg_n_0_[1] ),
        .O(\hdmi_hcntr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0110101010101010)) 
    \hdmi_hcntr[8]_i_1 
       (.I0(sof_27m_synced),
        .I1(\hdmi_hcntr[8]_i_2_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[8] ),
        .I3(\hdmi_hcntr_reg_n_0_[6] ),
        .I4(\hdmi_hcntr_reg_n_0_[7] ),
        .I5(\hdmi_hcntr[9]_i_3_n_0 ),
        .O(\hdmi_hcntr[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \hdmi_hcntr[8]_i_2 
       (.I0(\hdmi_hcntr_reg_n_0_[3] ),
        .I1(\hdmi_hcntr[7]_i_2_n_0 ),
        .I2(\hdmi_hcntr_reg_n_0_[5] ),
        .I3(\hdmi_hcntr_reg_n_0_[4] ),
        .I4(\hdmi_hcntr[6]_i_2_n_0 ),
        .O(\hdmi_hcntr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hdmi_hcntr[9]_i_1 
       (.I0(clk27mcen),
        .I1(sof_27m_synced),
        .O(frame_parity_27m));
  LUT6 #(
    .INIT(64'h7FFF80004FFF8000)) 
    \hdmi_hcntr[9]_i_2 
       (.I0(\hdmi_hcntr[9]_i_3_n_0 ),
        .I1(\hdmi_hcntr_reg_n_0_[7] ),
        .I2(\hdmi_hcntr_reg_n_0_[6] ),
        .I3(\hdmi_hcntr_reg_n_0_[8] ),
        .I4(\hdmi_hcntr_reg_n_0_[9] ),
        .I5(\hdmi_hcntr[9]_i_4_n_0 ),
        .O(hdmi_hcntr[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \hdmi_hcntr[9]_i_3 
       (.I0(\hdmi_hcntr_reg_n_0_[4] ),
        .I1(\hdmi_hcntr_reg_n_0_[3] ),
        .I2(\hdmi_hcntr_reg_n_0_[0] ),
        .I3(\hdmi_hcntr_reg_n_0_[2] ),
        .I4(\hdmi_hcntr_reg_n_0_[1] ),
        .I5(\hdmi_hcntr_reg_n_0_[5] ),
        .O(\hdmi_hcntr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \hdmi_hcntr[9]_i_4 
       (.I0(\hdmi_hcntr_reg_n_0_[4] ),
        .I1(\hdmi_hcntr_reg_n_0_[5] ),
        .I2(\hdmi_hcntr_reg_n_0_[3] ),
        .I3(\hdmi_hcntr_reg_n_0_[0] ),
        .I4(\hdmi_hcntr_reg_n_0_[2] ),
        .I5(\hdmi_hcntr_reg_n_0_[1] ),
        .O(\hdmi_hcntr[9]_i_4_n_0 ));
  FDRE \hdmi_hcntr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[0]_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "hdmi_hcntr_reg[1]" *) 
  FDRE \hdmi_hcntr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[1]_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg_n_0_[1] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "hdmi_hcntr_reg[1]" *) 
  FDRE \hdmi_hcntr_reg[1]_rep 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[1]_rep_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "hdmi_hcntr_reg[1]" *) 
  FDRE \hdmi_hcntr_reg[1]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[1]_rep__0_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "hdmi_hcntr_reg[2]" *) 
  FDRE \hdmi_hcntr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[2]_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg_n_0_[2] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "hdmi_hcntr_reg[2]" *) 
  FDRE \hdmi_hcntr_reg[2]_rep 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[2]_rep_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "hdmi_hcntr_reg[2]" *) 
  FDRE \hdmi_hcntr_reg[2]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[2]_rep__0_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  FDRE \hdmi_hcntr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[3]_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \hdmi_hcntr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[4]_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \hdmi_hcntr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[5]_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \hdmi_hcntr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(hdmi_hcntr[6]),
        .Q(\hdmi_hcntr_reg_n_0_[6] ),
        .R(frame_parity_27m));
  FDRE \hdmi_hcntr_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(hdmi_hcntr[7]),
        .Q(\hdmi_hcntr_reg_n_0_[7] ),
        .R(frame_parity_27m));
  FDRE \hdmi_hcntr_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\hdmi_hcntr[8]_i_1_n_0 ),
        .Q(\hdmi_hcntr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \hdmi_hcntr_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(hdmi_hcntr[9]),
        .Q(\hdmi_hcntr_reg_n_0_[9] ),
        .R(frame_parity_27m));
  LUT6 #(
    .INIT(64'hFF55FFFFFF7FFF7F)) 
    hdmi_hsync_i_1
       (.I0(\hdmi_hcntr_reg_n_0_[9] ),
        .I1(\hdmi_hcntr_reg_n_0_[7] ),
        .I2(\hdmi_hcntr_reg_n_0_[6] ),
        .I3(hdmi_hsync_i_2_n_0),
        .I4(hdmi_hsync_i_3_n_0),
        .I5(\hdmi_hcntr_reg_n_0_[8] ),
        .O(hdmi_hsync_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000015)) 
    hdmi_hsync_i_2
       (.I0(\hdmi_hcntr_reg_n_0_[8] ),
        .I1(\hdmi_hcntr_reg_n_0_[1] ),
        .I2(\hdmi_hcntr_reg_n_0_[2] ),
        .I3(\hdmi_hcntr_reg_n_0_[4] ),
        .I4(\hdmi_hcntr_reg_n_0_[3] ),
        .I5(\hdmi_hcntr_reg_n_0_[5] ),
        .O(hdmi_hsync_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    hdmi_hsync_i_3
       (.I0(\hdmi_hcntr_reg_n_0_[7] ),
        .I1(\hdmi_hcntr_reg_n_0_[6] ),
        .I2(\hdmi_hcntr_reg_n_0_[5] ),
        .I3(\hdmi_hcntr_reg_n_0_[3] ),
        .I4(\hdmi_hcntr_reg_n_0_[4] ),
        .I5(\hdmi_hcntr[7]_i_2_n_0 ),
        .O(hdmi_hsync_i_3_n_0));
  FDRE hdmi_hsync_reg
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(hdmi_hsync_i_1_n_0),
        .Q(i_CONTROL[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BFFFFFFF)) 
    \hdmi_vcntr[0]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[7] ),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(\hdmi_vcntr[2]_i_2_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFBFFF0000)) 
    \hdmi_vcntr[1]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[7] ),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(\hdmi_vcntr[2]_i_2_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr_reg_n_0_[1] ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFBFFF0000)) 
    \hdmi_vcntr[1]_rep__0_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[7] ),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(\hdmi_vcntr[2]_i_2_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr_reg_n_0_[1] ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[1]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFBFFF0000)) 
    \hdmi_vcntr[1]_rep__1_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[7] ),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(\hdmi_vcntr[2]_i_2_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr_reg_n_0_[1] ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[1]_rep__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFBFFF0000)) 
    \hdmi_vcntr[1]_rep_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[7] ),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(\hdmi_vcntr[2]_i_2_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr_reg_n_0_[1] ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF00BF00FF00)) 
    \hdmi_vcntr[2]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[7] ),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(\hdmi_vcntr[2]_i_2_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    \hdmi_vcntr[2]_i_2 
       (.I0(\hdmi_vcntr_reg_n_0_[6] ),
        .I1(\hdmi_vcntr_reg_n_0_[7] ),
        .I2(\hdmi_vcntr_reg_n_0_[8] ),
        .I3(\hdmi_vcntr_reg_n_0_[3] ),
        .I4(\hdmi_vcntr_reg_n_0_[5] ),
        .I5(\hdmi_vcntr_reg_n_0_[4] ),
        .O(\hdmi_vcntr[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0CCC6CCC)) 
    \hdmi_vcntr[3]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[0] ),
        .I1(\hdmi_vcntr_reg_n_0_[3] ),
        .I2(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr[3]_i_2_n_0 ),
        .O(\hdmi_vcntr[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \hdmi_vcntr[3]_i_2 
       (.I0(\hdmi_vcntr[2]_i_2_n_0 ),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(\hdmi_vcntr_reg_n_0_[7] ),
        .O(\hdmi_vcntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hdmi_vcntr[4]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[4] ),
        .I1(\hdmi_vcntr_reg_n_0_[0] ),
        .I2(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[3] ),
        .I4(\hdmi_vcntr_reg_n_0_[2] ),
        .O(\hdmi_vcntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hdmi_vcntr[5]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[5] ),
        .I1(\hdmi_vcntr_reg_n_0_[2] ),
        .I2(\hdmi_vcntr_reg_n_0_[3] ),
        .I3(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I4(\hdmi_vcntr_reg_n_0_[0] ),
        .I5(\hdmi_vcntr_reg_n_0_[4] ),
        .O(\hdmi_vcntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hdmi_vcntr[6]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[6] ),
        .I1(\hdmi_vcntr_reg_n_0_[3] ),
        .I2(\hdmi_vcntr_reg_n_0_[4] ),
        .I3(\hdmi_vcntr_reg_n_0_[5] ),
        .I4(\hdmi_vcntr[6]_i_2_n_0 ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdmi_vcntr[6]_i_2 
       (.I0(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I1(\hdmi_vcntr_reg_n_0_[2] ),
        .O(\hdmi_vcntr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \hdmi_vcntr[7]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[7] ),
        .I1(\hdmi_vcntr[9]_i_3_n_0 ),
        .I2(\hdmi_vcntr_reg_n_0_[6] ),
        .O(\hdmi_vcntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hdmi_vcntr[8]_i_1 
       (.I0(\hdmi_vcntr_reg_n_0_[8] ),
        .I1(\hdmi_vcntr_reg_n_0_[6] ),
        .I2(\hdmi_vcntr[9]_i_3_n_0 ),
        .I3(\hdmi_vcntr_reg_n_0_[7] ),
        .O(\hdmi_vcntr[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \hdmi_vcntr[9]_i_1 
       (.I0(\hdmi_hcntr[8]_i_2_n_0 ),
        .I1(clk27mcen),
        .O(\hdmi_vcntr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000080007FFF8000)) 
    \hdmi_vcntr[9]_i_2 
       (.I0(\hdmi_vcntr_reg_n_0_[8] ),
        .I1(\hdmi_vcntr_reg_n_0_[7] ),
        .I2(\hdmi_vcntr_reg_n_0_[6] ),
        .I3(\hdmi_vcntr[9]_i_3_n_0 ),
        .I4(\hdmi_vcntr_reg_n_0_[9] ),
        .I5(\hdmi_vcntr[9]_i_4_n_0 ),
        .O(\hdmi_vcntr[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \hdmi_vcntr[9]_i_3 
       (.I0(\hdmi_vcntr_reg_n_0_[0] ),
        .I1(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I2(\hdmi_vcntr_reg_n_0_[2] ),
        .I3(\hdmi_vcntr_reg_n_0_[5] ),
        .I4(\hdmi_vcntr_reg_n_0_[4] ),
        .I5(\hdmi_vcntr_reg_n_0_[3] ),
        .O(\hdmi_vcntr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \hdmi_vcntr[9]_i_4 
       (.I0(\hdmi_vcntr[2]_i_2_n_0 ),
        .I1(\hdmi_vcntr_reg_n_0_[7] ),
        .I2(\hdmi_vcntr_reg_n_0_[8] ),
        .I3(\hdmi_vcntr_reg_n_0_[2] ),
        .I4(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I5(\hdmi_vcntr_reg_n_0_[0] ),
        .O(\hdmi_vcntr[9]_i_4_n_0 ));
  FDRE \hdmi_vcntr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[0]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[0] ),
        .R(frame_parity_27m));
  (* ORIG_CELL_NAME = "hdmi_vcntr_reg[1]" *) 
  FDRE \hdmi_vcntr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[1]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[1] ),
        .R(frame_parity_27m));
  (* ORIG_CELL_NAME = "hdmi_vcntr_reg[1]" *) 
  FDRE \hdmi_vcntr_reg[1]_rep 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[1]_rep_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg[1]_rep_n_0 ),
        .R(frame_parity_27m));
  (* ORIG_CELL_NAME = "hdmi_vcntr_reg[1]" *) 
  FDRE \hdmi_vcntr_reg[1]_rep__0 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[1]_rep__0_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .R(frame_parity_27m));
  (* ORIG_CELL_NAME = "hdmi_vcntr_reg[1]" *) 
  FDRE \hdmi_vcntr_reg[1]_rep__1 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[1]_rep__1_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg[1]_rep__1_n_0 ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[2]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[2] ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[3]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[3] ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[4]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[4] ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[5]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[5] ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[6]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[6] ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[7]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[7] ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[8]_i_1_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[8] ),
        .R(frame_parity_27m));
  FDRE \hdmi_vcntr_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\hdmi_vcntr[9]_i_1_n_0 ),
        .D(\hdmi_vcntr[9]_i_2_n_0 ),
        .Q(\hdmi_vcntr_reg_n_0_[9] ),
        .R(frame_parity_27m));
  LUT6 #(
    .INIT(64'h3030747474444444)) 
    hdmi_vsync_i_1
       (.I0(hdmi_vsync_i_2_n_0),
        .I1(\hdmi_vcntr_reg_n_0_[9] ),
        .I2(hdmi_de_i_2_n_0),
        .I3(\hdmi_vcntr_reg_n_0_[0] ),
        .I4(\hdmi_vcntr_reg[1]_rep__0_n_0 ),
        .I5(\hdmi_vcntr_reg_n_0_[2] ),
        .O(hdmi_vsync0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hdmi_vsync_i_2
       (.I0(\hdmi_vcntr_reg_n_0_[3] ),
        .I1(\hdmi_vcntr_reg_n_0_[4] ),
        .I2(\hdmi_vcntr_reg_n_0_[6] ),
        .I3(\hdmi_vcntr_reg_n_0_[5] ),
        .I4(\hdmi_vcntr_reg_n_0_[8] ),
        .I5(\hdmi_vcntr_reg_n_0_[7] ),
        .O(hdmi_vsync_i_2_n_0));
  FDRE hdmi_vsync_reg
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(hdmi_vsync0),
        .Q(i_CONTROL[1]),
        .R(1'b0));
  FDRE \sof_27m_dlyd_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\sof_27m_dlyd_reg[0]_0 ),
        .Q(sof_27m_dlyd[0]),
        .R(1'b0));
  FDRE \sof_27m_dlyd_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(sof_27m_dlyd[0]),
        .Q(sof_27m_dlyd[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    sof_27m_synced_i_1
       (.I0(sof_27m_synced),
        .I1(sof_27m_dlyd[1]),
        .I2(clk27mcen),
        .I3(sof_27m_dlyd[0]),
        .O(sof_27m_synced_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sof_27m_synced_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(sof_27m_synced_i_1_n_0),
        .Q(sof_27m_synced),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    tmds_clk_i_1
       (.I0(\tmds_ringcntr_reg[4]__0_n_0 ),
        .I1(tmds_clk),
        .I2(p_0_in1_in),
        .O(tmds_clk_i_1_n_0));
  FDRE tmds_clk_reg
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(tmds_clk_i_1_n_0),
        .Q(tmds_clk),
        .R(1'b0));
  (* srl_bus_name = "\inst/hdmi_main/tmds_ringcntr_reg " *) 
  (* srl_name = "\inst/hdmi_main/tmds_ringcntr_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \tmds_ringcntr_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(i_EMU_TMDSCLK),
        .D(p_0_in1_in),
        .Q(\tmds_ringcntr_reg[3]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tmds_ringcntr_reg[4]__0 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_ringcntr_reg[3]_srl4_n_0 ),
        .Q(\tmds_ringcntr_reg[4]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "\inst/hdmi_main/tmds_ringcntr_reg " *) 
  (* srl_name = "\inst/hdmi_main/tmds_ringcntr_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \tmds_ringcntr_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(i_EMU_TMDSCLK),
        .D(\tmds_ringcntr_reg[4]__0_n_0 ),
        .Q(\tmds_ringcntr_reg[8]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tmds_ringcntr_reg[9]__0 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_ringcntr_reg[8]_srl4_n_0 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[0]_i_1 
       (.I0(encoder_b_n_17),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[1]),
        .O(\tmds_shifter_blue[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[1]_i_1 
       (.I0(encoder_b_n_16),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[2]),
        .O(\tmds_shifter_blue[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[2]_i_1 
       (.I0(encoder_b_n_15),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[3]),
        .O(\tmds_shifter_blue[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[3]_i_1 
       (.I0(encoder_b_n_14),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[4]),
        .O(\tmds_shifter_blue[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[4]_i_1 
       (.I0(encoder_b_n_13),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[5]),
        .O(\tmds_shifter_blue[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[5]_i_1 
       (.I0(encoder_b_n_12),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[6]),
        .O(\tmds_shifter_blue[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[6]_i_1 
       (.I0(encoder_b_n_11),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[7]),
        .O(\tmds_shifter_blue[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[7]_i_1 
       (.I0(encoder_b_n_10),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[8]),
        .O(\tmds_shifter_blue[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_blue[8]_i_1 
       (.I0(encoder_b_n_9),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_blue__0[9]),
        .O(\tmds_shifter_blue[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmds_shifter_blue[9]_i_1 
       (.I0(p_0_in1_in),
        .I1(encoder_b_n_8),
        .O(\tmds_shifter_blue[9]_i_1_n_0 ));
  FDRE \tmds_shifter_blue_reg[0] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[0]_i_1_n_0 ),
        .Q(tmds_shifter_blue),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[1] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[1]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[1]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[2] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[2]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[2]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[3] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[3]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[3]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[4] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[4]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[4]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[5] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[5]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[5]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[6] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[6]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[6]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[7] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[7]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[7]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[8] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[8]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[8]),
        .R(1'b0));
  FDRE \tmds_shifter_blue_reg[9] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_blue[9]_i_1_n_0 ),
        .Q(tmds_shifter_blue__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[0]_i_1 
       (.I0(encoder_g_n_9),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[1]),
        .O(\tmds_shifter_green[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[1]_i_1 
       (.I0(encoder_g_n_6),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[2]),
        .O(\tmds_shifter_green[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[2]_i_1 
       (.I0(encoder_g_n_13),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[3]),
        .O(\tmds_shifter_green[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[3]_i_1 
       (.I0(encoder_g_n_5),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[4]),
        .O(\tmds_shifter_green[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[4]_i_1 
       (.I0(encoder_g_n_12),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[5]),
        .O(\tmds_shifter_green[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[5]_i_1 
       (.I0(encoder_g_n_8),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[6]),
        .O(\tmds_shifter_green[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[6]_i_1 
       (.I0(encoder_g_n_11),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[7]),
        .O(\tmds_shifter_green[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[7]_i_1 
       (.I0(encoder_g_n_7),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[8]),
        .O(\tmds_shifter_green[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_green[8]_i_1 
       (.I0(encoder_g_n_10),
        .I1(p_0_in1_in),
        .I2(tmds_shifter_green__0[9]),
        .O(\tmds_shifter_green[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmds_shifter_green[9]_i_1 
       (.I0(p_0_in1_in),
        .I1(encoder_g_n_13),
        .O(\tmds_shifter_green[9]_i_1_n_0 ));
  FDRE \tmds_shifter_green_reg[0] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[0]_i_1_n_0 ),
        .Q(tmds_shifter_green),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[1] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[1]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[1]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[2] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[2]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[2]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[3] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[3]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[3]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[4] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[4]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[4]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[5] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[5]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[5]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[6] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[6]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[6]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[7] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[7]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[7]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[8] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[8]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[8]),
        .R(1'b0));
  FDRE \tmds_shifter_green_reg[9] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_green[9]_i_1_n_0 ),
        .Q(tmds_shifter_green__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[0]_i_1 
       (.I0(o_TMDS[0]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[1] ),
        .O(\tmds_shifter_red[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[1]_i_1 
       (.I0(o_TMDS[1]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[2] ),
        .O(\tmds_shifter_red[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[2]_i_1 
       (.I0(o_TMDS[2]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[3] ),
        .O(\tmds_shifter_red[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[3]_i_1 
       (.I0(o_TMDS[3]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[4] ),
        .O(\tmds_shifter_red[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[4]_i_1 
       (.I0(o_TMDS[4]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[5] ),
        .O(\tmds_shifter_red[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[5]_i_1 
       (.I0(o_TMDS[5]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[6] ),
        .O(\tmds_shifter_red[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[6]_i_1 
       (.I0(o_TMDS[6]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[7] ),
        .O(\tmds_shifter_red[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[7]_i_1 
       (.I0(o_TMDS[7]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[8] ),
        .O(\tmds_shifter_red[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmds_shifter_red[8]_i_1 
       (.I0(o_TMDS[8]),
        .I1(p_0_in1_in),
        .I2(\tmds_shifter_red_reg_n_0_[9] ),
        .O(\tmds_shifter_red[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmds_shifter_red[9]_i_1 
       (.I0(p_0_in1_in),
        .I1(o_TMDS[2]),
        .O(\tmds_shifter_red[9]_i_1_n_0 ));
  FDRE \tmds_shifter_red_reg[0] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[0]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[1] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[1]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[2] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[2]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[3] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[3]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[4] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[4]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[5] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[5]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[6] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[6]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[7] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[7]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[8] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[8]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmds_shifter_red_reg[9] 
       (.C(i_EMU_TMDSCLK),
        .CE(1'b1),
        .D(\tmds_shifter_red[9]_i_1_n_0 ),
        .Q(\tmds_shifter_red_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gfx_top" *) 
module termprj_top_gfx_top_0_0_gfx_top
   (o_AXI_CPU_DIN,
    o_TMDS_p,
    o_TMDS_n,
    o_TMDSCLK_p,
    o_TMDSCLK_n,
    o_AXI_CPU_VBLANK_IRQ,
    o_AXI_CPU_BUSY,
    i_EMU_MCLK,
    i_EMU_TMDSCLK,
    i_MRST_n,
    i_AXI_CPU_COMMAND,
    i_AXI_CPU_ADDR,
    i_AXI_CPU_DOUT);
  output [15:0]o_AXI_CPU_DIN;
  output [2:0]o_TMDS_p;
  output [2:0]o_TMDS_n;
  output o_TMDSCLK_p;
  output o_TMDSCLK_n;
  output o_AXI_CPU_VBLANK_IRQ;
  output o_AXI_CPU_BUSY;
  input i_EMU_MCLK;
  input i_EMU_TMDSCLK;
  input i_MRST_n;
  input [31:0]i_AXI_CPU_COMMAND;
  input [14:0]i_AXI_CPU_ADDR;
  input [15:0]i_AXI_CPU_DOUT;

  wire [10:0]CD;
  wire CHACS_n;
  wire CHAMPX2;
  wire [11:0]CPU_ADDR;
  wire [15:0]CPU_DOUT;
  wire CPU_LDS_n;
  wire [3:0]PR;
  wire TIMING_F;
  wire VSYNC;
  wire [0:0]bridge_fsm_state;
  wire \cen_register_reg_n_0_[0] ;
  wire charramu_en;
  wire clear;
  wire [2:0]clock_counter_6;
  wire \clock_counter_6[0]_i_1__0_n_0 ;
  wire \clock_counter_6[1]_i_1__0_n_0 ;
  wire \clock_counter_6[2]_i_1__0_n_0 ;
  wire cpu_main_n_19;
  wire cpu_main_n_20;
  wire cpu_main_n_34;
  wire cpu_main_n_35;
  wire cpu_main_n_36;
  wire cpu_main_n_37;
  wire cpu_main_n_38;
  wire cpu_main_n_39;
  wire cpu_main_n_41;
  wire cpu_main_n_42;
  wire cpu_main_n_43;
  wire cpu_main_n_44;
  wire cpu_main_n_45;
  wire cpu_main_n_46;
  wire cpu_main_n_47;
  wire cpu_main_n_48;
  wire cpu_main_n_49;
  wire cpu_main_n_50;
  wire cpu_main_n_51;
  wire cpu_main_n_52;
  wire dtack2_n__0;
  wire end_of_line_reg_n_0;
  wire [14:0]gfx_video;
  wire [1:0]hcounter;
  wire [7:6]hcounter__0;
  wire hdmi_main_n_8;
  wire [14:0]i_AXI_CPU_ADDR;
  wire [31:0]i_AXI_CPU_COMMAND;
  wire [15:0]i_AXI_CPU_DOUT;
  wire i_EMU_MCLK;
  wire i_EMU_TMDSCLK;
  wire [31:5]i_GFXDATA;
  wire i_MRST_n;
  wire o_AXI_CPU_BUSY;
  wire [15:0]o_AXI_CPU_DIN;
  wire o_AXI_CPU_VBLANK_IRQ;
  wire o_TMDSCLK_n;
  wire o_TMDSCLK_p;
  wire [2:0]o_TMDS_n;
  wire [2:0]o_TMDS_p;
  wire p_0_in16_in;
  wire p_0_in17_in;
  wire [0:0]p_1_in;
  wire p_1_in_0;
  wire p_7_in;
  wire [14:0]rgblatch;
  wire start_of_frame_reg_n_0;
  wire \tilemapsr_main/B_PIXEL0 ;
  wire video_main_n_100;
  wire video_main_n_101;
  wire video_main_n_102;
  wire video_main_n_103;
  wire video_main_n_104;
  wire video_main_n_105;
  wire video_main_n_106;
  wire video_main_n_34;
  wire video_main_n_36;
  wire video_main_n_37;
  wire video_main_n_38;
  wire video_main_n_39;
  wire video_main_n_40;
  wire video_main_n_43;
  wire video_main_n_44;
  wire video_main_n_45;
  wire video_main_n_46;
  wire video_main_n_47;
  wire video_main_n_48;
  wire video_main_n_49;
  wire video_main_n_5;
  wire video_main_n_50;
  wire video_main_n_51;
  wire video_main_n_52;
  wire video_main_n_53;
  wire video_main_n_54;
  wire video_main_n_56;
  wire video_main_n_59;
  wire video_main_n_6;
  wire video_main_n_60;
  wire video_main_n_61;
  wire video_main_n_62;
  wire video_main_n_63;
  wire video_main_n_64;
  wire video_main_n_65;
  wire video_main_n_66;
  wire video_main_n_67;
  wire video_main_n_68;
  wire video_main_n_7;
  wire video_main_n_70;
  wire video_main_n_71;
  wire video_main_n_72;
  wire video_main_n_73;
  wire video_main_n_8;
  wire video_main_n_89;
  wire video_main_n_90;
  wire video_main_n_91;
  wire video_main_n_92;
  wire video_main_n_93;
  wire video_main_n_94;
  wire video_main_n_95;
  wire video_main_n_96;
  wire video_main_n_97;
  wire video_main_n_98;
  wire video_main_n_99;
  wire vsync_dlyd;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \cen_register[0]_i_1 
       (.I0(clock_counter_6[0]),
        .I1(clock_counter_6[2]),
        .I2(clock_counter_6[1]),
        .O(p_1_in));
  FDSE #(
    .INIT(1'b1)) 
    \cen_register_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\cen_register_reg_n_0_[0] ),
        .S(cpu_main_n_44));
  LUT3 #(
    .INIT(8'h13)) 
    \clock_counter_6[0]_i_1__0 
       (.I0(clock_counter_6[1]),
        .I1(clock_counter_6[0]),
        .I2(clock_counter_6[2]),
        .O(\clock_counter_6[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \clock_counter_6[1]_i_1__0 
       (.I0(i_MRST_n),
        .I1(clock_counter_6[2]),
        .I2(clock_counter_6[0]),
        .I3(clock_counter_6[1]),
        .O(\clock_counter_6[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h18)) 
    \clock_counter_6[2]_i_1__0 
       (.I0(clock_counter_6[1]),
        .I1(clock_counter_6[0]),
        .I2(clock_counter_6[2]),
        .O(\clock_counter_6[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \clock_counter_6_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\clock_counter_6[0]_i_1__0_n_0 ),
        .Q(clock_counter_6[0]),
        .S(cpu_main_n_44));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_6_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\clock_counter_6[1]_i_1__0_n_0 ),
        .Q(clock_counter_6[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \clock_counter_6_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\clock_counter_6[2]_i_1__0_n_0 ),
        .Q(clock_counter_6[2]),
        .S(cpu_main_n_44));
  termprj_top_gfx_top_0_0_gfx_cpu cpu_main
       (.B_PIXEL0(\tilemapsr_main/B_PIXEL0 ),
        .CHACS_n(CHACS_n),
        .CHAMPX2(CHAMPX2),
        .CPU_DOUT(CPU_DOUT),
        .CPU_LDS_n(CPU_LDS_n),
        .D({i_GFXDATA[31:24],i_GFXDATA[15:7],i_GFXDATA[5]}),
        .DOBDO({PR,video_main_n_5,video_main_n_6,video_main_n_7,video_main_n_8}),
        .\FSM_sequential_bridge_fsm_state_reg[0]_0 (bridge_fsm_state),
        .Q({hcounter__0,hcounter}),
        .RAM_reg(p_1_in_0),
        .RAM_reg_0(CD),
        .RAM_reg_1(video_main_n_91),
        .RAM_reg_1_0(video_main_n_59),
        .\ROW_ADDR_reg[6]_rep ({video_main_n_36,video_main_n_37,video_main_n_38,video_main_n_39}),
        .SR(cpu_main_n_44),
        .TIMING_F(TIMING_F),
        .WEA(cpu_main_n_19),
        .\async_addr_reg[0]_0 (cpu_main_n_35),
        .\async_addr_reg[0]_1 (cpu_main_n_46),
        .\async_addr_reg[0]_2 (\cen_register_reg_n_0_[0] ),
        .\async_addr_reg[0]_3 ({p_0_in17_in,p_0_in16_in}),
        .\async_addr_reg[11]_0 (CPU_ADDR),
        .\async_cs_n_reg[0]_0 (cpu_main_n_37),
        .\async_cs_n_reg[0]_1 (video_main_n_72),
        .\async_cs_n_reg[0]_2 (video_main_n_73),
        .\async_cs_n_reg[0]_3 (video_main_n_71),
        .\async_cs_n_reg[1]_0 (cpu_main_n_36),
        .\async_cs_n_reg[1]_1 (cpu_main_n_38),
        .\async_cs_n_reg[1]_2 (cpu_main_n_45),
        .\async_cs_n_reg[2]_0 (cpu_main_n_34),
        .\async_cs_n_reg[5]_0 (cpu_main_n_39),
        .\async_din[0]_i_3 (video_main_n_68),
        .\async_din_reg[0]_0 (video_main_n_60),
        .\async_din_reg[0]_1 (video_main_n_40),
        .\async_din_reg[1]_0 (video_main_n_61),
        .\async_din_reg[2]_0 (video_main_n_62),
        .\async_din_reg[3]_0 (video_main_n_63),
        .\async_din_reg[4]_0 (video_main_n_64),
        .\async_din_reg[5]_0 (video_main_n_66),
        .\async_din_reg[6]_0 (video_main_n_65),
        .\async_din_reg[7]_0 ({video_main_n_89,video_main_n_90}),
        .\async_din_reg[7]_1 (video_main_n_67),
        .async_rw_reg_0(cpu_main_n_42),
        .async_rw_reg_1(cpu_main_n_43),
        .async_rw_reg_2(video_main_n_70),
        .charramu_en(charramu_en),
        .dtack2_n__0(dtack2_n__0),
        .dtack2_n_reg_0(video_main_n_104),
        .\horizontal_counter_reg[1] (cpu_main_n_41),
        .\horizontal_counter_reg[6] (cpu_main_n_52),
        .\horizontal_counter_reg[7] (cpu_main_n_51),
        .i_AXI_CPU_ADDR(i_AXI_CPU_ADDR),
        .i_AXI_CPU_COMMAND(i_AXI_CPU_COMMAND),
        .i_AXI_CPU_DOUT(i_AXI_CPU_DOUT),
        .i_EMU_MCLK(i_EMU_MCLK),
        .i_MRST_n(i_MRST_n),
        .o_AXI_CPU_BUSY(o_AXI_CPU_BUSY),
        .o_AXI_CPU_DIN(o_AXI_CPU_DIN),
        .o_DOUT0(cpu_main_n_20),
        .\rgblatch_reg[14]_0 (rgblatch),
        .\vertical_counter_reg[0] (cpu_main_n_50),
        .\vertical_counter_reg[1] (cpu_main_n_49),
        .\vertical_counter_reg[2] (cpu_main_n_48),
        .\vertical_counter_reg[3] (cpu_main_n_47));
  FDRE end_of_line_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(video_main_n_105),
        .Q(end_of_line_reg_n_0),
        .R(1'b0));
  termprj_top_gfx_top_0_0_gfx_hdmi hdmi_main
       (.RAM_reg_0_1(video_main_n_52),
        .RAM_reg_0_10(video_main_n_46),
        .RAM_reg_0_11({video_main_n_94,video_main_n_95}),
        .RAM_reg_0_11_0(video_main_n_45),
        .RAM_reg_0_14({video_main_n_43,video_main_n_44}),
        .RAM_reg_0_3({video_main_n_53,video_main_n_54}),
        .RAM_reg_0_4(video_main_n_102),
        .RAM_reg_0_6(video_main_n_48),
        .RAM_reg_0_7({video_main_n_98,video_main_n_99}),
        .RAM_reg_0_8({video_main_n_49,video_main_n_50}),
        .RAM_reg_1_0(video_main_n_51),
        .RAM_reg_1_10(video_main_n_93),
        .RAM_reg_1_13(video_main_n_92),
        .RAM_reg_1_4(video_main_n_103),
        .RAM_reg_1_5(video_main_n_96),
        .RAM_reg_1_5_0(video_main_n_47),
        .RAM_reg_1_6(video_main_n_97),
        .WEA({video_main_n_100,video_main_n_101}),
        .clear(clear),
        .\fbwr_vcntr_reg[0]_0 (video_main_n_34),
        .\fbwr_vcntr_reg[7]_0 (video_main_n_56),
        .frame_parity_27m_reg_0(hdmi_main_n_8),
        .i_DIN(gfx_video),
        .i_EMU_MCLK(i_EMU_MCLK),
        .i_EMU_TMDSCLK(i_EMU_TMDSCLK),
        .o_TMDSCLK_n(o_TMDSCLK_n),
        .o_TMDSCLK_p(o_TMDSCLK_p),
        .o_TMDS_n(o_TMDS_n),
        .o_TMDS_p(o_TMDS_p),
        .p_7_in(p_7_in),
        .\sof_27m_dlyd_reg[0]_0 (start_of_frame_reg_n_0));
  FDRE start_of_frame_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(video_main_n_106),
        .Q(start_of_frame_reg_n_0),
        .R(1'b0));
  termprj_top_gfx_top_0_0_gfx_video video_main
       (.B_PIXEL0(\tilemapsr_main/B_PIXEL0 ),
        .CHACS_n(CHACS_n),
        .CHAMPX2(CHAMPX2),
        .CPU_DOUT(CPU_DOUT),
        .CPU_LDS_n(CPU_LDS_n),
        .D({i_GFXDATA[31:24],i_GFXDATA[15:7],i_GFXDATA[5]}),
        .DOBDO({PR,video_main_n_5,video_main_n_6,video_main_n_7,video_main_n_8}),
        .Q({hcounter__0,hcounter}),
        .RAM_reg(video_main_n_66),
        .RAM_reg_0(video_main_n_60),
        .RAM_reg_0_0(video_main_n_61),
        .RAM_reg_0_1(video_main_n_64),
        .RAM_reg_0_14(hdmi_main_n_8),
        .RAM_reg_0_2(cpu_main_n_42),
        .RAM_reg_0_3(cpu_main_n_43),
        .RAM_reg_0_4(rgblatch),
        .RAM_reg_1(video_main_n_62),
        .RAM_reg_1_0(video_main_n_63),
        .RAM_reg_1_1(video_main_n_65),
        .RAM_reg_1_2(cpu_main_n_34),
        .RAM_reg_2(video_main_n_67),
        .RAM_reg_3(cpu_main_n_39),
        .RAM_reg_4(cpu_main_n_41),
        .RAM_reg_5(cpu_main_n_38),
        .RAM_reg_6(CPU_ADDR),
        .\REGISTER_reg[7] ({video_main_n_89,video_main_n_90}),
        .\ROW_ADDR_reg[1]_rep (cpu_main_n_52),
        .\ROW_ADDR_reg[2]_rep (cpu_main_n_51),
        .\ROW_ADDR_reg[3]_rep (cpu_main_n_50),
        .\ROW_ADDR_reg[4]_rep (cpu_main_n_49),
        .\ROW_ADDR_reg[5]_rep (cpu_main_n_48),
        .\ROW_ADDR_reg[6]_rep (cpu_main_n_47),
        .SR(cpu_main_n_44),
        .TIMING_E_reg_0({video_main_n_43,video_main_n_44}),
        .TIMING_E_reg_1(video_main_n_45),
        .TIMING_E_reg_10(video_main_n_93),
        .TIMING_E_reg_11({video_main_n_94,video_main_n_95}),
        .TIMING_E_reg_12(video_main_n_96),
        .TIMING_E_reg_13(video_main_n_97),
        .TIMING_E_reg_14({video_main_n_98,video_main_n_99}),
        .TIMING_E_reg_15({video_main_n_100,video_main_n_101}),
        .TIMING_E_reg_16(video_main_n_102),
        .TIMING_E_reg_17(video_main_n_103),
        .TIMING_E_reg_2(video_main_n_46),
        .TIMING_E_reg_3(video_main_n_47),
        .TIMING_E_reg_4(video_main_n_48),
        .TIMING_E_reg_5({video_main_n_49,video_main_n_50}),
        .TIMING_E_reg_6(video_main_n_51),
        .TIMING_E_reg_7(video_main_n_52),
        .TIMING_E_reg_8({video_main_n_53,video_main_n_54}),
        .TIMING_E_reg_9(video_main_n_92),
        .TIMING_F(TIMING_F),
        .\TIMING_SR_reg[2]_0 (p_1_in_0),
        .WEA(cpu_main_n_19),
        .\async_din[0]_i_2 (cpu_main_n_45),
        .\async_din[0]_i_2_0 (cpu_main_n_35),
        .\async_din_reg[6] (cpu_main_n_37),
        .\async_din_reg[6]_0 (cpu_main_n_46),
        .\async_din_reg[6]_1 (cpu_main_n_36),
        .async_rw_reg(bridge_fsm_state),
        .async_uds_n_reg(video_main_n_104),
        .\cen_register_reg[0]_0 (video_main_n_72),
        .\cen_register_reg[0]_1 (video_main_n_73),
        .\cen_register_reg[2]_0 (video_main_n_40),
        .\cen_register_reg[2]_1 (video_main_n_70),
        .\cen_register_reg[3]_0 ({p_0_in17_in,p_0_in16_in}),
        .\cen_register_reg[3]_1 (video_main_n_71),
        .charramu_en(charramu_en),
        .charramu_en_reg_0(\cen_register_reg_n_0_[0] ),
        .clear(clear),
        .dtack2_n__0(dtack2_n__0),
        .end_of_line_reg(video_main_n_56),
        .end_of_line_reg_0(video_main_n_105),
        .end_of_line_reg_1(end_of_line_reg_n_0),
        .\horizontal_counter_reg[1] (video_main_n_68),
        .i_DIN(gfx_video),
        .i_EMU_MCLK(i_EMU_MCLK),
        .i_MRST_n(i_MRST_n),
        .o_AXI_CPU_VBLANK_IRQ(o_AXI_CPU_VBLANK_IRQ),
        .\o_CD_reg[10] (CD),
        .o_DOUT0(cpu_main_n_20),
        .p_7_in(p_7_in),
        .prev_cas_reg(video_main_n_59),
        .prev_cas_reg_0(video_main_n_91),
        .start_of_frame_reg(video_main_n_34),
        .start_of_frame_reg_0(video_main_n_106),
        .start_of_frame_reg_1(start_of_frame_reg_n_0),
        .\vertical_counter_reg[8] ({VSYNC,video_main_n_36,video_main_n_37,video_main_n_38,video_main_n_39}),
        .vsync_dlyd(vsync_dlyd));
  FDRE vsync_dlyd_reg
       (.C(i_EMU_MCLK),
        .CE(\tilemapsr_main/B_PIXEL0 ),
        .D(VSYNC),
        .Q(vsync_dlyd),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gfx_video" *) 
module termprj_top_gfx_top_0_0_gfx_video
   (B_PIXEL0,
    DOBDO,
    Q,
    CHAMPX2,
    D,
    TIMING_F,
    charramu_en,
    start_of_frame_reg,
    \vertical_counter_reg[8] ,
    \cen_register_reg[2]_0 ,
    \cen_register_reg[3]_0 ,
    TIMING_E_reg_0,
    TIMING_E_reg_1,
    TIMING_E_reg_2,
    TIMING_E_reg_3,
    TIMING_E_reg_4,
    TIMING_E_reg_5,
    TIMING_E_reg_6,
    TIMING_E_reg_7,
    TIMING_E_reg_8,
    clear,
    end_of_line_reg,
    p_7_in,
    \TIMING_SR_reg[2]_0 ,
    prev_cas_reg,
    RAM_reg_0,
    RAM_reg_0_0,
    RAM_reg_1,
    RAM_reg_1_0,
    RAM_reg_0_1,
    RAM_reg_1_1,
    RAM_reg,
    RAM_reg_2,
    \horizontal_counter_reg[1] ,
    o_AXI_CPU_VBLANK_IRQ,
    \cen_register_reg[2]_1 ,
    \cen_register_reg[3]_1 ,
    \cen_register_reg[0]_0 ,
    \cen_register_reg[0]_1 ,
    i_DIN,
    \REGISTER_reg[7] ,
    prev_cas_reg_0,
    TIMING_E_reg_9,
    TIMING_E_reg_10,
    TIMING_E_reg_11,
    TIMING_E_reg_12,
    TIMING_E_reg_13,
    TIMING_E_reg_14,
    TIMING_E_reg_15,
    TIMING_E_reg_16,
    TIMING_E_reg_17,
    async_uds_n_reg,
    end_of_line_reg_0,
    start_of_frame_reg_0,
    \o_CD_reg[10] ,
    i_EMU_MCLK,
    RAM_reg_3,
    CPU_DOUT,
    RAM_reg_4,
    WEA,
    RAM_reg_5,
    RAM_reg_0_2,
    o_DOUT0,
    RAM_reg_0_3,
    RAM_reg_1_2,
    SR,
    i_MRST_n,
    start_of_frame_reg_1,
    charramu_en_reg_0,
    async_rw_reg,
    RAM_reg_0_14,
    end_of_line_reg_1,
    RAM_reg_6,
    \ROW_ADDR_reg[1]_rep ,
    \ROW_ADDR_reg[2]_rep ,
    \ROW_ADDR_reg[4]_rep ,
    \ROW_ADDR_reg[6]_rep ,
    \async_din_reg[6] ,
    \async_din_reg[6]_0 ,
    \async_din_reg[6]_1 ,
    \async_din[0]_i_2 ,
    \async_din[0]_i_2_0 ,
    CHACS_n,
    RAM_reg_0_4,
    \ROW_ADDR_reg[5]_rep ,
    \ROW_ADDR_reg[3]_rep ,
    CPU_LDS_n,
    dtack2_n__0,
    vsync_dlyd);
  output B_PIXEL0;
  output [7:0]DOBDO;
  output [3:0]Q;
  output CHAMPX2;
  output [17:0]D;
  output TIMING_F;
  output charramu_en;
  output start_of_frame_reg;
  output [4:0]\vertical_counter_reg[8] ;
  output \cen_register_reg[2]_0 ;
  output [1:0]\cen_register_reg[3]_0 ;
  output [1:0]TIMING_E_reg_0;
  output [0:0]TIMING_E_reg_1;
  output [0:0]TIMING_E_reg_2;
  output [0:0]TIMING_E_reg_3;
  output [0:0]TIMING_E_reg_4;
  output [1:0]TIMING_E_reg_5;
  output [0:0]TIMING_E_reg_6;
  output [0:0]TIMING_E_reg_7;
  output [1:0]TIMING_E_reg_8;
  output clear;
  output end_of_line_reg;
  output p_7_in;
  output [0:0]\TIMING_SR_reg[2]_0 ;
  output prev_cas_reg;
  output RAM_reg_0;
  output RAM_reg_0_0;
  output RAM_reg_1;
  output RAM_reg_1_0;
  output RAM_reg_0_1;
  output RAM_reg_1_1;
  output RAM_reg;
  output RAM_reg_2;
  output \horizontal_counter_reg[1] ;
  output o_AXI_CPU_VBLANK_IRQ;
  output \cen_register_reg[2]_1 ;
  output \cen_register_reg[3]_1 ;
  output \cen_register_reg[0]_0 ;
  output \cen_register_reg[0]_1 ;
  output [14:0]i_DIN;
  output [1:0]\REGISTER_reg[7] ;
  output prev_cas_reg_0;
  output [0:0]TIMING_E_reg_9;
  output [0:0]TIMING_E_reg_10;
  output [1:0]TIMING_E_reg_11;
  output [0:0]TIMING_E_reg_12;
  output [0:0]TIMING_E_reg_13;
  output [1:0]TIMING_E_reg_14;
  output [1:0]TIMING_E_reg_15;
  output [0:0]TIMING_E_reg_16;
  output TIMING_E_reg_17;
  output async_uds_n_reg;
  output end_of_line_reg_0;
  output start_of_frame_reg_0;
  output [10:0]\o_CD_reg[10] ;
  input i_EMU_MCLK;
  input [0:0]RAM_reg_3;
  input [15:0]CPU_DOUT;
  input [0:0]RAM_reg_4;
  input [0:0]WEA;
  input [0:0]RAM_reg_5;
  input RAM_reg_0_2;
  input o_DOUT0;
  input RAM_reg_0_3;
  input RAM_reg_1_2;
  input [0:0]SR;
  input i_MRST_n;
  input start_of_frame_reg_1;
  input charramu_en_reg_0;
  input [0:0]async_rw_reg;
  input RAM_reg_0_14;
  input end_of_line_reg_1;
  input [11:0]RAM_reg_6;
  input \ROW_ADDR_reg[1]_rep ;
  input \ROW_ADDR_reg[2]_rep ;
  input \ROW_ADDR_reg[4]_rep ;
  input \ROW_ADDR_reg[6]_rep ;
  input \async_din_reg[6] ;
  input \async_din_reg[6]_0 ;
  input \async_din_reg[6]_1 ;
  input \async_din[0]_i_2 ;
  input \async_din[0]_i_2_0 ;
  input CHACS_n;
  input [14:0]RAM_reg_0_4;
  input \ROW_ADDR_reg[5]_rep ;
  input \ROW_ADDR_reg[3]_rep ;
  input CPU_LDS_n;
  input dtack2_n__0;
  input vsync_dlyd;

  wire ABS_128HA;
  wire ABS_2H_dl;
  wire A_FLIP;
  wire A_PROPERTY_DELAY1;
  wire A_PROPERTY_DELAY2;
  wire A_PROPERTY_DELAY3;
  wire A_PROPERTY_DELAY4;
  wire A_TILELINELATCH;
  wire BLK;
  wire B_FLIP;
  wire B_PIXEL0;
  wire B_TILELINELATCH;
  wire CHACS_n;
  wire CHAMPX;
  wire CHAMPX2;
  wire CHARRAM_PX0_n_10;
  wire CHARRAM_PX0_n_11;
  wire CHARRAM_PX0_n_5;
  wire CHARRAM_PX0_n_6;
  wire CHARRAM_PX0_n_7;
  wire CHARRAM_PX0_n_8;
  wire CHARRAM_PX0_n_9;
  wire CHARRAM_PX4_n_0;
  wire CHARRAM_PX4_n_1;
  wire CHARRAM_PX4_n_10;
  wire CHARRAM_PX4_n_11;
  wire CHARRAM_PX4_n_12;
  wire CHARRAM_PX4_n_13;
  wire CHARRAM_PX4_n_14;
  wire CHARRAM_PX4_n_15;
  wire CHARRAM_PX4_n_16;
  wire CHARRAM_PX4_n_17;
  wire CHARRAM_PX4_n_18;
  wire CHARRAM_PX4_n_19;
  wire CHARRAM_PX4_n_2;
  wire CHARRAM_PX4_n_20;
  wire CHARRAM_PX4_n_21;
  wire CHARRAM_PX4_n_22;
  wire CHARRAM_PX4_n_23;
  wire CHARRAM_PX4_n_24;
  wire CHARRAM_PX4_n_25;
  wire CHARRAM_PX4_n_26;
  wire CHARRAM_PX4_n_27;
  wire CHARRAM_PX4_n_28;
  wire CHARRAM_PX4_n_29;
  wire CHARRAM_PX4_n_3;
  wire CHARRAM_PX4_n_30;
  wire CHARRAM_PX4_n_31;
  wire CHARRAM_PX4_n_32;
  wire CHARRAM_PX4_n_33;
  wire CHARRAM_PX4_n_34;
  wire CHARRAM_PX4_n_35;
  wire CHARRAM_PX4_n_36;
  wire CHARRAM_PX4_n_37;
  wire CHARRAM_PX4_n_38;
  wire CHARRAM_PX4_n_39;
  wire CHARRAM_PX4_n_4;
  wire CHARRAM_PX4_n_40;
  wire CHARRAM_PX4_n_41;
  wire CHARRAM_PX4_n_42;
  wire CHARRAM_PX4_n_43;
  wire CHARRAM_PX4_n_44;
  wire CHARRAM_PX4_n_45;
  wire CHARRAM_PX4_n_46;
  wire CHARRAM_PX4_n_47;
  wire CHARRAM_PX4_n_48;
  wire CHARRAM_PX4_n_49;
  wire CHARRAM_PX4_n_5;
  wire CHARRAM_PX4_n_50;
  wire CHARRAM_PX4_n_51;
  wire CHARRAM_PX4_n_52;
  wire CHARRAM_PX4_n_53;
  wire CHARRAM_PX4_n_54;
  wire CHARRAM_PX4_n_55;
  wire CHARRAM_PX4_n_56;
  wire CHARRAM_PX4_n_57;
  wire CHARRAM_PX4_n_58;
  wire CHARRAM_PX4_n_59;
  wire CHARRAM_PX4_n_6;
  wire CHARRAM_PX4_n_60;
  wire CHARRAM_PX4_n_61;
  wire CHARRAM_PX4_n_62;
  wire CHARRAM_PX4_n_63;
  wire CHARRAM_PX4_n_64;
  wire CHARRAM_PX4_n_65;
  wire CHARRAM_PX4_n_66;
  wire CHARRAM_PX4_n_67;
  wire CHARRAM_PX4_n_68;
  wire CHARRAM_PX4_n_69;
  wire CHARRAM_PX4_n_7;
  wire CHARRAM_PX4_n_70;
  wire CHARRAM_PX4_n_71;
  wire CHARRAM_PX4_n_72;
  wire CHARRAM_PX4_n_73;
  wire CHARRAM_PX4_n_74;
  wire CHARRAM_PX4_n_75;
  wire CHARRAM_PX4_n_76;
  wire CHARRAM_PX4_n_77;
  wire CHARRAM_PX4_n_78;
  wire CHARRAM_PX4_n_79;
  wire CHARRAM_PX4_n_8;
  wire CHARRAM_PX4_n_80;
  wire CHARRAM_PX4_n_81;
  wire CHARRAM_PX4_n_82;
  wire CHARRAM_PX4_n_83;
  wire CHARRAM_PX4_n_84;
  wire CHARRAM_PX4_n_85;
  wire CHARRAM_PX4_n_86;
  wire CHARRAM_PX4_n_87;
  wire CHARRAM_PX4_n_88;
  wire CHARRAM_PX4_n_89;
  wire CHARRAM_PX4_n_9;
  wire CHARRAM_PX4_n_90;
  wire CHARRAM_PX4_n_91;
  wire CHARRAM_PX4_n_92;
  wire CHARRAM_PX4_n_93;
  wire CHARRAM_PX4_n_94;
  wire CHARRAM_PX4_n_95;
  wire CHARRAM_PX4_n_96;
  wire CHARRAM_PX4_n_97;
  wire COL_ADDR0;
  wire COL_ADDR0_0;
  wire [15:0]CPU_DOUT;
  wire CPU_LDS_n;
  wire [17:0]D;
  wire [7:0]DOBDO;
  wire EVENBUF_n_0;
  wire EVENBUF_n_1;
  wire EVENBUF_n_10;
  wire EVENBUF_n_11;
  wire EVENBUF_n_12;
  wire EVENBUF_n_13;
  wire EVENBUF_n_14;
  wire EVENBUF_n_15;
  wire EVENBUF_n_4;
  wire EVENBUF_n_5;
  wire EVENBUF_n_6;
  wire EVENBUF_n_7;
  wire EVENBUF_n_8;
  wire EVENBUF_n_9;
  wire FBTIMING_A;
  wire FBTIMING_B;
  wire FBTIMING_B_i_1_n_0;
  wire FBTIMING_C;
  wire FSM_SUSPEND_DLY0;
  wire LATCH_D;
  wire LATCH_F_2H_NCLKD_en_n;
  wire OBJ;
  wire OBJHL;
  wire OBJHL_i_1_n_0;
  wire OBJRAM_CPULATCH_n_1;
  wire OBJRAM_CPULATCH_n_3;
  wire OBJRAM_CPULATCH_n_4;
  wire OBJRAM_CPULATCH_n_5;
  wire OBJRAM_CPULATCH_n_6;
  wire OBJRAM_CPULATCH_n_7;
  wire \OBJ[7]_i_4_n_0 ;
  wire [7:0]OBJ_reg;
  wire ODDBUF_n_0;
  wire ODDBUF_n_1;
  wire ODDBUF_n_2;
  wire ODDBUF_n_3;
  wire ODDBUF_n_4;
  wire ODDBUF_n_5;
  wire ODDBUF_n_6;
  wire ODDBUF_n_7;
  wire ORINC;
  wire [2:0]PIXELSEL;
  wire [3:0]Q;
  wire RAM_reg;
  wire RAM_reg_0;
  wire RAM_reg_0_0;
  wire RAM_reg_0_1;
  wire RAM_reg_0_14;
  wire RAM_reg_0_2;
  wire RAM_reg_0_3;
  wire [14:0]RAM_reg_0_4;
  wire RAM_reg_1;
  wire RAM_reg_1_0;
  wire RAM_reg_1_1;
  wire RAM_reg_1_2;
  wire RAM_reg_2;
  wire [0:0]RAM_reg_3;
  wire [0:0]RAM_reg_4;
  wire [0:0]RAM_reg_5;
  wire [11:0]RAM_reg_6;
  wire [1:0]\REGISTER_reg[7] ;
  wire ROW_ADDR0;
  wire ROW_ADDR0_1;
  wire \ROW_ADDR_reg[1]_rep ;
  wire \ROW_ADDR_reg[2]_rep ;
  wire \ROW_ADDR_reg[3]_rep ;
  wire \ROW_ADDR_reg[4]_rep ;
  wire \ROW_ADDR_reg[5]_rep ;
  wire \ROW_ADDR_reg[6]_rep ;
  wire [0:0]SR;
  wire TIMING_A__0;
  wire TIMING_B_reg_n_0;
  wire TIMING_C__0;
  wire TIMING_D;
  wire TIMING_E0;
  wire [1:0]TIMING_E_reg_0;
  wire [0:0]TIMING_E_reg_1;
  wire [0:0]TIMING_E_reg_10;
  wire [1:0]TIMING_E_reg_11;
  wire [0:0]TIMING_E_reg_12;
  wire [0:0]TIMING_E_reg_13;
  wire [1:0]TIMING_E_reg_14;
  wire [1:0]TIMING_E_reg_15;
  wire [0:0]TIMING_E_reg_16;
  wire TIMING_E_reg_17;
  wire [0:0]TIMING_E_reg_2;
  wire [0:0]TIMING_E_reg_3;
  wire [0:0]TIMING_E_reg_4;
  wire [1:0]TIMING_E_reg_5;
  wire [0:0]TIMING_E_reg_6;
  wire [0:0]TIMING_E_reg_7;
  wire [1:0]TIMING_E_reg_8;
  wire [0:0]TIMING_E_reg_9;
  wire TIMING_F;
  wire [0:0]\TIMING_SR_reg[2]_0 ;
  wire \TIMING_SR_reg_n_0_[3] ;
  wire [7:0]TMAB_VSCROLL_VALUE;
  wire [8:7]TMA_HSCROLL_VALUE;
  wire [8:7]TMB_HSCROLL_VALUE;
  wire VBLANK;
  wire VBLANKH_n;
  wire VRAM1_LOW_n_0;
  wire VRAM1_LOW_n_1;
  wire VRAM1_LOW_n_2;
  wire VRAM1_LOW_n_3;
  wire VRAM1_LOW_n_4;
  wire VRAM1_LOW_n_5;
  wire VRAM1_LOW_n_6;
  wire VRAM1_LOW_n_7;
  wire VRAM1_LOW_n_8;
  wire VVFF_reg_n_0;
  wire [0:0]WEA;
  wire WRTIME2;
  wire XA7;
  wire XB7;
  wire __REF_CLK6M;
  wire \async_din[0]_i_2 ;
  wire \async_din[0]_i_2_0 ;
  wire \async_din_reg[6] ;
  wire \async_din_reg[6]_0 ;
  wire \async_din_reg[6]_1 ;
  wire [0:0]async_rw_reg;
  wire async_uds_n_reg;
  wire attr_latch_en_sr;
  wire \cen_register[0]_i_1__0_n_0 ;
  wire \cen_register[1]_i_1_n_0 ;
  wire \cen_register[2]_i_1_n_0 ;
  wire \cen_register[3]_i_1_n_0 ;
  wire \cen_register_reg[0]_0 ;
  wire \cen_register_reg[0]_1 ;
  wire \cen_register_reg[2]_0 ;
  wire \cen_register_reg[2]_1 ;
  wire [1:0]\cen_register_reg[3]_0 ;
  wire \cen_register_reg[3]_1 ;
  wire \cen_register_reg_n_0_[0] ;
  wire [6:1]charram_addr;
  wire charram_cas_n;
  wire charram_cas_n_i_1_n_0;
  wire charram_ras_n;
  wire charramu_en;
  wire charramu_en_reg_0;
  wire clear;
  wire \clock_counter_6[0]_i_1_n_0 ;
  wire \clock_counter_6[1]_i_1_n_0 ;
  wire \clock_counter_6[2]_i_1_n_0 ;
  wire \clock_counter_6_reg_n_0_[0] ;
  wire \clock_counter_6_reg_n_0_[1] ;
  wire \clock_counter_6_reg_n_0_[2] ;
  wire dtack2_n__0;
  wire end_of_line_reg;
  wire end_of_line_reg_0;
  wire end_of_line_reg_1;
  wire [8:8]hcounter;
  wire [5:2]hcounter__0;
  wire \horizontal_counter_reg[1] ;
  wire [3:0]horizontal_tile_addr;
  wire [7:0]i_ADDR;
  wire [14:0]i_DIN;
  wire [7:0]i_DIN_0;
  wire i_EMU_MCLK;
  wire [23:0]i_GFXDATA;
  wire i_MRST_n;
  wire [2:0]line_addr;
  wire o_AXI_CPU_VBLANK_IRQ;
  wire [3:0]o_A_PIXEL;
  wire [10:0]\o_CD_reg[10] ;
  wire o_DOUT0;
  wire [7:0]o_Q;
  wire [2:1]o_TILELINEADDR0;
  wire \obj_attr_reg_n_0_[0] ;
  wire \obj_attr_reg_n_0_[1] ;
  wire \obj_attr_reg_n_0_[2] ;
  wire \obj_attr_reg_n_0_[3] ;
  wire \obj_attr_reg_n_0_[4] ;
  wire \obj_attr_reg_n_0_[5] ;
  wire \obj_attr_reg_n_0_[6] ;
  wire \obj_attr_reg_n_0_[7] ;
  wire obj_priority;
  wire \obj_priority_reg_n_0_[0] ;
  wire \obj_priority_reg_n_0_[1] ;
  wire \obj_priority_reg_n_0_[2] ;
  wire \obj_priority_reg_n_0_[3] ;
  wire \obj_priority_reg_n_0_[4] ;
  wire \obj_priority_reg_n_0_[5] ;
  wire \obj_priority_reg_n_0_[6] ;
  wire \obj_priority_reg_n_0_[7] ;
  wire objengine_main_n_0;
  wire objengine_main_n_10;
  wire objengine_main_n_11;
  wire objengine_main_n_17;
  wire objengine_main_n_18;
  wire objengine_main_n_19;
  wire objengine_main_n_20;
  wire objengine_main_n_21;
  wire objengine_main_n_22;
  wire objengine_main_n_23;
  wire objengine_main_n_24;
  wire objengine_main_n_33;
  wire objengine_main_n_34;
  wire objengine_main_n_35;
  wire objengine_main_n_36;
  wire objengine_main_n_37;
  wire objengine_main_n_38;
  wire objengine_main_n_39;
  wire objengine_main_n_43;
  wire objengine_main_n_44;
  wire objengine_main_n_45;
  wire objengine_main_n_5;
  wire objengine_main_n_6;
  wire objengine_main_n_8;
  wire objengine_main_n_9;
  wire objlinelatch_main_n_10;
  wire objlinelatch_main_n_11;
  wire objlinelatch_main_n_12;
  wire objlinelatch_main_n_13;
  wire objlinelatch_main_n_14;
  wire objlinelatch_main_n_15;
  wire objlinelatch_main_n_8;
  wire objlinelatch_main_n_9;
  wire [10:0]objram_addr;
  wire [7:0]objram_dout;
  wire [10:0]objtable_addr;
  wire [7:0]objtable_dout;
  wire p_0_in_1;
  wire [7:0]p_0_in__2;
  wire [0:0]p_1_out;
  wire p_7_in;
  wire prev_cas_reg;
  wire prev_cas_reg_0;
  wire prev_hblank;
  wire prihandler_main_n_0;
  wire [10:0]scrollram_addr;
  wire [7:0]scrollram_dout;
  wire start_of_frame_reg;
  wire start_of_frame_reg_0;
  wire start_of_frame_reg_1;
  wire \tile_code_reg_n_0_[0] ;
  wire \tile_code_reg_n_0_[10] ;
  wire \tile_code_reg_n_0_[1] ;
  wire \tile_code_reg_n_0_[2] ;
  wire \tile_code_reg_n_0_[3] ;
  wire \tile_code_reg_n_0_[4] ;
  wire \tile_code_reg_n_0_[5] ;
  wire \tile_code_reg_n_0_[6] ;
  wire \tile_code_reg_n_0_[7] ;
  wire \tile_code_reg_n_0_[8] ;
  wire \tile_code_reg_n_0_[9] ;
  wire tileline0_complete;
  wire tilemapgen_main_n_11;
  wire tilemapgen_main_n_12;
  wire tilemapgen_main_n_13;
  wire tilemapgen_main_n_14;
  wire tilemapgen_main_n_15;
  wire tilemapgen_main_n_16;
  wire tilemapgen_main_n_17;
  wire tilemapgen_main_n_18;
  wire tilemapgen_main_n_19;
  wire tilemapgen_main_n_31;
  wire tilemapgen_main_n_32;
  wire tilemapgen_main_n_33;
  wire tilemapgen_main_n_34;
  wire tilemapgen_main_n_35;
  wire tilemapgen_main_n_36;
  wire tilemapgen_main_n_8;
  wire tilemapgen_main_n_9;
  wire tilemapsr_main_n_10;
  wire tilemapsr_main_n_11;
  wire tilemapsr_main_n_12;
  wire tilemapsr_main_n_6;
  wire tilemapsr_main_n_7;
  wire tilemapsr_main_n_8;
  wire tilemapsr_main_n_9;
  wire timinggen_main_n_100;
  wire timinggen_main_n_101;
  wire timinggen_main_n_102;
  wire timinggen_main_n_103;
  wire timinggen_main_n_104;
  wire timinggen_main_n_105;
  wire timinggen_main_n_106;
  wire timinggen_main_n_107;
  wire timinggen_main_n_108;
  wire timinggen_main_n_109;
  wire timinggen_main_n_11;
  wire timinggen_main_n_110;
  wire timinggen_main_n_111;
  wire timinggen_main_n_112;
  wire timinggen_main_n_113;
  wire timinggen_main_n_114;
  wire timinggen_main_n_115;
  wire timinggen_main_n_116;
  wire timinggen_main_n_117;
  wire timinggen_main_n_118;
  wire timinggen_main_n_12;
  wire timinggen_main_n_120;
  wire timinggen_main_n_121;
  wire timinggen_main_n_122;
  wire timinggen_main_n_13;
  wire timinggen_main_n_15;
  wire timinggen_main_n_16;
  wire timinggen_main_n_17;
  wire timinggen_main_n_22;
  wire timinggen_main_n_23;
  wire timinggen_main_n_24;
  wire timinggen_main_n_25;
  wire timinggen_main_n_26;
  wire timinggen_main_n_27;
  wire timinggen_main_n_40;
  wire timinggen_main_n_41;
  wire timinggen_main_n_42;
  wire timinggen_main_n_64;
  wire timinggen_main_n_65;
  wire timinggen_main_n_66;
  wire timinggen_main_n_67;
  wire timinggen_main_n_68;
  wire timinggen_main_n_69;
  wire timinggen_main_n_77;
  wire timinggen_main_n_80;
  wire timinggen_main_n_99;
  wire [4:0]\vertical_counter_reg[8] ;
  wire [7:0]vram2_dout;
  wire [11:0]vram_addr;
  wire vsync_dlyd;

  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    CHAMPX2_i_1
       (.I0(p_0_in_1),
        .I1(\TIMING_SR_reg[2]_0 ),
        .O(CHAMPX));
  FDRE CHAMPX2_reg
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(CHAMPX),
        .Q(CHAMPX2),
        .R(1'b0));
  termprj_top_gfx_top_0_0_DRAM CHARRAM_PX0
       (.ADDRARDADDR({CHARRAM_PX4_n_84,CHARRAM_PX4_n_85,CHARRAM_PX4_n_86,CHARRAM_PX4_n_87,CHARRAM_PX4_n_88,CHARRAM_PX4_n_89,CHARRAM_PX4_n_90,CHARRAM_PX4_n_91,CHARRAM_PX4_n_92,CHARRAM_PX4_n_93,CHARRAM_PX4_n_94,CHARRAM_PX4_n_95,CHARRAM_PX4_n_96,CHARRAM_PX4_n_97}),
        .COL_ADDR0(COL_ADDR0),
        .CPU_DOUT(CPU_DOUT[15:12]),
        .Q({\TIMING_SR_reg[2]_0 ,p_0_in_1}),
        .RAM_reg_1_0(RAM_reg_0_3),
        .RAM_reg_1_1(RAM_reg_1_2),
        .ROW_ADDR0(ROW_ADDR0),
        .WEA(CHARRAM_PX0_n_6),
        .charram_cas_n(charram_cas_n),
        .charram_ras_n(charram_ras_n),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT(D[17:14]),
        .o_DOUT1(CHARRAM_PX0_n_5),
        .prev_cas_reg_0(prev_cas_reg),
        .prev_cas_reg_1(prev_cas_reg_0),
        .prev_cas_reg_2(CHARRAM_PX0_n_7),
        .prev_cas_reg_3(CHARRAM_PX0_n_8),
        .prev_cas_reg_4(CHARRAM_PX0_n_9),
        .prev_cas_reg_5(CHARRAM_PX0_n_10),
        .prev_cas_reg_6(CHARRAM_PX0_n_11));
  termprj_top_gfx_top_0_0_DRAM__parameterized0 CHARRAM_PX1
       (.ADDR({CHARRAM_PX4_n_0,CHARRAM_PX4_n_1,CHARRAM_PX4_n_2,CHARRAM_PX4_n_3,CHARRAM_PX4_n_4,CHARRAM_PX4_n_5,CHARRAM_PX4_n_6,CHARRAM_PX4_n_7,CHARRAM_PX4_n_8,CHARRAM_PX4_n_9,CHARRAM_PX4_n_10,CHARRAM_PX4_n_11,CHARRAM_PX4_n_12,CHARRAM_PX4_n_13}),
        .CPU_DOUT(CPU_DOUT[11:8]),
        .RAM_reg_1_0(RAM_reg_0_3),
        .RAM_reg_1_1(RAM_reg_1_2),
        .RAM_reg_1_2(CHARRAM_PX0_n_7),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT(D[13:10]));
  termprj_top_gfx_top_0_0_DRAM__parameterized1 CHARRAM_PX2
       (.ADDRARDADDR({CHARRAM_PX4_n_70,CHARRAM_PX4_n_71,CHARRAM_PX4_n_72,CHARRAM_PX4_n_73,CHARRAM_PX4_n_74,CHARRAM_PX4_n_75,CHARRAM_PX4_n_76,CHARRAM_PX4_n_77,CHARRAM_PX4_n_78,CHARRAM_PX4_n_79,CHARRAM_PX4_n_80,CHARRAM_PX4_n_81,CHARRAM_PX4_n_82,CHARRAM_PX4_n_83}),
        .CPU_DOUT(CPU_DOUT[7:4]),
        .RAM_reg_1_0(RAM_reg_0_3),
        .RAM_reg_1_1(RAM_reg_1_2),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT(i_GFXDATA[23:20]),
        .o_DOUT1(CHARRAM_PX0_n_5));
  termprj_top_gfx_top_0_0_DRAM__parameterized2 CHARRAM_PX3
       (.ADDRBWRADDR({CHARRAM_PX4_n_14,CHARRAM_PX4_n_15,CHARRAM_PX4_n_16,CHARRAM_PX4_n_17,CHARRAM_PX4_n_18,CHARRAM_PX4_n_19,CHARRAM_PX4_n_20,CHARRAM_PX4_n_21,CHARRAM_PX4_n_22,CHARRAM_PX4_n_23,CHARRAM_PX4_n_24,CHARRAM_PX4_n_25,CHARRAM_PX4_n_26,CHARRAM_PX4_n_27}),
        .CPU_DOUT(CPU_DOUT[3:0]),
        .D(i_GFXDATA[19:16]),
        .RAM_reg_0_0(RAM_reg_0_3),
        .RAM_reg_1_0(RAM_reg_1_2),
        .WEA(CHARRAM_PX0_n_6),
        .i_EMU_MCLK(i_EMU_MCLK));
  termprj_top_gfx_top_0_0_DRAM__parameterized3 CHARRAM_PX4
       (.ADDR({CHARRAM_PX4_n_0,CHARRAM_PX4_n_1,CHARRAM_PX4_n_2,CHARRAM_PX4_n_3,CHARRAM_PX4_n_4,CHARRAM_PX4_n_5,CHARRAM_PX4_n_6,CHARRAM_PX4_n_7,CHARRAM_PX4_n_8,CHARRAM_PX4_n_9,CHARRAM_PX4_n_10,CHARRAM_PX4_n_11,CHARRAM_PX4_n_12,CHARRAM_PX4_n_13}),
        .ADDRARDADDR({CHARRAM_PX4_n_56,CHARRAM_PX4_n_57,CHARRAM_PX4_n_58,CHARRAM_PX4_n_59,CHARRAM_PX4_n_60,CHARRAM_PX4_n_61,CHARRAM_PX4_n_62,CHARRAM_PX4_n_63,CHARRAM_PX4_n_64,CHARRAM_PX4_n_65,CHARRAM_PX4_n_66,CHARRAM_PX4_n_67,CHARRAM_PX4_n_68,CHARRAM_PX4_n_69}),
        .ADDRBWRADDR({CHARRAM_PX4_n_14,CHARRAM_PX4_n_15,CHARRAM_PX4_n_16,CHARRAM_PX4_n_17,CHARRAM_PX4_n_18,CHARRAM_PX4_n_19,CHARRAM_PX4_n_20,CHARRAM_PX4_n_21,CHARRAM_PX4_n_22,CHARRAM_PX4_n_23,CHARRAM_PX4_n_24,CHARRAM_PX4_n_25,CHARRAM_PX4_n_26,CHARRAM_PX4_n_27}),
        .COL_ADDR0(COL_ADDR0),
        .\COL_ADDR_reg[5]_rep__1_0 ({CHARRAM_PX4_n_28,CHARRAM_PX4_n_29,CHARRAM_PX4_n_30,CHARRAM_PX4_n_31,CHARRAM_PX4_n_32,CHARRAM_PX4_n_33,CHARRAM_PX4_n_34,CHARRAM_PX4_n_35,CHARRAM_PX4_n_36,CHARRAM_PX4_n_37,CHARRAM_PX4_n_38,CHARRAM_PX4_n_39,CHARRAM_PX4_n_40,CHARRAM_PX4_n_41}),
        .\COL_ADDR_reg[5]_rep__2_0 ({CHARRAM_PX4_n_42,CHARRAM_PX4_n_43,CHARRAM_PX4_n_44,CHARRAM_PX4_n_45,CHARRAM_PX4_n_46,CHARRAM_PX4_n_47,CHARRAM_PX4_n_48,CHARRAM_PX4_n_49,CHARRAM_PX4_n_50,CHARRAM_PX4_n_51,CHARRAM_PX4_n_52,CHARRAM_PX4_n_53,CHARRAM_PX4_n_54,CHARRAM_PX4_n_55}),
        .\COL_ADDR_reg[5]_rep__5_0 ({CHARRAM_PX4_n_70,CHARRAM_PX4_n_71,CHARRAM_PX4_n_72,CHARRAM_PX4_n_73,CHARRAM_PX4_n_74,CHARRAM_PX4_n_75,CHARRAM_PX4_n_76,CHARRAM_PX4_n_77,CHARRAM_PX4_n_78,CHARRAM_PX4_n_79,CHARRAM_PX4_n_80,CHARRAM_PX4_n_81,CHARRAM_PX4_n_82,CHARRAM_PX4_n_83}),
        .\COL_ADDR_reg[5]_rep__6_0 ({CHARRAM_PX4_n_84,CHARRAM_PX4_n_85,CHARRAM_PX4_n_86,CHARRAM_PX4_n_87,CHARRAM_PX4_n_88,CHARRAM_PX4_n_89,CHARRAM_PX4_n_90,CHARRAM_PX4_n_91,CHARRAM_PX4_n_92,CHARRAM_PX4_n_93,CHARRAM_PX4_n_94,CHARRAM_PX4_n_95,CHARRAM_PX4_n_96,CHARRAM_PX4_n_97}),
        .CPU_DOUT(CPU_DOUT[15:12]),
        .RAM_reg_0_0(CHARRAM_PX0_n_8),
        .RAM_reg_1_0(RAM_reg_0_2),
        .ROW_ADDR0(ROW_ADDR0),
        .\ROW_ADDR_reg[0]_rep_0 (timinggen_main_n_99),
        .\ROW_ADDR_reg[0]_rep__0_0 (timinggen_main_n_100),
        .\ROW_ADDR_reg[0]_rep__1_0 (timinggen_main_n_101),
        .\ROW_ADDR_reg[0]_rep__2_0 (timinggen_main_n_102),
        .\ROW_ADDR_reg[0]_rep__3_0 (timinggen_main_n_103),
        .\ROW_ADDR_reg[0]_rep__4_0 (timinggen_main_n_104),
        .\ROW_ADDR_reg[0]_rep__5_0 (timinggen_main_n_105),
        .\ROW_ADDR_reg[0]_rep__6_0 (timinggen_main_n_106),
        .\ROW_ADDR_reg[7]_rep_0 (timinggen_main_n_107),
        .\ROW_ADDR_reg[7]_rep__0_0 (timinggen_main_n_108),
        .\ROW_ADDR_reg[7]_rep__1_0 (timinggen_main_n_109),
        .\ROW_ADDR_reg[7]_rep__2_0 (timinggen_main_n_110),
        .\ROW_ADDR_reg[7]_rep__3_0 (timinggen_main_n_111),
        .\ROW_ADDR_reg[7]_rep__4_0 (timinggen_main_n_112),
        .\ROW_ADDR_reg[7]_rep__5_0 (timinggen_main_n_113),
        .\ROW_ADDR_reg[7]_rep__6_0 (timinggen_main_n_114),
        .charram_addr(charram_addr),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT(D[9:6]),
        .o_DOUT0(o_DOUT0));
  termprj_top_gfx_top_0_0_DRAM__parameterized4 CHARRAM_PX5
       (.ADDR({CHARRAM_PX4_n_28,CHARRAM_PX4_n_29,CHARRAM_PX4_n_30,CHARRAM_PX4_n_31,CHARRAM_PX4_n_32,CHARRAM_PX4_n_33,CHARRAM_PX4_n_34,CHARRAM_PX4_n_35,CHARRAM_PX4_n_36,CHARRAM_PX4_n_37,CHARRAM_PX4_n_38,CHARRAM_PX4_n_39,CHARRAM_PX4_n_40,CHARRAM_PX4_n_41}),
        .CPU_DOUT(CPU_DOUT[11:8]),
        .RAM_reg_1_0(RAM_reg_0_2),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT(D[5:2]),
        .o_DOUT0(o_DOUT0),
        .o_DOUT1(CHARRAM_PX0_n_11));
  termprj_top_gfx_top_0_0_DRAM__parameterized5 CHARRAM_PX6
       (.ADDRARDADDR({CHARRAM_PX4_n_56,CHARRAM_PX4_n_57,CHARRAM_PX4_n_58,CHARRAM_PX4_n_59,CHARRAM_PX4_n_60,CHARRAM_PX4_n_61,CHARRAM_PX4_n_62,CHARRAM_PX4_n_63,CHARRAM_PX4_n_64,CHARRAM_PX4_n_65,CHARRAM_PX4_n_66,CHARRAM_PX4_n_67,CHARRAM_PX4_n_68,CHARRAM_PX4_n_69}),
        .CPU_DOUT(CPU_DOUT[7:4]),
        .RAM_reg_0_0(CHARRAM_PX0_n_9),
        .RAM_reg_1_0(RAM_reg_0_2),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT({D[1],i_GFXDATA[6],D[0],i_GFXDATA[4]}),
        .o_DOUT0(o_DOUT0));
  termprj_top_gfx_top_0_0_DRAM__parameterized6 CHARRAM_PX7
       (.CPU_DOUT(CPU_DOUT[3:0]),
        .D(i_GFXDATA[3:0]),
        .RAM_reg_0_0(RAM_reg_0_2),
        .RAM_reg_0_1({CHARRAM_PX4_n_42,CHARRAM_PX4_n_43,CHARRAM_PX4_n_44,CHARRAM_PX4_n_45,CHARRAM_PX4_n_46,CHARRAM_PX4_n_47,CHARRAM_PX4_n_48,CHARRAM_PX4_n_49,CHARRAM_PX4_n_50,CHARRAM_PX4_n_51,CHARRAM_PX4_n_52,CHARRAM_PX4_n_53,CHARRAM_PX4_n_54,CHARRAM_PX4_n_55}),
        .RAM_reg_0_2(CHARRAM_PX0_n_10),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT0(o_DOUT0));
  termprj_top_gfx_top_0_0_DRAM__parameterized7 EVENBUF
       (.ADDR({EVENBUF_n_4,EVENBUF_n_5}),
        .ADDRARDADDR({EVENBUF_n_0,EVENBUF_n_1}),
        .E(ROW_ADDR0_1),
        .FBTIMING_A(FBTIMING_A),
        .FBTIMING_B(FBTIMING_B),
        .FBTIMING_C(FBTIMING_C),
        .OBJHL(OBJHL),
        .Q({\TIMING_SR_reg[2]_0 ,p_0_in_1}),
        .RAM_reg_1_6_0(__REF_CLK6M),
        .\ROW_ADDR_reg[7]_0 (TIMING_B_reg_n_0),
        .i_ADDR(i_ADDR),
        .i_DIN(i_DIN_0),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT({EVENBUF_n_8,EVENBUF_n_9,EVENBUF_n_10,EVENBUF_n_11,EVENBUF_n_12,EVENBUF_n_13,EVENBUF_n_14,EVENBUF_n_15}),
        .o_DOUT1(EVENBUF_n_7),
        .prev_cas_reg_0(COL_ADDR0_0),
        .prev_cas_reg_1(EVENBUF_n_6));
  FDRE FBTIMING_A_reg
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(WRTIME2),
        .Q(FBTIMING_A),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    FBTIMING_B_i_1
       (.I0(FBTIMING_A),
        .I1(charramu_en_reg_0),
        .I2(\cen_register_reg_n_0_[0] ),
        .I3(FBTIMING_B),
        .O(FBTIMING_B_i_1_n_0));
  FDRE FBTIMING_B_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(FBTIMING_B_i_1_n_0),
        .Q(FBTIMING_B),
        .R(1'b0));
  FDRE FBTIMING_C_reg
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(FBTIMING_A),
        .Q(FBTIMING_C),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFE0EFEFE)) 
    OBJHL_i_1
       (.I0(p_0_in_1),
        .I1(\TIMING_SR_reg[2]_0 ),
        .I2(TIMING_B_reg_n_0),
        .I3(FBTIMING_B),
        .I4(FBTIMING_A),
        .O(OBJHL_i_1_n_0));
  FDRE OBJHL_reg
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(OBJHL_i_1_n_0),
        .Q(OBJHL),
        .R(1'b0));
  termprj_top_gfx_top_0_0_latch_asyncread OBJRAM_CPULATCH
       (.D({\REGISTER_reg[7] [1],OBJRAM_CPULATCH_n_1,\REGISTER_reg[7] [0],OBJRAM_CPULATCH_n_3,OBJRAM_CPULATCH_n_4,OBJRAM_CPULATCH_n_5,OBJRAM_CPULATCH_n_6,OBJRAM_CPULATCH_n_7}),
        .Q(__REF_CLK6M),
        .\REGISTER_reg[7]_0 (TIMING_F),
        .\REGISTER_reg[7]_1 (objram_dout),
        .i_EMU_MCLK(i_EMU_MCLK));
  termprj_top_gfx_top_0_0_SRAM__parameterized5 OBJRAM_LOW
       (.ADDRARDADDR(objram_addr),
        .CPU_DOUT(CPU_DOUT[7:0]),
        .D(objram_dout),
        .RAM_reg_0(RAM_reg_5),
        .i_EMU_MCLK(i_EMU_MCLK));
  termprj_top_gfx_top_0_0_SRAM__parameterized6 OBJTABLE
       (.ADDRARDADDR(objtable_addr),
        .D(objtable_dout),
        .Q({\obj_attr_reg_n_0_[7] ,\obj_attr_reg_n_0_[6] ,\obj_attr_reg_n_0_[5] ,\obj_attr_reg_n_0_[4] ,\obj_attr_reg_n_0_[3] ,\obj_attr_reg_n_0_[2] ,\obj_attr_reg_n_0_[1] ,\obj_attr_reg_n_0_[0] }),
        .WEA(timinggen_main_n_13),
        .i_EMU_MCLK(i_EMU_MCLK));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \OBJ[0]_i_1 
       (.I0(OBJ_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \OBJ[1]_i_1 
       (.I0(OBJ_reg[0]),
        .I1(OBJ_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \OBJ[2]_i_1 
       (.I0(OBJ_reg[2]),
        .I1(OBJ_reg[1]),
        .I2(OBJ_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \OBJ[3]_i_1 
       (.I0(OBJ_reg[3]),
        .I1(OBJ_reg[0]),
        .I2(OBJ_reg[1]),
        .I3(OBJ_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \OBJ[4]_i_1 
       (.I0(OBJ_reg[4]),
        .I1(OBJ_reg[2]),
        .I2(OBJ_reg[1]),
        .I3(OBJ_reg[0]),
        .I4(OBJ_reg[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \OBJ[5]_i_1 
       (.I0(OBJ_reg[5]),
        .I1(OBJ_reg[3]),
        .I2(OBJ_reg[0]),
        .I3(OBJ_reg[1]),
        .I4(OBJ_reg[2]),
        .I5(OBJ_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \OBJ[6]_i_1 
       (.I0(OBJ_reg[6]),
        .I1(\OBJ[7]_i_4_n_0 ),
        .I2(OBJ_reg[5]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \OBJ[7]_i_3 
       (.I0(OBJ_reg[7]),
        .I1(OBJ_reg[5]),
        .I2(OBJ_reg[6]),
        .I3(\OBJ[7]_i_4_n_0 ),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \OBJ[7]_i_4 
       (.I0(OBJ_reg[4]),
        .I1(OBJ_reg[2]),
        .I2(OBJ_reg[1]),
        .I3(OBJ_reg[0]),
        .I4(OBJ_reg[3]),
        .O(\OBJ[7]_i_4_n_0 ));
  FDRE \OBJ_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[0]),
        .Q(OBJ_reg[0]),
        .R(timinggen_main_n_40));
  FDRE \OBJ_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[1]),
        .Q(OBJ_reg[1]),
        .R(timinggen_main_n_40));
  FDRE \OBJ_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[2]),
        .Q(OBJ_reg[2]),
        .R(timinggen_main_n_40));
  FDRE \OBJ_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[3]),
        .Q(OBJ_reg[3]),
        .R(timinggen_main_n_40));
  FDRE \OBJ_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[4]),
        .Q(OBJ_reg[4]),
        .R(timinggen_main_n_40));
  FDRE \OBJ_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[5]),
        .Q(OBJ_reg[5]),
        .R(timinggen_main_n_40));
  FDRE \OBJ_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[6]),
        .Q(OBJ_reg[6]),
        .R(timinggen_main_n_40));
  FDRE \OBJ_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(OBJ),
        .D(p_0_in__2[7]),
        .Q(OBJ_reg[7]),
        .R(timinggen_main_n_40));
  termprj_top_gfx_top_0_0_DRAM__parameterized7_0 ODDBUF
       (.ADDR({EVENBUF_n_4,EVENBUF_n_5}),
        .ADDRARDADDR({EVENBUF_n_0,EVENBUF_n_1}),
        .\COL_ADDR_reg[0]_0 (COL_ADDR0_0),
        .D({ODDBUF_n_0,ODDBUF_n_1,ODDBUF_n_2,ODDBUF_n_3,ODDBUF_n_4,ODDBUF_n_5,ODDBUF_n_6,ODDBUF_n_7}),
        .DIADI(objlinelatch_main_n_9),
        .E(ROW_ADDR0_1),
        .FBTIMING_C(FBTIMING_C),
        .Q({\TIMING_SR_reg[2]_0 ,p_0_in_1}),
        .RAM_reg_0_0_0(EVENBUF_n_6),
        .RAM_reg_1_1_0(objlinelatch_main_n_10),
        .RAM_reg_1_2_0(objlinelatch_main_n_11),
        .RAM_reg_1_3_0(objlinelatch_main_n_8),
        .RAM_reg_1_4_0(objlinelatch_main_n_12),
        .RAM_reg_1_5_0(objlinelatch_main_n_13),
        .RAM_reg_1_6_0(objlinelatch_main_n_14),
        .RAM_reg_1_6_1(TIMING_B_reg_n_0),
        .RAM_reg_1_6_2(__REF_CLK6M),
        .RAM_reg_1_7_0(objlinelatch_main_n_15),
        .\ROW_ADDR_reg[6]_0 ({objengine_main_n_33,objengine_main_n_34,objengine_main_n_35,objengine_main_n_36,objengine_main_n_37,objengine_main_n_38,objengine_main_n_39}),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_DOUT1(EVENBUF_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_0_i_15
       (.I0(BLK),
        .I1(RAM_reg_0_4[10]),
        .O(i_DIN[0]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_0_0_i_16
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_15[0]));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_0_0_i_2__2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_8[0]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_10_i_14
       (.I0(BLK),
        .I1(RAM_reg_0_4[0]),
        .O(i_DIN[10]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_0_10_i_15
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_11[1]));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_0_10_i_1__0
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_11_i_1
       (.I0(BLK),
        .I1(RAM_reg_0_4[1]),
        .O(i_DIN[11]));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_0_11_i_1__0
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_1));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_0_11_i_2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_11[0]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_12_i_1
       (.I0(BLK),
        .I1(RAM_reg_0_4[2]),
        .O(i_DIN[12]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_13_i_1
       (.I0(BLK),
        .I1(RAM_reg_0_4[3]),
        .O(i_DIN[13]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_14_i_1
       (.I0(BLK),
        .I1(RAM_reg_0_4[4]),
        .O(i_DIN[14]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_1_i_1__1
       (.I0(BLK),
        .I1(RAM_reg_0_4[11]),
        .O(i_DIN[1]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_0_1_i_2__0
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_15[1]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_2_i_1__1
       (.I0(BLK),
        .I1(RAM_reg_0_4[12]),
        .O(i_DIN[2]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_3_i_1__1
       (.I0(BLK),
        .I1(RAM_reg_0_4[13]),
        .O(i_DIN[3]));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_0_3_i_1__2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_8[1]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_4_i_1__0
       (.I0(BLK),
        .I1(RAM_reg_0_4[14]),
        .O(i_DIN[4]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_5_i_14
       (.I0(BLK),
        .I1(RAM_reg_0_4[5]),
        .O(i_DIN[5]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_0_5_i_15
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_13));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_0_5_i_1__2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_5[0]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_6_i_1__1
       (.I0(BLK),
        .I1(RAM_reg_0_4[6]),
        .O(i_DIN[6]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_0_6_i_2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_14[1]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_7_i_1__1
       (.I0(BLK),
        .I1(RAM_reg_0_4[7]),
        .O(i_DIN[7]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_0_7_i_2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_14[0]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_8_i_1
       (.I0(BLK),
        .I1(RAM_reg_0_4[8]),
        .O(i_DIN[8]));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_0_8_i_1__0
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_5[1]));
  LUT2 #(
    .INIT(4'h8)) 
    RAM_reg_0_9_i_1
       (.I0(BLK),
        .I1(RAM_reg_0_4[9]),
        .O(i_DIN[9]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_1_0_i_1
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_17));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_1_0_i_1__0
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_7));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_1_0_i_2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_6));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_1_10_i_1
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_10));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_1_10_i_1__0
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_0[1]));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_1_12_i_1
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_0[0]));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_1_13_i_1
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_9));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_1_2_i_1__1
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_16));
  LUT3 #(
    .INIT(8'h08)) 
    RAM_reg_1_5_i_1__1
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_12));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_1_5_i_1__2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_4));
  LUT3 #(
    .INIT(8'h80)) 
    RAM_reg_1_5_i_2
       (.I0(B_PIXEL0),
        .I1(BLK),
        .I2(RAM_reg_0_14),
        .O(TIMING_E_reg_3));
  termprj_top_gfx_top_0_0_latch_asyncread_1 SCROLLRAM_CPULATCH
       (.D(o_Q),
        .Q(__REF_CLK6M),
        .\REGISTER_reg[0]_0 ({scrollram_dout[0],scrollram_dout[7:1]}),
        .\REGISTER_reg[7]_0 (TIMING_F),
        .i_EMU_MCLK(i_EMU_MCLK));
  termprj_top_gfx_top_0_0_SRAM__parameterized1 SCROLLRAM_LOW
       (.ADDRARDADDR(scrollram_addr),
        .CPU_DOUT(CPU_DOUT[7:0]),
        .D({scrollram_dout[0],scrollram_dout[7:1]}),
        .RAM_reg_0(RAM_reg_3),
        .i_EMU_MCLK(i_EMU_MCLK));
  FDRE TIMING_A_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(timinggen_main_n_121),
        .Q(TIMING_A__0),
        .R(1'b0));
  FDRE TIMING_B_reg
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(TIMING_A__0),
        .Q(TIMING_B_reg_n_0),
        .R(1'b0));
  FDRE TIMING_C_reg
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(TIMING_A__0),
        .Q(TIMING_C__0),
        .R(1'b0));
  FDRE TIMING_D_reg
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(TIMING_C__0),
        .Q(TIMING_D),
        .R(1'b0));
  FDRE TIMING_E_reg
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(TIMING_E0),
        .Q(BLK),
        .R(1'b0));
  FDRE TIMING_F_reg
       (.C(i_EMU_MCLK),
        .CE(B_PIXEL0),
        .D(Q[0]),
        .Q(TIMING_F),
        .R(1'b0));
  FDRE \TIMING_SR_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(\TIMING_SR_reg[2]_0 ),
        .Q(p_0_in_1),
        .R(1'b0));
  FDRE \TIMING_SR_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(\TIMING_SR_reg_n_0_[3] ),
        .Q(\TIMING_SR_reg[2]_0 ),
        .R(1'b0));
  FDRE \TIMING_SR_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(TIMING_F),
        .Q(\TIMING_SR_reg_n_0_[3] ),
        .R(1'b0));
  termprj_top_gfx_top_0_0_SRAM__parameterized2 VRAM1_HIGH
       (.ADDRARDADDR(vram_addr),
        .CPU_DOUT(CPU_DOUT[15:8]),
        .DOBDO(DOBDO),
        .RAM_reg_0(RAM_reg_4),
        .RAM_reg_1(VRAM1_LOW_n_8),
        .i_EMU_MCLK(i_EMU_MCLK));
  termprj_top_gfx_top_0_0_SRAM__parameterized3 VRAM1_LOW
       (.ADDRARDADDR(vram_addr),
        .CPU_DOUT(CPU_DOUT[7:0]),
        .D({VRAM1_LOW_n_0,VRAM1_LOW_n_1,VRAM1_LOW_n_2,VRAM1_LOW_n_3,VRAM1_LOW_n_4,VRAM1_LOW_n_5,VRAM1_LOW_n_6,VRAM1_LOW_n_7}),
        .RAM_reg_0(RAM_reg_0),
        .RAM_reg_0_0(RAM_reg_0_0),
        .RAM_reg_0_1(RAM_reg_0_1),
        .RAM_reg_1(RAM_reg_1),
        .RAM_reg_1_0(RAM_reg_1_0),
        .RAM_reg_1_1(RAM_reg_1_1),
        .RAM_reg_2(RAM_reg),
        .RAM_reg_3(RAM_reg_2),
        .RAM_reg_4(RAM_reg_4),
        .RAM_reg_5({TIMING_F,\TIMING_SR_reg_n_0_[3] }),
        .TIMING_F_reg(VRAM1_LOW_n_8),
        .\async_din[0]_i_2_0 (\async_din[0]_i_2 ),
        .\async_din[0]_i_2_1 (\async_din[0]_i_2_0 ),
        .\async_din[7]_i_2 ({i_GFXDATA[23:16],i_GFXDATA[6],i_GFXDATA[4:0]}),
        .\async_din[7]_i_2_0 (o_Q),
        .\async_din[7]_i_2_1 (vram2_dout),
        .\async_din_reg[6] (\async_din_reg[6] ),
        .\async_din_reg[6]_0 ({OBJRAM_CPULATCH_n_1,OBJRAM_CPULATCH_n_3,OBJRAM_CPULATCH_n_4,OBJRAM_CPULATCH_n_5,OBJRAM_CPULATCH_n_6,OBJRAM_CPULATCH_n_7}),
        .\async_din_reg[6]_1 (\async_din_reg[6]_0 ),
        .\async_din_reg[6]_2 (\async_din_reg[6]_1 ),
        .i_EMU_MCLK(i_EMU_MCLK));
  termprj_top_gfx_top_0_0_SRAM__parameterized4 VRAM2_LOW
       (.ADDRARDADDR(vram_addr),
        .CPU_DOUT(CPU_DOUT[7:0]),
        .D(vram2_dout),
        .RAM_reg_0(VRAM1_LOW_n_8),
        .WEA(WEA),
        .i_EMU_MCLK(i_EMU_MCLK));
  FDRE VVFF_reg
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(DOBDO[3]),
        .Q(VVFF_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    \async_addr[14]_i_4 
       (.I0(\cen_register_reg[3]_0 [0]),
        .I1(async_rw_reg),
        .I2(charramu_en_reg_0),
        .I3(\cen_register_reg[3]_0 [1]),
        .O(\cen_register_reg[2]_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \async_cs_n[5]_i_5 
       (.I0(\cen_register_reg[3]_0 [1]),
        .I1(charramu_en_reg_0),
        .I2(async_rw_reg),
        .O(\cen_register_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \async_cs_n[5]_i_6 
       (.I0(charramu_en_reg_0),
        .I1(\cen_register_reg[3]_0 [1]),
        .O(\cen_register_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \async_cs_n[5]_i_7 
       (.I0(charramu_en_reg_0),
        .I1(\cen_register_reg[3]_0 [0]),
        .O(\cen_register_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \async_din[15]_i_3 
       (.I0(\cen_register_reg[3]_0 [0]),
        .I1(charramu_en_reg_0),
        .I2(async_rw_reg),
        .O(\cen_register_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \cen_register[0]_i_1__0 
       (.I0(\clock_counter_6_reg_n_0_[2] ),
        .I1(\clock_counter_6_reg_n_0_[0] ),
        .I2(\clock_counter_6_reg_n_0_[1] ),
        .O(\cen_register[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \cen_register[1]_i_1 
       (.I0(\clock_counter_6_reg_n_0_[1] ),
        .I1(\clock_counter_6_reg_n_0_[2] ),
        .I2(\clock_counter_6_reg_n_0_[0] ),
        .O(\cen_register[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \cen_register[2]_i_1 
       (.I0(\clock_counter_6_reg_n_0_[2] ),
        .I1(\clock_counter_6_reg_n_0_[1] ),
        .I2(\clock_counter_6_reg_n_0_[0] ),
        .O(\cen_register[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \cen_register[3]_i_1 
       (.I0(\clock_counter_6_reg_n_0_[0] ),
        .I1(\clock_counter_6_reg_n_0_[2] ),
        .I2(\clock_counter_6_reg_n_0_[1] ),
        .O(\cen_register[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \cen_register_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(\cen_register[0]_i_1__0_n_0 ),
        .Q(\cen_register_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \cen_register_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(\cen_register[1]_i_1_n_0 ),
        .Q(__REF_CLK6M),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \cen_register_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(\cen_register[2]_i_1_n_0 ),
        .Q(\cen_register_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \cen_register_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(\cen_register[3]_i_1_n_0 ),
        .Q(\cen_register_reg[3]_0 [1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    charram_cas_n_i_1
       (.I0(charramu_en_reg_0),
        .O(charram_cas_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    charram_cas_n_reg
       (.C(i_EMU_MCLK),
        .CE(charram_cas_n_i_1_n_0),
        .D(charram_ras_n),
        .Q(charram_cas_n),
        .R(1'b0));
  FDRE charramu_en_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(timinggen_main_n_122),
        .Q(charramu_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hAA15)) 
    \clock_counter_6[0]_i_1 
       (.I0(charramu_en_reg_0),
        .I1(\clock_counter_6_reg_n_0_[2] ),
        .I2(\clock_counter_6_reg_n_0_[1] ),
        .I3(\clock_counter_6_reg_n_0_[0] ),
        .O(\clock_counter_6[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hA1B0)) 
    \clock_counter_6[1]_i_1 
       (.I0(charramu_en_reg_0),
        .I1(\clock_counter_6_reg_n_0_[2] ),
        .I2(\clock_counter_6_reg_n_0_[1] ),
        .I3(\clock_counter_6_reg_n_0_[0] ),
        .O(\clock_counter_6[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h988C)) 
    \clock_counter_6[2]_i_1 
       (.I0(charramu_en_reg_0),
        .I1(\clock_counter_6_reg_n_0_[2] ),
        .I2(\clock_counter_6_reg_n_0_[1] ),
        .I3(\clock_counter_6_reg_n_0_[0] ),
        .O(\clock_counter_6[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \clock_counter_6_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\clock_counter_6[0]_i_1_n_0 ),
        .Q(\clock_counter_6_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_6_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\clock_counter_6[1]_i_1_n_0 ),
        .Q(\clock_counter_6_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \clock_counter_6_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\clock_counter_6[2]_i_1_n_0 ),
        .Q(\clock_counter_6_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFD55DD55)) 
    \fbwr_hcntr[7]_i_1 
       (.I0(i_MRST_n),
        .I1(start_of_frame_reg_1),
        .I2(BLK),
        .I3(B_PIXEL0),
        .I4(end_of_line_reg_1),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fbwr_hcntr[7]_i_2 
       (.I0(BLK),
        .I1(B_PIXEL0),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \fbwr_vcntr[7]_i_1 
       (.I0(B_PIXEL0),
        .I1(start_of_frame_reg_1),
        .I2(i_MRST_n),
        .O(start_of_frame_reg));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fbwr_vcntr[7]_i_2 
       (.I0(end_of_line_reg_1),
        .I1(B_PIXEL0),
        .I2(BLK),
        .O(end_of_line_reg));
  FDRE \obj_attr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[0]),
        .Q(\obj_attr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \obj_attr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[1]),
        .Q(\obj_attr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \obj_attr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[2]),
        .Q(\obj_attr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \obj_attr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[3]),
        .Q(\obj_attr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \obj_attr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[4]),
        .Q(\obj_attr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \obj_attr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[5]),
        .Q(\obj_attr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \obj_attr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[6]),
        .Q(\obj_attr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \obj_attr_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(timinggen_main_n_12),
        .D(objram_dout[7]),
        .Q(\obj_attr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \obj_priority_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[0]),
        .Q(\obj_priority_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \obj_priority_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[1]),
        .Q(\obj_priority_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \obj_priority_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[2]),
        .Q(\obj_priority_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \obj_priority_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[3]),
        .Q(\obj_priority_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \obj_priority_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[4]),
        .Q(\obj_priority_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \obj_priority_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[5]),
        .Q(\obj_priority_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \obj_priority_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[6]),
        .Q(\obj_priority_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \obj_priority_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(obj_priority),
        .D(objram_dout[7]),
        .Q(\obj_priority_reg_n_0_[7] ),
        .R(1'b0));
  termprj_top_gfx_top_0_0_objengine objengine_main
       (.ADDRARDADDR(objtable_addr[2:0]),
        .CO(tileline0_complete),
        .D(objtable_dout),
        .DMA_4H_CLKD_n_reg_0(objengine_main_n_8),
        .DMA_4H_CLKD_n_reg_1(timinggen_main_n_120),
        .E(B_PIXEL0),
        .\FSM_SUSPEND_DLY_reg[0]_0 (A_PROPERTY_DELAY1),
        .\FSM_SUSPEND_DLY_reg[0]_1 (FSM_SUSPEND_DLY0),
        .\FSM_SUSPEND_DLY_reg[1]_0 (objengine_main_n_9),
        .\LATCH_E_reg[0]_0 (objengine_main_n_24),
        .LATCH_F_2H_NCLKD_en_n_reg_0(objengine_main_n_0),
        .LATCH_F_2H_NCLKD_en_n_reg_1(LATCH_F_2H_NCLKD_en_n),
        .OBJHL(OBJHL),
        .PIXELSEL(PIXELSEL),
        .Q({hcounter,hcounter__0[3:2],Q[1:0]}),
        .RAM_reg(timinggen_main_n_27),
        .\ROW_ADDR_reg[0]_rep (CHAMPX2),
        .\ROW_ADDR_reg[1]_rep (VVFF_reg_n_0),
        .\ROW_ADDR_reg[2]_rep (line_addr),
        .\ROW_ADDR_reg[6]_rep ({\tile_code_reg_n_0_[10] ,\tile_code_reg_n_0_[9] ,\tile_code_reg_n_0_[8] ,\tile_code_reg_n_0_[7] ,\tile_code_reg_n_0_[6] ,\tile_code_reg_n_0_[5] ,\tile_code_reg_n_0_[4] ,\tile_code_reg_n_0_[3] ,\tile_code_reg_n_0_[2] ,\tile_code_reg_n_0_[1] ,\tile_code_reg_n_0_[0] }),
        .\ROW_ADDR_reg[7] (TIMING_B_reg_n_0),
        .SR(timinggen_main_n_11),
        .VBLANK(VBLANK),
        .VBLANKH_n(VBLANKH_n),
        .VVFF_reg(objengine_main_n_45),
        .WRTIME2(WRTIME2),
        .XA7(XA7),
        .XB7(XB7),
        .\attr_latch_en_sr_reg[0]_0 (ORINC),
        .\attr_latch_en_sr_reg[3]_0 (LATCH_D),
        .\attr_latch_en_sr_reg[6]_0 (attr_latch_en_sr),
        .\buffer_x_screencounter_reg[0]_0 (timinggen_main_n_12),
        .\buffer_y_screencounter_reg[3]_0 (timinggen_main_n_41),
        .\buffer_y_screencounter_reg[7]_0 (timinggen_main_n_42),
        .\buffer_ypos_counter_reg[7]_0 ({objengine_main_n_33,objengine_main_n_34,objengine_main_n_35,objengine_main_n_36,objengine_main_n_37,objengine_main_n_38,objengine_main_n_39}),
        .hsize_parity_reg_0(objengine_main_n_23),
        .\hzoom_acc_reg[9]_0 (timinggen_main_n_69),
        .\hzoom_acc_reg[9]_1 (timinggen_main_n_24),
        .i_ADDR(i_ADDR),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_PIXELLATCH_WAIT_n_reg_inv_0(timinggen_main_n_23),
        .\oddbuffer_xpos_counter_reg[6]_0 (objengine_main_n_17),
        .\oddbuffer_xpos_counter_reg[7]_0 ({objengine_main_n_5,objengine_main_n_6}),
        .p_1_out(p_1_out),
        .prev_hblank(prev_hblank),
        .\sprite_engine_state_reg[0]_0 (objengine_main_n_10),
        .\sprite_engine_state_reg[0]_1 (timinggen_main_n_67),
        .\sprite_engine_state_reg[0]_2 (timinggen_main_n_64),
        .\sprite_engine_state_reg[0]_3 (timinggen_main_n_68),
        .\sprite_engine_state_reg[1]_0 (objengine_main_n_11),
        .\sprite_engine_state_reg[1]_1 (timinggen_main_n_65),
        .\sprite_engine_state_reg[1]_2 (timinggen_main_n_66),
        .\sprite_engine_state_reg[1]_3 (timinggen_main_n_22),
        .\tile_code_reg[10] (objengine_main_n_22),
        .\tile_code_reg[4] (objengine_main_n_18),
        .\tile_code_reg[5] (objengine_main_n_19),
        .\tile_code_reg[6] (objengine_main_n_20),
        .\tile_code_reg[7] (objengine_main_n_44),
        .\tile_code_reg[8] (objengine_main_n_21),
        .\tile_code_reg[9] (objengine_main_n_43));
  termprj_top_gfx_top_0_0_objlinelatch objlinelatch_main
       (.D({EVENBUF_n_8,EVENBUF_n_9,EVENBUF_n_10,EVENBUF_n_11,EVENBUF_n_12,EVENBUF_n_13,EVENBUF_n_14,EVENBUF_n_15}),
        .DIADI(objlinelatch_main_n_9),
        .E(B_PIXEL0),
        .FBTIMING_C(FBTIMING_C),
        .\OBJ_PALETTE_reg[0]_0 (LATCH_D),
        .\OBJ_PALETTE_reg[3]_0 (objtable_dout[4:1]),
        .\OBJ_TILELINELATCH_reg[0]_0 (LATCH_F_2H_NCLKD_en_n),
        .\OBJ_TILELINELATCH_reg[31]_0 ({D[17:10],i_GFXDATA[23:16],D[9:1],i_GFXDATA[6],D[0],i_GFXDATA[4:0]}),
        .PIXELSEL(PIXELSEL),
        .RAM_reg_1_3(TIMING_B_reg_n_0),
        .RAM_reg_1_4(objengine_main_n_24),
        .RAM_reg_1_7({ODDBUF_n_0,ODDBUF_n_1,ODDBUF_n_2,ODDBUF_n_3,ODDBUF_n_4,ODDBUF_n_5,ODDBUF_n_6,ODDBUF_n_7}),
        .TIMING_B_reg(objlinelatch_main_n_8),
        .TIMING_B_reg_0(objlinelatch_main_n_10),
        .TIMING_B_reg_1(objlinelatch_main_n_11),
        .TIMING_B_reg_2(objlinelatch_main_n_12),
        .TIMING_B_reg_3(objlinelatch_main_n_13),
        .TIMING_B_reg_4(objlinelatch_main_n_14),
        .TIMING_B_reg_5(objlinelatch_main_n_15),
        .XA7(XA7),
        .XB7(XB7),
        .i_DIN(i_DIN_0),
        .i_EMU_MCLK(i_EMU_MCLK),
        .p_1_out(p_1_out));
  termprj_top_gfx_top_0_0_prihandler prihandler_main
       (.\A_PROPERTY_DELAY2_reg[11]_0 (A_PROPERTY_DELAY2),
        .\A_PROPERTY_DELAY3_reg[11]_0 (A_PROPERTY_DELAY3),
        .\A_PROPERTY_DELAY3_reg[7]_0 (A_FLIP),
        .\A_PROPERTY_DELAY4_reg[11]_0 (A_PROPERTY_DELAY4),
        .\B_PROPERTY_DELAY3_reg[0]_0 (tilemapgen_main_n_8),
        .\B_PROPERTY_DELAY3_reg[7]_0 (B_FLIP),
        .D({DOBDO[7:4],vram2_dout}),
        .E(A_PROPERTY_DELAY1),
        .\OBJ_PIXEL0_reg[7]_0 ({EVENBUF_n_8,EVENBUF_n_9,EVENBUF_n_10,EVENBUF_n_11,EVENBUF_n_12,EVENBUF_n_13,EVENBUF_n_14,EVENBUF_n_15}),
        .\OBJ_PIXEL1_reg[2]_0 (prihandler_main_n_0),
        .\OBJ_PIXEL1_reg[7]_0 (timinggen_main_n_12),
        .\OBJ_PIXEL1_reg[7]_1 ({ODDBUF_n_0,ODDBUF_n_1,ODDBUF_n_2,ODDBUF_n_3,ODDBUF_n_4,ODDBUF_n_5,ODDBUF_n_6,ODDBUF_n_7}),
        .Q(Q[0]),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_A_PIXEL(o_A_PIXEL),
        .\o_CD[10]_i_5_0 (tilemapsr_main_n_7),
        .\o_CD[10]_i_5_1 (tilemapsr_main_n_8),
        .\o_CD[10]_i_5_2 (tilemapsr_main_n_6),
        .\o_CD_reg[0]_0 (tilemapsr_main_n_9),
        .\o_CD_reg[10]_0 (\o_CD_reg[10] ),
        .\o_CD_reg[10]_1 (B_PIXEL0),
        .\o_CD_reg[1]_0 (tilemapsr_main_n_10),
        .\o_CD_reg[2]_0 (tilemapsr_main_n_12),
        .\o_CD_reg[3]_0 (tilemapsr_main_n_11));
  FDRE \tile_code_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_7),
        .Q(\tile_code_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tile_code_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(DOBDO[2]),
        .Q(\tile_code_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tile_code_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_6),
        .Q(\tile_code_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tile_code_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_5),
        .Q(\tile_code_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tile_code_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_4),
        .Q(\tile_code_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tile_code_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_3),
        .Q(\tile_code_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tile_code_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_2),
        .Q(\tile_code_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tile_code_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_1),
        .Q(\tile_code_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tile_code_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(VRAM1_LOW_n_0),
        .Q(\tile_code_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tile_code_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(DOBDO[0]),
        .Q(\tile_code_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tile_code_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n),
        .D(DOBDO[1]),
        .Q(\tile_code_reg_n_0_[9] ),
        .R(1'b0));
  termprj_top_gfx_top_0_0_tilemapgen tilemapgen_main
       (.ADDRARDADDR(vram_addr[10:4]),
        .\B_PROPERTY_DELAY3_reg[0] (B_PIXEL0),
        .D(o_TILELINEADDR0),
        .DI(ABS_128HA),
        .E(LATCH_F_2H_NCLKD_en_n),
        .O(horizontal_tile_addr),
        .Q({TMAB_VSCROLL_VALUE[7],TMAB_VSCROLL_VALUE[2:0]}),
        .RAM_reg({Q[2],hcounter__0,Q[1:0]}),
        .RAM_reg_0({timinggen_main_n_115,timinggen_main_n_116,timinggen_main_n_117,timinggen_main_n_118}),
        .RAM_reg_1({timinggen_main_n_25,timinggen_main_n_26}),
        .RAM_reg_2(RAM_reg_6[10:4]),
        .S(timinggen_main_n_80),
        .\TMAB_VSCROLL_VALUE_reg[0]_0 ({scrollram_dout[0],scrollram_dout[7:1]}),
        .\TMA_HSCROLL_VALUE_reg[8]_0 ({tilemapgen_main_n_11,tilemapgen_main_n_12,tilemapgen_main_n_13,tilemapgen_main_n_14,tilemapgen_main_n_15,tilemapgen_main_n_16,tilemapgen_main_n_17,tilemapgen_main_n_18,tilemapgen_main_n_19}),
        .\TMA_HSCROLL_VALUE_reg[8]_1 (TMA_HSCROLL_VALUE),
        .\TMB_HSCROLL_VALUE_reg[0]_0 (tilemapgen_main_n_8),
        .\TMB_HSCROLL_VALUE_reg[0]_1 (tilemapgen_main_n_9),
        .\TMB_HSCROLL_VALUE_reg[8]_0 ({tilemapgen_main_n_31,tilemapgen_main_n_32,tilemapgen_main_n_33,tilemapgen_main_n_34,tilemapgen_main_n_35,tilemapgen_main_n_36}),
        .\TMB_HSCROLL_VALUE_reg[8]_1 (TMB_HSCROLL_VALUE),
        .\horizontal_counter_reg[1] (A_PROPERTY_DELAY3),
        .\horizontal_counter_reg[1]_0 (A_PROPERTY_DELAY4),
        .i_EMU_MCLK(i_EMU_MCLK),
        .\o_TILELINEADDR_reg[2]_0 (line_addr),
        .vertical_tile_addr_carry__0_0({timinggen_main_n_15,timinggen_main_n_16,timinggen_main_n_17,\vertical_counter_reg[8] [3:0]}));
  termprj_top_gfx_top_0_0_tilemapsr tilemapsr_main
       (.ABS_2H_dl(ABS_2H_dl),
        .\A_PIXEL7_reg[0]_0 (A_FLIP),
        .\A_PIXEL7_reg[0]_1 (timinggen_main_n_77),
        .\B_PIXEL7_reg[0]_0 (tilemapsr_main_n_9),
        .\B_PIXEL7_reg[0]_1 (B_FLIP),
        .\B_PIXEL7_reg[0]_2 (tilemapgen_main_n_9),
        .\B_PIXEL7_reg[1]_0 (tilemapsr_main_n_10),
        .\B_PIXEL7_reg[2]_0 (tilemapsr_main_n_12),
        .\B_PIXEL7_reg[3]_0 (tilemapsr_main_n_7),
        .\B_PIXEL7_reg[3]_1 (tilemapsr_main_n_11),
        .\B_TILELINELATCH_reg[31]_0 (B_TILELINELATCH),
        .D({D[17:10],i_GFXDATA[23:16],D[9:1],i_GFXDATA[6],D[0],i_GFXDATA[4:0]}),
        .E(A_TILELINELATCH),
        .Q(Q[1]),
        .\cen_register_reg[0] (B_PIXEL0),
        .i_EMU_MCLK(i_EMU_MCLK),
        .o_A_PIXEL(o_A_PIXEL),
        .\o_A_PIXEL_reg[0]__0_0 (tilemapsr_main_n_8),
        .\o_A_PIXEL_reg[0]__0_1 (charramu_en_reg_0),
        .\o_A_PIXEL_reg[0]__0_2 (__REF_CLK6M),
        .\o_A_PIXEL_reg[2]__0_0 (tilemapsr_main_n_6),
        .\o_CD[10]_i_11 (prihandler_main_n_0));
  termprj_top_gfx_top_0_0_timinggen timinggen_main
       (.ABS_2H_dl(ABS_2H_dl),
        .ADDRARDADDR(objtable_addr[10:3]),
        .CHACS_n(CHACS_n),
        .CO(tileline0_complete),
        .CPU_LDS_n(CPU_LDS_n),
        .D(o_TILELINEADDR0),
        .DI(ABS_128HA),
        .DMA_4H_CLKD_n_reg(objengine_main_n_8),
        .E(timinggen_main_n_12),
        .O(horizontal_tile_addr),
        .\OBJ_reg[0] (OBJ_reg),
        .\OBJ_reg[0]_0 (ORINC),
        .\OBJ_reg[4] (OBJ),
        .Q({hcounter,Q[3:2],hcounter__0,Q[1:0]}),
        .RAM_reg({\obj_priority_reg_n_0_[7] ,\obj_priority_reg_n_0_[6] ,\obj_priority_reg_n_0_[5] ,\obj_priority_reg_n_0_[4] ,\obj_priority_reg_n_0_[3] ,\obj_priority_reg_n_0_[2] ,\obj_priority_reg_n_0_[1] ,\obj_priority_reg_n_0_[0] }),
        .RAM_reg_0(RAM_reg_6),
        .\ROW_ADDR_reg[0]_rep (objengine_main_n_45),
        .\ROW_ADDR_reg[1]_rep (\ROW_ADDR_reg[1]_rep ),
        .\ROW_ADDR_reg[1]_rep_0 (objengine_main_n_19),
        .\ROW_ADDR_reg[2]_rep (\ROW_ADDR_reg[2]_rep ),
        .\ROW_ADDR_reg[2]_rep_0 (objengine_main_n_20),
        .\ROW_ADDR_reg[3]_rep (\ROW_ADDR_reg[3]_rep ),
        .\ROW_ADDR_reg[3]_rep_0 (objengine_main_n_44),
        .\ROW_ADDR_reg[4]_rep (\ROW_ADDR_reg[4]_rep ),
        .\ROW_ADDR_reg[4]_rep_0 (objengine_main_n_21),
        .\ROW_ADDR_reg[5]_rep (\ROW_ADDR_reg[5]_rep ),
        .\ROW_ADDR_reg[5]_rep_0 (objengine_main_n_43),
        .\ROW_ADDR_reg[6]_rep (\ROW_ADDR_reg[6]_rep ),
        .\ROW_ADDR_reg[6]_rep_0 (objengine_main_n_22),
        .\ROW_ADDR_reg[7]_rep (objengine_main_n_18),
        .\ROW_ADDR_reg[7]_rep__6 (CHAMPX2),
        .S(timinggen_main_n_80),
        .SR(SR),
        .TIMING_A__0(TIMING_A__0),
        .TIMING_D(TIMING_D),
        .TIMING_E0(TIMING_E0),
        .VBLANK(VBLANK),
        .VBLANKH_n(VBLANKH_n),
        .WEA(timinggen_main_n_13),
        .\_inferred__2/i__carry__0 ({tilemapgen_main_n_11,tilemapgen_main_n_12,tilemapgen_main_n_13,tilemapgen_main_n_14,tilemapgen_main_n_15,tilemapgen_main_n_16,tilemapgen_main_n_17,tilemapgen_main_n_18,tilemapgen_main_n_19}),
        .\_inferred__2/i__carry__0_0 ({tilemapgen_main_n_31,tilemapgen_main_n_32,tilemapgen_main_n_33,tilemapgen_main_n_34,tilemapgen_main_n_35,tilemapgen_main_n_36}),
        .async_uds_n_reg(async_uds_n_reg),
        .async_uds_n_reg_0(timinggen_main_n_122),
        .\buffer_x_screencounter_reg[0] (TIMING_B_reg_n_0),
        .charram_addr(charram_addr),
        .charramu_en(charramu_en),
        .charramu_en_reg(charramu_en_reg_0),
        .dtack2_n__0(dtack2_n__0),
        .dtack2_n_reg(\cen_register_reg_n_0_[0] ),
        .end_of_line_reg(end_of_line_reg_0),
        .end_of_line_reg_0(end_of_line_reg_1),
        .\horizontal_counter_reg[0]_0 (timinggen_main_n_11),
        .\horizontal_counter_reg[0]_1 (A_PROPERTY_DELAY2),
        .\horizontal_counter_reg[0]_2 (TMB_HSCROLL_VALUE),
        .\horizontal_counter_reg[0]_3 (A_PROPERTY_DELAY1),
        .\horizontal_counter_reg[0]_4 (attr_latch_en_sr),
        .\horizontal_counter_reg[0]_5 (timinggen_main_n_40),
        .\horizontal_counter_reg[0]_6 (scrollram_addr),
        .\horizontal_counter_reg[0]_7 (timinggen_main_n_67),
        .\horizontal_counter_reg[0]_8 (B_PIXEL0),
        .\horizontal_counter_reg[1]_0 (timinggen_main_n_23),
        .\horizontal_counter_reg[1]_1 (timinggen_main_n_24),
        .\horizontal_counter_reg[1]_10 (timinggen_main_n_103),
        .\horizontal_counter_reg[1]_11 (timinggen_main_n_104),
        .\horizontal_counter_reg[1]_12 (timinggen_main_n_105),
        .\horizontal_counter_reg[1]_13 (timinggen_main_n_106),
        .\horizontal_counter_reg[1]_14 (timinggen_main_n_107),
        .\horizontal_counter_reg[1]_15 (timinggen_main_n_108),
        .\horizontal_counter_reg[1]_16 (timinggen_main_n_109),
        .\horizontal_counter_reg[1]_17 (timinggen_main_n_110),
        .\horizontal_counter_reg[1]_18 (timinggen_main_n_111),
        .\horizontal_counter_reg[1]_19 (timinggen_main_n_112),
        .\horizontal_counter_reg[1]_2 (TMA_HSCROLL_VALUE),
        .\horizontal_counter_reg[1]_20 (timinggen_main_n_113),
        .\horizontal_counter_reg[1]_21 (timinggen_main_n_114),
        .\horizontal_counter_reg[1]_3 (LATCH_F_2H_NCLKD_en_n),
        .\horizontal_counter_reg[1]_4 (timinggen_main_n_69),
        .\horizontal_counter_reg[1]_5 (\horizontal_counter_reg[1] ),
        .\horizontal_counter_reg[1]_6 (timinggen_main_n_99),
        .\horizontal_counter_reg[1]_7 (timinggen_main_n_100),
        .\horizontal_counter_reg[1]_8 (timinggen_main_n_101),
        .\horizontal_counter_reg[1]_9 (timinggen_main_n_102),
        .\horizontal_counter_reg[2]_0 (obj_priority),
        .\horizontal_counter_reg[2]_1 (B_TILELINELATCH),
        .\horizontal_counter_reg[2]_2 (A_TILELINELATCH),
        .\horizontal_counter_reg[2]_3 (timinggen_main_n_77),
        .\horizontal_counter_reg[2]_4 ({vram_addr[11],vram_addr[3:0]}),
        .\horizontal_counter_reg[6]_0 ({timinggen_main_n_115,timinggen_main_n_116,timinggen_main_n_117,timinggen_main_n_118}),
        .\horizontal_counter_reg[8]_0 ({timinggen_main_n_25,timinggen_main_n_26}),
        .\horizontal_counter_reg[8]_1 (timinggen_main_n_42),
        .\horizontal_counter_reg[8]_2 (FSM_SUSPEND_DLY0),
        .hsize_parity_reg(timinggen_main_n_64),
        .\hzoom_acc[9]_i_4 (objengine_main_n_17),
        .\hzoom_acc[9]_i_4_0 (objengine_main_n_0),
        .i_EMU_MCLK(i_EMU_MCLK),
        .i_MRST_n(i_MRST_n),
        .o_AXI_CPU_VBLANK_IRQ(o_AXI_CPU_VBLANK_IRQ),
        .o_PIXELLATCH_WAIT_n_reg_inv({objengine_main_n_5,objengine_main_n_6}),
        .o_VBLANKH_n_reg_0(timinggen_main_n_65),
        .o_VBLANKH_n_reg_1(timinggen_main_n_66),
        .o_VBLANKH_n_reg_2(timinggen_main_n_121),
        .o_VBLANK_n_reg_0(timinggen_main_n_41),
        .prev_hblank(prev_hblank),
        .\sprite_engine_state[0]_i_2 (objengine_main_n_11),
        .\sprite_engine_state[0]_i_2_0 (objengine_main_n_23),
        .\sprite_engine_state[0]_i_2_1 (objengine_main_n_10),
        .\sprite_engine_state[2]_i_9 (objengine_main_n_9),
        .\sprite_engine_state_reg[1] (timinggen_main_n_22),
        .\sprite_engine_state_reg[1]_0 (timinggen_main_n_68),
        .start_of_frame_reg(start_of_frame_reg_0),
        .start_of_frame_reg_0(start_of_frame_reg_1),
        .\vertical_counter_reg[3]_0 (objram_addr),
        .\vertical_counter_reg[4]_0 (timinggen_main_n_120),
        .\vertical_counter_reg[6]_0 (timinggen_main_n_27),
        .\vertical_counter_reg[8]_0 ({\vertical_counter_reg[8] [4],timinggen_main_n_15,timinggen_main_n_16,timinggen_main_n_17,\vertical_counter_reg[8] [3:0]}),
        .vertical_tile_addr_carry__0({TMAB_VSCROLL_VALUE[7],TMAB_VSCROLL_VALUE[2:0]}),
        .vsync_dlyd(vsync_dlyd));
endmodule

(* ORIG_REF_NAME = "hdmi_framebuffer" *) 
module termprj_top_gfx_top_0_0_hdmi_framebuffer
   (\hdmi_vcntr_reg[9] ,
    i_RDADDR,
    RAM_reg_1_11_0,
    o_DOUT,
    RAM_reg_1_4_0,
    RAM_reg_1_2_0,
    \hdmi_vcntr_reg[8] ,
    \hdmi_vcntr_reg[6] ,
    \hdmi_hcntr_reg[6] ,
    \disparity_acc_reg[3] ,
    \disparity_acc_reg[1] ,
    RAM_reg_1_2_1,
    D,
    \disparity_acc_reg[2] ,
    hdmi_de_reg,
    hdmi_de_reg_0,
    hdmi_de_reg_1,
    hdmi_de_reg_2,
    hdmi_de_reg_3,
    hdmi_de_reg_4,
    hdmi_de_reg_5,
    \disparity_acc_reg[3]_0 ,
    hdmi_de_reg_6,
    RAM_reg_1_11_1,
    hdmi_de_reg_7,
    hdmi_de_reg_8,
    ADDRBWRADDR,
    \hdmi_vcntr_reg[5] ,
    \disparity_acc_reg[3]_1 ,
    RAM_reg_1_12_0,
    RAM_reg_1_12_1,
    RAM_reg_1_14_0,
    RAM_reg_1_10_0,
    RAM_reg_1_5_0,
    RAM_reg_1_0_0,
    \disparity_acc_reg[0] ,
    \disparity_acc_reg[0]_0 ,
    RAM_reg_1_0_1,
    hdmi_de_reg_9,
    RAM_reg_1_4_1,
    Q,
    fbrd_de_reg,
    RAM_reg_0_0_0,
    \disparity_acc_reg[0]_1 ,
    fbrd_de,
    \o_TMDS_reg[3] ,
    \disparity_acc_reg[3]_2 ,
    \disparity_acc[3]_i_3__1 ,
    \disparity_acc[3]_i_8__0_0 ,
    \disparity_acc[3]_i_7__1_0 ,
    clk27mcen,
    \disparity_acc_reg[2]_0 ,
    \disparity_acc_reg[2]_1 ,
    \o_TMDS_reg[0] ,
    \disparity_acc_reg[2]_2 ,
    \disparity_acc_reg[3]_3 ,
    \disparity_acc[3]_i_3__1_0 ,
    hdmi_de,
    \o_TMDS_reg[5] ,
    \disparity_acc_reg[2]_3 ,
    \disparity_acc[3]_i_4_0 ,
    \o_TMDS_reg[0]_0 ,
    \o_TMDS_reg[8] ,
    \o_TMDS_reg[8]_0 ,
    \disparity_acc_reg[2]_4 ,
    \disparity_acc_reg[2]_5 ,
    \disparity_acc_reg[1]_0 ,
    i_CONTROL,
    \disparity_acc_reg[0]_2 ,
    \disparity_acc_reg[0]_3 ,
    \disparity_acc[1]_i_3__0 ,
    i_EMU_MCLK,
    ADDRARDADDR,
    RAM_reg_1_4_2,
    i_DIN,
    WEA,
    RAM_reg_1_4_3,
    RAM_reg_0_9_0,
    RAM_reg_1_3_0,
    RAM_reg_0_9_1,
    RAM_reg_1_5_1,
    RAM_reg_0_7_0,
    RAM_reg_0_14_0,
    RAM_reg_0_14_1,
    RAM_reg_0_14_2,
    RAM_reg_0_11_0,
    RAM_reg_1_13_0,
    RAM_reg_0_13_0);
  output \hdmi_vcntr_reg[9] ;
  output [3:0]i_RDADDR;
  output RAM_reg_1_11_0;
  output [9:0]o_DOUT;
  output RAM_reg_1_4_0;
  output RAM_reg_1_2_0;
  output \hdmi_vcntr_reg[8] ;
  output \hdmi_vcntr_reg[6] ;
  output \hdmi_hcntr_reg[6] ;
  output \disparity_acc_reg[3] ;
  output \disparity_acc_reg[1] ;
  output RAM_reg_1_2_1;
  output [3:0]D;
  output [1:0]\disparity_acc_reg[2] ;
  output hdmi_de_reg;
  output hdmi_de_reg_0;
  output hdmi_de_reg_1;
  output hdmi_de_reg_2;
  output hdmi_de_reg_3;
  output hdmi_de_reg_4;
  output hdmi_de_reg_5;
  output \disparity_acc_reg[3]_0 ;
  output hdmi_de_reg_6;
  output RAM_reg_1_11_1;
  output hdmi_de_reg_7;
  output hdmi_de_reg_8;
  output [3:0]ADDRBWRADDR;
  output [3:0]\hdmi_vcntr_reg[5] ;
  output [2:0]\disparity_acc_reg[3]_1 ;
  output RAM_reg_1_12_0;
  output RAM_reg_1_12_1;
  output RAM_reg_1_14_0;
  output RAM_reg_1_10_0;
  output RAM_reg_1_5_0;
  output RAM_reg_1_0_0;
  output \disparity_acc_reg[0] ;
  output \disparity_acc_reg[0]_0 ;
  output RAM_reg_1_0_1;
  output [1:0]hdmi_de_reg_9;
  output RAM_reg_1_4_1;
  input [8:0]Q;
  input fbrd_de_reg;
  input [8:0]RAM_reg_0_0_0;
  input [13:0]\disparity_acc_reg[0]_1 ;
  input fbrd_de;
  input \o_TMDS_reg[3] ;
  input [3:0]\disparity_acc_reg[3]_2 ;
  input \disparity_acc[3]_i_3__1 ;
  input \disparity_acc[3]_i_8__0_0 ;
  input [3:0]\disparity_acc[3]_i_7__1_0 ;
  input clk27mcen;
  input \disparity_acc_reg[2]_0 ;
  input \disparity_acc_reg[2]_1 ;
  input [3:0]\o_TMDS_reg[0] ;
  input \disparity_acc_reg[2]_2 ;
  input \disparity_acc_reg[3]_3 ;
  input \disparity_acc[3]_i_3__1_0 ;
  input hdmi_de;
  input \o_TMDS_reg[5] ;
  input \disparity_acc_reg[2]_3 ;
  input \disparity_acc[3]_i_4_0 ;
  input \o_TMDS_reg[0]_0 ;
  input \o_TMDS_reg[8] ;
  input \o_TMDS_reg[8]_0 ;
  input \disparity_acc_reg[2]_4 ;
  input \disparity_acc_reg[2]_5 ;
  input \disparity_acc_reg[1]_0 ;
  input [0:0]i_CONTROL;
  input \disparity_acc_reg[0]_2 ;
  input \disparity_acc_reg[0]_3 ;
  input \disparity_acc[1]_i_3__0 ;
  input i_EMU_MCLK;
  input [15:0]ADDRARDADDR;
  input [9:0]RAM_reg_1_4_2;
  input [14:0]i_DIN;
  input [1:0]WEA;
  input [1:0]RAM_reg_1_4_3;
  input [11:0]RAM_reg_0_9_0;
  input RAM_reg_1_3_0;
  input [15:0]RAM_reg_0_9_1;
  input [1:0]RAM_reg_1_5_1;
  input [1:0]RAM_reg_0_7_0;
  input [0:0]RAM_reg_0_14_0;
  input [14:0]RAM_reg_0_14_1;
  input [10:0]RAM_reg_0_14_2;
  input [1:0]RAM_reg_0_11_0;
  input [1:0]RAM_reg_1_13_0;
  input RAM_reg_0_13_0;

  wire [15:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [8:0]Q;
  wire [8:0]RAM_reg_0_0_0;
  wire RAM_reg_0_0_n_0;
  wire RAM_reg_0_0_n_1;
  wire RAM_reg_0_10_n_0;
  wire RAM_reg_0_10_n_1;
  wire [1:0]RAM_reg_0_11_0;
  wire RAM_reg_0_11_n_0;
  wire RAM_reg_0_11_n_1;
  wire RAM_reg_0_12_n_0;
  wire RAM_reg_0_12_n_1;
  wire RAM_reg_0_13_0;
  wire RAM_reg_0_13_n_0;
  wire RAM_reg_0_13_n_1;
  wire [0:0]RAM_reg_0_14_0;
  wire [14:0]RAM_reg_0_14_1;
  wire [10:0]RAM_reg_0_14_2;
  wire RAM_reg_0_14_n_0;
  wire RAM_reg_0_14_n_1;
  wire RAM_reg_0_1_n_0;
  wire RAM_reg_0_1_n_1;
  wire RAM_reg_0_2_n_0;
  wire RAM_reg_0_2_n_1;
  wire RAM_reg_0_3_n_0;
  wire RAM_reg_0_3_n_1;
  wire RAM_reg_0_4_n_0;
  wire RAM_reg_0_4_n_1;
  wire RAM_reg_0_5_n_0;
  wire RAM_reg_0_5_n_1;
  wire RAM_reg_0_6_n_0;
  wire RAM_reg_0_6_n_1;
  wire [1:0]RAM_reg_0_7_0;
  wire RAM_reg_0_7_n_0;
  wire RAM_reg_0_7_n_1;
  wire RAM_reg_0_8_n_0;
  wire RAM_reg_0_8_n_1;
  wire [11:0]RAM_reg_0_9_0;
  wire [15:0]RAM_reg_0_9_1;
  wire RAM_reg_0_9_n_0;
  wire RAM_reg_0_9_n_1;
  wire RAM_reg_1_0_0;
  wire RAM_reg_1_0_1;
  wire RAM_reg_1_10_0;
  wire RAM_reg_1_11_0;
  wire RAM_reg_1_11_1;
  wire RAM_reg_1_12_0;
  wire RAM_reg_1_12_1;
  wire [1:0]RAM_reg_1_13_0;
  wire RAM_reg_1_14_0;
  wire RAM_reg_1_2_0;
  wire RAM_reg_1_2_1;
  wire RAM_reg_1_3_0;
  wire RAM_reg_1_4_0;
  wire RAM_reg_1_4_1;
  wire [9:0]RAM_reg_1_4_2;
  wire [1:0]RAM_reg_1_4_3;
  wire RAM_reg_1_5_0;
  wire [1:0]RAM_reg_1_5_1;
  wire [1:0]WEA;
  wire clk27mcen;
  wire \disparity_acc[0]_i_2__0_n_0 ;
  wire \disparity_acc[0]_i_2__1_n_0 ;
  wire \disparity_acc[0]_i_3_n_0 ;
  wire \disparity_acc[0]_i_4_n_0 ;
  wire \disparity_acc[0]_i_5_n_0 ;
  wire \disparity_acc[1]_i_2__1_n_0 ;
  wire \disparity_acc[1]_i_2_n_0 ;
  wire \disparity_acc[1]_i_3__0 ;
  wire \disparity_acc[1]_i_3__1_n_0 ;
  wire \disparity_acc[1]_i_3_n_0 ;
  wire \disparity_acc[1]_i_5_n_0 ;
  wire \disparity_acc[2]_i_10_n_0 ;
  wire \disparity_acc[2]_i_12_n_0 ;
  wire \disparity_acc[2]_i_2__0_n_0 ;
  wire \disparity_acc[2]_i_2__1_n_0 ;
  wire \disparity_acc[2]_i_2_n_0 ;
  wire \disparity_acc[2]_i_3__0_n_0 ;
  wire \disparity_acc[2]_i_3_n_0 ;
  wire \disparity_acc[2]_i_4__1_n_0 ;
  wire \disparity_acc[2]_i_4_n_0 ;
  wire \disparity_acc[2]_i_5__0_n_0 ;
  wire \disparity_acc[2]_i_5_n_0 ;
  wire \disparity_acc[2]_i_6__0_n_0 ;
  wire \disparity_acc[2]_i_7__0_n_0 ;
  wire \disparity_acc[2]_i_8__0_n_0 ;
  wire \disparity_acc[2]_i_8_n_0 ;
  wire \disparity_acc[2]_i_9__0_n_0 ;
  wire \disparity_acc[2]_i_9_n_0 ;
  wire \disparity_acc[3]_i_13_n_0 ;
  wire \disparity_acc[3]_i_16_n_0 ;
  wire \disparity_acc[3]_i_17_n_0 ;
  wire \disparity_acc[3]_i_3__0_n_0 ;
  wire \disparity_acc[3]_i_3__1 ;
  wire \disparity_acc[3]_i_3__1_0 ;
  wire \disparity_acc[3]_i_3_n_0 ;
  wire \disparity_acc[3]_i_4_0 ;
  wire \disparity_acc[3]_i_4__0_n_0 ;
  wire \disparity_acc[3]_i_4_n_0 ;
  wire \disparity_acc[3]_i_5__0_n_0 ;
  wire \disparity_acc[3]_i_5_n_0 ;
  wire \disparity_acc[3]_i_6__0_n_0 ;
  wire \disparity_acc[3]_i_6_n_0 ;
  wire [3:0]\disparity_acc[3]_i_7__1_0 ;
  wire \disparity_acc[3]_i_8__0_0 ;
  wire \disparity_acc[3]_i_8_n_0 ;
  wire \disparity_acc[3]_i_9__0_n_0 ;
  wire \disparity_acc_reg[0] ;
  wire \disparity_acc_reg[0]_0 ;
  wire [13:0]\disparity_acc_reg[0]_1 ;
  wire \disparity_acc_reg[0]_2 ;
  wire \disparity_acc_reg[0]_3 ;
  wire \disparity_acc_reg[1] ;
  wire \disparity_acc_reg[1]_0 ;
  wire [1:0]\disparity_acc_reg[2] ;
  wire \disparity_acc_reg[2]_0 ;
  wire \disparity_acc_reg[2]_1 ;
  wire \disparity_acc_reg[2]_2 ;
  wire \disparity_acc_reg[2]_3 ;
  wire \disparity_acc_reg[2]_4 ;
  wire \disparity_acc_reg[2]_5 ;
  wire \disparity_acc_reg[3] ;
  wire \disparity_acc_reg[3]_0 ;
  wire [2:0]\disparity_acc_reg[3]_1 ;
  wire [3:0]\disparity_acc_reg[3]_2 ;
  wire \disparity_acc_reg[3]_3 ;
  wire [14:4]fbrd_data_even;
  wire fbrd_de;
  wire fbrd_de_reg;
  wire fbrd_even;
  wire hdmi_de;
  wire hdmi_de_reg;
  wire hdmi_de_reg_0;
  wire hdmi_de_reg_1;
  wire hdmi_de_reg_2;
  wire hdmi_de_reg_3;
  wire hdmi_de_reg_4;
  wire hdmi_de_reg_5;
  wire hdmi_de_reg_6;
  wire hdmi_de_reg_7;
  wire hdmi_de_reg_8;
  wire [1:0]hdmi_de_reg_9;
  wire \hdmi_hcntr_reg[6] ;
  wire [3:0]\hdmi_vcntr_reg[5] ;
  wire \hdmi_vcntr_reg[6] ;
  wire \hdmi_vcntr_reg[8] ;
  wire \hdmi_vcntr_reg[9] ;
  wire [0:0]i_CONTROL;
  wire [14:0]i_DIN;
  wire i_EMU_MCLK;
  wire [3:0]i_RDADDR;
  wire [9:0]o_DOUT;
  wire \o_TMDS[0]_i_3_n_0 ;
  wire \o_TMDS[1]_i_2_n_0 ;
  wire \o_TMDS[3]_i_2__0_n_0 ;
  wire \o_TMDS[5]_i_2__0_n_0 ;
  wire \o_TMDS[5]_i_2_n_0 ;
  wire \o_TMDS[7]_i_2__0_n_0 ;
  wire \o_TMDS[7]_i_2_n_0 ;
  wire \o_TMDS[7]_i_3__0_n_0 ;
  wire \o_TMDS[7]_i_3_n_0 ;
  wire [3:0]\o_TMDS_reg[0] ;
  wire \o_TMDS_reg[0]_0 ;
  wire \o_TMDS_reg[3] ;
  wire \o_TMDS_reg[5] ;
  wire \o_TMDS_reg[8] ;
  wire \o_TMDS_reg[8]_0 ;
  wire NLW_RAM_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_10_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_10_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_10_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_11_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_11_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_11_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_12_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_12_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_12_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_13_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_13_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_13_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_14_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_14_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_14_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_8_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_8_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_8_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_9_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_9_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_9_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_10_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_10_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_10_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_11_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_11_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_11_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_12_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_12_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_12_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_13_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_13_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_13_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_14_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_14_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_14_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_8_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_8_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_8_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_9_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_9_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_9_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_0_n_0),
        .CASCADEOUTB(RAM_reg_0_0_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hA9995555)) 
    RAM_reg_0_0_i_10
       (.I0(RAM_reg_0_0_0[6]),
        .I1(RAM_reg_0_0_0[4]),
        .I2(RAM_reg_0_0_0[2]),
        .I3(RAM_reg_0_0_0[3]),
        .I4(RAM_reg_0_0_0[5]),
        .O(\hdmi_vcntr_reg[5] [2]));
  LUT4 #(
    .INIT(16'h556A)) 
    RAM_reg_0_0_i_11
       (.I0(RAM_reg_0_0_0[5]),
        .I1(RAM_reg_0_0_0[3]),
        .I2(RAM_reg_0_0_0[2]),
        .I3(RAM_reg_0_0_0[4]),
        .O(\hdmi_vcntr_reg[5] [1]));
  LUT3 #(
    .INIT(8'h95)) 
    RAM_reg_0_0_i_12
       (.I0(RAM_reg_0_0_0[4]),
        .I1(RAM_reg_0_0_0[2]),
        .I2(RAM_reg_0_0_0[3]),
        .O(\hdmi_vcntr_reg[5] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DFFFF5D)) 
    RAM_reg_0_0_i_17
       (.I0(\hdmi_vcntr_reg[9] ),
        .I1(\hdmi_vcntr_reg[6] ),
        .I2(Q[7]),
        .I3(RAM_reg_0_0_0[8]),
        .I4(\hdmi_hcntr_reg[6] ),
        .I5(clk27mcen),
        .O(\hdmi_vcntr_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    RAM_reg_0_0_i_1__0
       (.I0(\o_TMDS_reg[3] ),
        .I1(\hdmi_vcntr_reg[8] ),
        .O(fbrd_even));
  LUT4 #(
    .INIT(16'h9555)) 
    RAM_reg_0_0_i_5__1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\hdmi_vcntr_reg[5] [3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:4],RAM_reg_0_9_0[5],RAM_reg_1_4_2[2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_1_n_0),
        .CASCADEOUTB(RAM_reg_0_1_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "10" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_10
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],Q[0],RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_10_n_0),
        .CASCADEOUTB(RAM_reg_0_10_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_10_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_10_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],RAM_reg_0_11_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h556A)) 
    RAM_reg_0_10_i_10
       (.I0(RAM_reg_0_0_0[5]),
        .I1(RAM_reg_0_0_0[3]),
        .I2(RAM_reg_0_0_0[2]),
        .I3(RAM_reg_0_0_0[4]),
        .O(i_RDADDR[1]));
  LUT3 #(
    .INIT(8'h95)) 
    RAM_reg_0_10_i_11
       (.I0(RAM_reg_0_0_0[4]),
        .I1(RAM_reg_0_0_0[2]),
        .I2(RAM_reg_0_0_0[3]),
        .O(i_RDADDR[0]));
  LUT4 #(
    .INIT(16'h9555)) 
    RAM_reg_0_10_i_4
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(i_RDADDR[3]));
  LUT5 #(
    .INIT(32'hA9995555)) 
    RAM_reg_0_10_i_9
       (.I0(RAM_reg_0_0_0[6]),
        .I1(RAM_reg_0_0_0[4]),
        .I2(RAM_reg_0_0_0[2]),
        .I3(RAM_reg_0_0_0[3]),
        .I4(RAM_reg_0_0_0[5]),
        .O(i_RDADDR[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "11" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_11
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],Q[0],RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_11_n_0),
        .CASCADEOUTB(RAM_reg_0_11_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_11_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_11_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[1],RAM_reg_0_11_0,RAM_reg_0_11_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_12
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],Q[0],RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_12_n_0),
        .CASCADEOUTB(RAM_reg_0_12_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_12_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_12_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],RAM_reg_0_11_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "13" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_13
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_0_13_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],RAM_reg_0_14_0,RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_13_n_0),
        .CASCADEOUTB(RAM_reg_0_13_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_13_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_13_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_13_0[0],RAM_reg_1_13_0[0],RAM_reg_1_13_0[0],RAM_reg_1_13_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_14
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_0_13_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],RAM_reg_0_14_0,RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_14_n_0),
        .CASCADEOUTB(RAM_reg_0_14_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_14_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_14_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_13_0[1],RAM_reg_1_13_0[1],RAM_reg_1_13_0[1],RAM_reg_1_13_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:4],RAM_reg_0_9_0[5],RAM_reg_1_4_2[2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_2_n_0),
        .CASCADEOUTB(RAM_reg_0_2_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_3_n_0),
        .CASCADEOUTB(RAM_reg_0_3_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_4_3[0],RAM_reg_1_4_3[0],RAM_reg_1_4_3[0],RAM_reg_1_4_3[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_4
       (.ADDRARDADDR({ADDRARDADDR[15:1],RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_4_n_0),
        .CASCADEOUTB(RAM_reg_0_4_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_4_3[1],RAM_reg_1_4_3,RAM_reg_1_4_3[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_5
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_5_n_0),
        .CASCADEOUTB(RAM_reg_0_5_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_1[0],RAM_reg_1_5_1[0],RAM_reg_1_5_1[0],RAM_reg_1_5_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h556A)) 
    RAM_reg_0_5_i_10
       (.I0(RAM_reg_0_0_0[5]),
        .I1(RAM_reg_0_0_0[3]),
        .I2(RAM_reg_0_0_0[2]),
        .I3(RAM_reg_0_0_0[4]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h95)) 
    RAM_reg_0_5_i_11
       (.I0(RAM_reg_0_0_0[4]),
        .I1(RAM_reg_0_0_0[2]),
        .I2(RAM_reg_0_0_0[3]),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h9555)) 
    RAM_reg_0_5_i_4
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hA9995555)) 
    RAM_reg_0_5_i_9
       (.I0(RAM_reg_0_0_0[6]),
        .I1(RAM_reg_0_0_0[4]),
        .I2(RAM_reg_0_0_0[2]),
        .I3(RAM_reg_0_0_0[3]),
        .I4(RAM_reg_0_0_0[5]),
        .O(ADDRBWRADDR[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_6
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_6_n_0),
        .CASCADEOUTB(RAM_reg_0_6_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_7_0[1],RAM_reg_0_7_0[1],RAM_reg_0_7_0[1],RAM_reg_0_7_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_7
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_7_n_0),
        .CASCADEOUTB(RAM_reg_0_7_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_7_0[1],RAM_reg_0_7_0,RAM_reg_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_8
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:6],RAM_reg_0_14_0,RAM_reg_0_9_0[4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_8_n_0),
        .CASCADEOUTB(RAM_reg_0_8_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_8_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_8_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_1[1],RAM_reg_1_5_1[1],RAM_reg_1_5_1[1],RAM_reg_1_5_1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_9
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:6],RAM_reg_0_14_0,RAM_reg_0_9_0[4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_9_n_0),
        .CASCADEOUTB(RAM_reg_0_9_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_9_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_9_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_7_0[0],RAM_reg_0_7_0[0],RAM_reg_0_7_0[0],RAM_reg_0_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(RAM_reg_0_0_n_0),
        .CASCADEINB(RAM_reg_0_0_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_0_DOBDO_UNCONNECTED[31:1],o_DOUT[0]}),
        .DOPADOP(NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_4_3[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:4],RAM_reg_0_9_0[5],RAM_reg_1_4_2[2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(RAM_reg_0_1_n_0),
        .CASCADEINB(RAM_reg_0_1_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_1_DOBDO_UNCONNECTED[31:1],o_DOUT[1]}),
        .DOPADOP(NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_4_3[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "10" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_10
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],Q[0],RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(RAM_reg_0_10_n_0),
        .CASCADEINB(RAM_reg_0_10_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_10_DOBDO_UNCONNECTED[31:1],fbrd_data_even[10]}),
        .DOPADOP(NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_13_0[0]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_10_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_13_0[0],RAM_reg_1_13_0[0],RAM_reg_1_13_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "11" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_11
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],Q[0],RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(RAM_reg_0_11_n_0),
        .CASCADEINB(RAM_reg_0_11_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_11_DOBDO_UNCONNECTED[31:1],o_DOUT[8]}),
        .DOPADOP(NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_11_0[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_11_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_12
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],Q[0],RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(RAM_reg_0_12_n_0),
        .CASCADEINB(RAM_reg_0_12_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_12_DOBDO_UNCONNECTED[31:1],o_DOUT[9]}),
        .DOPADOP(NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_11_0[0]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_12_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "13" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_13
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_0_13_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],RAM_reg_0_14_0,RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(RAM_reg_0_13_n_0),
        .CASCADEINB(RAM_reg_0_13_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_13_DOBDO_UNCONNECTED[31:1],fbrd_data_even[13]}),
        .DOPADOP(NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_13_0[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_13_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_13_0,RAM_reg_1_13_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_14
       (.ADDRARDADDR({RAM_reg_0_14_1,RAM_reg_0_13_0}),
        .ADDRBWRADDR({RAM_reg_0_14_2[10:8],i_RDADDR[3],RAM_reg_0_14_2[7:5],RAM_reg_0_14_0,RAM_reg_0_14_2[4],i_RDADDR[2:0],RAM_reg_0_14_2[3:0]}),
        .CASCADEINA(RAM_reg_0_14_n_0),
        .CASCADEINB(RAM_reg_0_14_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_14_DOBDO_UNCONNECTED[31:1],fbrd_data_even[14]}),
        .DOPADOP(NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_13_0[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_14_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_13_0[1],RAM_reg_1_13_0[1],RAM_reg_1_13_0[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:4],RAM_reg_0_9_0[5],RAM_reg_1_4_2[2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(RAM_reg_0_2_n_0),
        .CASCADEINB(RAM_reg_0_2_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_2_DOBDO_UNCONNECTED[31:1],o_DOUT[2]}),
        .DOPADOP(NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_4_3[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_4_3[0],WEA[1],WEA[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_3
       (.ADDRARDADDR({ADDRARDADDR[15:1],RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(RAM_reg_0_3_n_0),
        .CASCADEINB(RAM_reg_0_3_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_3_DOBDO_UNCONNECTED[31:1],o_DOUT[3]}),
        .DOPADOP(NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_4_3[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_4_3[0],RAM_reg_1_4_3[0],RAM_reg_1_4_3[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_4
       (.ADDRARDADDR({ADDRARDADDR[15:1],RAM_reg_1_3_0}),
        .ADDRBWRADDR({RAM_reg_1_4_2[9:7],\hdmi_vcntr_reg[5] [3],RAM_reg_1_4_2[6:2],\hdmi_vcntr_reg[5] [2:0],RAM_reg_1_4_2[1:0],RAM_reg_0_0_0[1:0]}),
        .CASCADEINA(RAM_reg_0_4_n_0),
        .CASCADEINB(RAM_reg_0_4_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_4_DOBDO_UNCONNECTED[31:1],fbrd_data_even[4]}),
        .DOPADOP(NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_4_3[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_4_3[1],RAM_reg_1_4_3[1],RAM_reg_1_4_3[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_5
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(RAM_reg_0_5_n_0),
        .CASCADEINB(RAM_reg_0_5_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_5_DOBDO_UNCONNECTED[31:1],o_DOUT[4]}),
        .DOPADOP(NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_5_1[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_1,RAM_reg_1_5_1[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_6
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(RAM_reg_0_6_n_0),
        .CASCADEINB(RAM_reg_0_6_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_6_DOBDO_UNCONNECTED[31:1],o_DOUT[5]}),
        .DOPADOP(NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_5_1[0]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_1[0],RAM_reg_1_5_1[0],RAM_reg_1_5_1[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_7
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(RAM_reg_0_7_n_0),
        .CASCADEINB(RAM_reg_0_7_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_7_DOBDO_UNCONNECTED[31:1],o_DOUT[6]}),
        .DOPADOP(NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_7_0[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_7_0[1],RAM_reg_0_7_0[1],RAM_reg_0_7_0[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_8
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:6],RAM_reg_0_14_0,RAM_reg_0_9_0[4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(RAM_reg_0_8_n_0),
        .CASCADEINB(RAM_reg_0_8_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_8_DOBDO_UNCONNECTED[31:1],o_DOUT[7]}),
        .DOPADOP(NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_1_5_1[1]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_8_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_1_5_1[1],RAM_reg_1_5_1[1],RAM_reg_1_5_1[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_even/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_9
       (.ADDRARDADDR(RAM_reg_0_9_1),
        .ADDRBWRADDR({RAM_reg_0_9_0[11:9],ADDRBWRADDR[3],RAM_reg_0_9_0[8:6],RAM_reg_0_14_0,RAM_reg_0_9_0[4],ADDRBWRADDR[2:0],RAM_reg_0_9_0[3:0]}),
        .CASCADEINA(RAM_reg_0_9_n_0),
        .CASCADEINB(RAM_reg_0_9_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_9_DOBDO_UNCONNECTED[31:1],fbrd_data_even[9]}),
        .DOPADOP(NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_7_0[0]),
        .ENBWREN(fbrd_even),
        .INJECTDBITERR(NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_9_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_7_0[0],RAM_reg_0_7_0[0],RAM_reg_0_7_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h82282882)) 
    \disparity_acc[0]_i_1__0 
       (.I0(hdmi_de),
        .I1(\disparity_acc[0]_i_2__0_n_0 ),
        .I2(\disparity_acc_reg[3] ),
        .I3(\disparity_acc_reg[3]_2 [0]),
        .I4(\disparity_acc[0]_i_3_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \disparity_acc[0]_i_1__1 
       (.I0(hdmi_de),
        .I1(\disparity_acc[3]_i_7__1_0 [0]),
        .I2(\disparity_acc[0]_i_2__1_n_0 ),
        .I3(RAM_reg_1_2_0),
        .O(\disparity_acc_reg[2] [0]));
  LUT6 #(
    .INIT(64'h9A55955565AA6AAA)) 
    \disparity_acc[0]_i_2 
       (.I0(\disparity_acc[2]_i_9_n_0 ),
        .I1(fbrd_data_even[14]),
        .I2(\o_TMDS_reg[3] ),
        .I3(fbrd_de),
        .I4(\disparity_acc_reg[0]_1 [13]),
        .I5(\o_TMDS[1]_i_2_n_0 ),
        .O(RAM_reg_1_14_0));
  LUT6 #(
    .INIT(64'h6900FF6908000E08)) 
    \disparity_acc[0]_i_2__0 
       (.I0(\disparity_acc[0]_i_4_n_0 ),
        .I1(\disparity_acc[0]_i_5_n_0 ),
        .I2(\o_TMDS[5]_i_2__0_n_0 ),
        .I3(\o_TMDS_reg[8]_0 ),
        .I4(\o_TMDS[7]_i_3__0_n_0 ),
        .I5(\o_TMDS_reg[8] ),
        .O(\disparity_acc[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h14)) 
    \disparity_acc[0]_i_2__1 
       (.I0(RAM_reg_1_0_1),
        .I1(\disparity_acc_reg[0]_2 ),
        .I2(\disparity_acc_reg[0]_3 ),
        .O(\disparity_acc[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9A55955565AA6AAA)) 
    \disparity_acc[0]_i_3 
       (.I0(\o_TMDS[7]_i_3__0_n_0 ),
        .I1(o_DOUT[4]),
        .I2(\o_TMDS_reg[3] ),
        .I3(fbrd_de),
        .I4(\disparity_acc_reg[0]_1 [4]),
        .I5(\o_TMDS[5]_i_2__0_n_0 ),
        .O(\disparity_acc[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5AAA6A6AA5559595)) 
    \disparity_acc[0]_i_3__0 
       (.I0(RAM_reg_1_4_0),
        .I1(\disparity_acc_reg[0]_1 [2]),
        .I2(fbrd_de),
        .I3(o_DOUT[2]),
        .I4(\o_TMDS_reg[3] ),
        .I5(\o_TMDS[3]_i_2__0_n_0 ),
        .O(RAM_reg_1_2_0));
  LUT4 #(
    .INIT(16'hB080)) 
    \disparity_acc[0]_i_4 
       (.I0(o_DOUT[5]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [5]),
        .O(\disparity_acc[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \disparity_acc[0]_i_5 
       (.I0(o_DOUT[4]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [4]),
        .O(\disparity_acc[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h9AA6599A)) 
    \disparity_acc[1]_i_2 
       (.I0(\disparity_acc[2]_i_8__0_n_0 ),
        .I1(\disparity_acc[2]_i_9_n_0 ),
        .I2(\o_TMDS[1]_i_2_n_0 ),
        .I3(\o_TMDS[7]_i_3_n_0 ),
        .I4(\o_TMDS_reg[0] [0]),
        .O(\disparity_acc[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h36936C36)) 
    \disparity_acc[1]_i_2__0 
       (.I0(\disparity_acc_reg[1]_0 ),
        .I1(\disparity_acc[1]_i_5_n_0 ),
        .I2(\disparity_acc[3]_i_7__1_0 [0]),
        .I3(RAM_reg_1_4_0),
        .I4(\disparity_acc[0]_i_2__1_n_0 ),
        .O(\disparity_acc_reg[0] ));
  LUT6 #(
    .INIT(64'hF00F96696996F00F)) 
    \disparity_acc[1]_i_2__1 
       (.I0(\disparity_acc[0]_i_2__0_n_0 ),
        .I1(\disparity_acc_reg[3] ),
        .I2(\disparity_acc_reg[3]_2 [1]),
        .I3(\disparity_acc[3]_i_6__0_n_0 ),
        .I4(\disparity_acc_reg[3]_2 [0]),
        .I5(\disparity_acc[0]_i_3_n_0 ),
        .O(\disparity_acc[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h42BDBD42)) 
    \disparity_acc[1]_i_3 
       (.I0(\o_TMDS_reg[0] [0]),
        .I1(\disparity_acc[2]_i_6__0_n_0 ),
        .I2(\o_TMDS[1]_i_2_n_0 ),
        .I3(\o_TMDS_reg[0] [1]),
        .I4(RAM_reg_1_12_1),
        .O(\disparity_acc[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h69F00F690F69960F)) 
    \disparity_acc[1]_i_3__1 
       (.I0(\disparity_acc[0]_i_2__0_n_0 ),
        .I1(\disparity_acc_reg[3] ),
        .I2(\disparity_acc[2]_i_7__0_n_0 ),
        .I3(\disparity_acc_reg[3]_2 [0]),
        .I4(\o_TMDS[7]_i_3__0_n_0 ),
        .I5(\disparity_acc_reg[2]_2 ),
        .O(\disparity_acc[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h30CFF159CF300EA6)) 
    \disparity_acc[1]_i_5 
       (.I0(\o_TMDS[3]_i_2__0_n_0 ),
        .I1(\disparity_acc[3]_i_13_n_0 ),
        .I2(\disparity_acc[3]_i_8__0_0 ),
        .I3(\disparity_acc[3]_i_3__1 ),
        .I4(RAM_reg_1_4_0),
        .I5(\disparity_acc[3]_i_7__1_0 [1]),
        .O(\disparity_acc[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6F60606F606F6F60)) 
    \disparity_acc[2]_i_1 
       (.I0(\disparity_acc[2]_i_2_n_0 ),
        .I1(\disparity_acc_reg[2]_3 ),
        .I2(\disparity_acc_reg[3]_0 ),
        .I3(\disparity_acc[2]_i_4_n_0 ),
        .I4(\disparity_acc[2]_i_5_n_0 ),
        .I5(\o_TMDS_reg[0] [2]),
        .O(\disparity_acc_reg[3]_1 [1]));
  LUT4 #(
    .INIT(16'hB080)) 
    \disparity_acc[2]_i_10 
       (.I0(fbrd_data_even[13]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [12]),
        .O(\disparity_acc[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \disparity_acc[2]_i_12 
       (.I0(fbrd_data_even[10]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [9]),
        .O(\disparity_acc[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h690069FF69FF6900)) 
    \disparity_acc[2]_i_1__0 
       (.I0(\disparity_acc[2]_i_2__0_n_0 ),
        .I1(\disparity_acc[2]_i_3_n_0 ),
        .I2(\disparity_acc_reg[3]_2 [2]),
        .I3(\disparity_acc_reg[3] ),
        .I4(\disparity_acc[2]_i_4__1_n_0 ),
        .I5(\disparity_acc[2]_i_5__0_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h40FDFD40)) 
    \disparity_acc[2]_i_2 
       (.I0(\o_TMDS_reg[0] [0]),
        .I1(\o_TMDS[1]_i_2_n_0 ),
        .I2(\disparity_acc[2]_i_6__0_n_0 ),
        .I3(\o_TMDS_reg[0] [1]),
        .I4(RAM_reg_1_12_1),
        .O(\disparity_acc[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2800BE28FFBEFFFF)) 
    \disparity_acc[2]_i_2__0 
       (.I0(\disparity_acc_reg[2]_2 ),
        .I1(\disparity_acc[0]_i_2__0_n_0 ),
        .I2(\disparity_acc_reg[3] ),
        .I3(\o_TMDS[7]_i_3__0_n_0 ),
        .I4(\disparity_acc_reg[3]_2 [0]),
        .I5(\disparity_acc[2]_i_7__0_n_0 ),
        .O(\disparity_acc[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \disparity_acc[2]_i_2__1 
       (.I0(\disparity_acc_reg[0]_0 ),
        .I1(\disparity_acc_reg[1] ),
        .I2(\disparity_acc[3]_i_7__1_0 [2]),
        .O(\disparity_acc[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \disparity_acc[2]_i_3 
       (.I0(\disparity_acc[2]_i_8_n_0 ),
        .I1(\disparity_acc[2]_i_9__0_n_0 ),
        .I2(\disparity_acc_reg[3]_2 [1]),
        .O(\disparity_acc[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h04FBDF2020DF04FB)) 
    \disparity_acc[2]_i_3__0 
       (.I0(\disparity_acc[0]_i_2__1_n_0 ),
        .I1(RAM_reg_1_2_0),
        .I2(\disparity_acc[3]_i_7__1_0 [0]),
        .I3(\disparity_acc_reg[2]_5 ),
        .I4(\disparity_acc[3]_i_7__1_0 [1]),
        .I5(RAM_reg_1_0_0),
        .O(\disparity_acc[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hBAA2FBBA)) 
    \disparity_acc[2]_i_4 
       (.I0(\disparity_acc[2]_i_8__0_n_0 ),
        .I1(\disparity_acc[2]_i_9_n_0 ),
        .I2(\o_TMDS[1]_i_2_n_0 ),
        .I3(\o_TMDS[7]_i_3_n_0 ),
        .I4(\o_TMDS_reg[0] [0]),
        .O(\disparity_acc[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h99099F999F999909)) 
    \disparity_acc[2]_i_4__1 
       (.I0(\disparity_acc_reg[3]_2 [1]),
        .I1(\disparity_acc[3]_i_6__0_n_0 ),
        .I2(\disparity_acc_reg[3]_2 [0]),
        .I3(\disparity_acc[0]_i_3_n_0 ),
        .I4(\disparity_acc[0]_i_2__0_n_0 ),
        .I5(\disparity_acc_reg[3] ),
        .O(\disparity_acc[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8EA0B0AEFAAE0880)) 
    \disparity_acc[2]_i_5 
       (.I0(\o_TMDS_reg[0] [1]),
        .I1(\o_TMDS[7]_i_3_n_0 ),
        .I2(\disparity_acc[2]_i_10_n_0 ),
        .I3(\disparity_acc_reg[2]_1 ),
        .I4(\disparity_acc[2]_i_12_n_0 ),
        .I5(\disparity_acc_reg[2]_0 ),
        .O(\disparity_acc[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \disparity_acc[2]_i_5__0 
       (.I0(\disparity_acc[3]_i_8_n_0 ),
        .I1(\disparity_acc[3]_i_5__0_n_0 ),
        .I2(\disparity_acc_reg[3]_2 [2]),
        .O(\disparity_acc[2]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hCF3054FC)) 
    \disparity_acc[2]_i_5__1 
       (.I0(\o_TMDS[3]_i_2__0_n_0 ),
        .I1(\disparity_acc[3]_i_13_n_0 ),
        .I2(\disparity_acc[3]_i_8__0_0 ),
        .I3(\disparity_acc[3]_i_3__1 ),
        .I4(RAM_reg_1_4_0),
        .O(RAM_reg_1_0_0));
  LUT6 #(
    .INIT(64'h6699999969996999)) 
    \disparity_acc[2]_i_6__0 
       (.I0(\o_TMDS[7]_i_3_n_0 ),
        .I1(\disparity_acc[2]_i_12_n_0 ),
        .I2(\disparity_acc_reg[0]_1 [11]),
        .I3(fbrd_de),
        .I4(o_DOUT[9]),
        .I5(\o_TMDS_reg[3] ),
        .O(\disparity_acc[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hC3CF626A)) 
    \disparity_acc[2]_i_7 
       (.I0(\disparity_acc_reg[2]_1 ),
        .I1(\disparity_acc[2]_i_10_n_0 ),
        .I2(\o_TMDS[7]_i_3_n_0 ),
        .I3(\disparity_acc[2]_i_12_n_0 ),
        .I4(\disparity_acc_reg[2]_0 ),
        .O(RAM_reg_1_12_1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \disparity_acc[2]_i_7__0 
       (.I0(\disparity_acc[2]_i_8_n_0 ),
        .I1(\disparity_acc[2]_i_9__0_n_0 ),
        .I2(\disparity_acc_reg[3]_2 [1]),
        .O(\disparity_acc[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF300CFA200DFFF)) 
    \disparity_acc[2]_i_8 
       (.I0(\o_TMDS_reg[8] ),
        .I1(\o_TMDS[7]_i_3__0_n_0 ),
        .I2(\o_TMDS_reg[8]_0 ),
        .I3(\o_TMDS[5]_i_2__0_n_0 ),
        .I4(\disparity_acc[0]_i_5_n_0 ),
        .I5(\disparity_acc[0]_i_4_n_0 ),
        .O(\disparity_acc[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA05CFE065FA301F9)) 
    \disparity_acc[2]_i_8__0 
       (.I0(\disparity_acc_reg[2]_0 ),
        .I1(\disparity_acc[2]_i_12_n_0 ),
        .I2(\o_TMDS[7]_i_3_n_0 ),
        .I3(\disparity_acc[2]_i_10_n_0 ),
        .I4(\disparity_acc_reg[2]_1 ),
        .I5(\o_TMDS_reg[0] [1]),
        .O(\disparity_acc[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h55003C00AA003C00)) 
    \disparity_acc[2]_i_9 
       (.I0(o_DOUT[9]),
        .I1(\disparity_acc_reg[0]_1 [11]),
        .I2(\disparity_acc_reg[0]_1 [9]),
        .I3(fbrd_de),
        .I4(\o_TMDS_reg[3] ),
        .I5(fbrd_data_even[10]),
        .O(\disparity_acc[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEC8F8FE80FE0E00E)) 
    \disparity_acc[2]_i_9__0 
       (.I0(\o_TMDS_reg[8] ),
        .I1(\o_TMDS[7]_i_3__0_n_0 ),
        .I2(\o_TMDS[5]_i_2__0_n_0 ),
        .I3(\disparity_acc[0]_i_5_n_0 ),
        .I4(\disparity_acc[0]_i_4_n_0 ),
        .I5(\o_TMDS_reg[8]_0 ),
        .O(\disparity_acc[2]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hDB38BDFF)) 
    \disparity_acc[3]_i_11 
       (.I0(RAM_reg_1_4_0),
        .I1(\disparity_acc[3]_i_3__1 ),
        .I2(\disparity_acc[3]_i_8__0_0 ),
        .I3(\disparity_acc[3]_i_13_n_0 ),
        .I4(\o_TMDS[3]_i_2__0_n_0 ),
        .O(RAM_reg_1_4_1));
  LUT4 #(
    .INIT(16'hB080)) 
    \disparity_acc[3]_i_13 
       (.I0(o_DOUT[1]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [1]),
        .O(\disparity_acc[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF08702000F78FDFF)) 
    \disparity_acc[3]_i_16 
       (.I0(RAM_reg_1_4_0),
        .I1(\disparity_acc[3]_i_3__1 ),
        .I2(\disparity_acc[3]_i_8__0_0 ),
        .I3(\disparity_acc[3]_i_13_n_0 ),
        .I4(\o_TMDS[3]_i_2__0_n_0 ),
        .I5(\disparity_acc[3]_i_7__1_0 [3]),
        .O(\disparity_acc[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hCB4BC3CB)) 
    \disparity_acc[3]_i_17 
       (.I0(\disparity_acc[3]_i_8__0_0 ),
        .I1(\disparity_acc[3]_i_13_n_0 ),
        .I2(\o_TMDS[3]_i_2__0_n_0 ),
        .I3(\disparity_acc[3]_i_3__1 ),
        .I4(RAM_reg_1_4_0),
        .O(\disparity_acc[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h55550D0F5555F1F0)) 
    \disparity_acc[3]_i_2 
       (.I0(\disparity_acc[0]_i_2__0_n_0 ),
        .I1(\disparity_acc[0]_i_3_n_0 ),
        .I2(\disparity_acc[3]_i_5__0_n_0 ),
        .I3(\disparity_acc[3]_i_6__0_n_0 ),
        .I4(\disparity_acc_reg[3]_3 ),
        .I5(\disparity_acc_reg[3]_2 [3]),
        .O(\disparity_acc_reg[3] ));
  LUT6 #(
    .INIT(64'hB8B847B8B847B8B8)) 
    \disparity_acc[3]_i_3 
       (.I0(RAM_reg_1_12_0),
        .I1(\disparity_acc[3]_i_5_n_0 ),
        .I2(\o_TMDS_reg[0] [3]),
        .I3(\disparity_acc[2]_i_5_n_0 ),
        .I4(\disparity_acc[2]_i_4_n_0 ),
        .I5(\o_TMDS_reg[0] [2]),
        .O(\disparity_acc[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h24242BD4B2B2BD42)) 
    \disparity_acc[3]_i_3__0 
       (.I0(\disparity_acc[2]_i_4__1_n_0 ),
        .I1(\disparity_acc[3]_i_8_n_0 ),
        .I2(\disparity_acc[3]_i_5__0_n_0 ),
        .I3(\disparity_acc_reg[3]_2 [3]),
        .I4(\disparity_acc[3]_i_9__0_n_0 ),
        .I5(\disparity_acc_reg[3]_2 [2]),
        .O(\disparity_acc[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99A5AA96)) 
    \disparity_acc[3]_i_4 
       (.I0(\disparity_acc[3]_i_6_n_0 ),
        .I1(RAM_reg_1_12_0),
        .I2(\o_TMDS_reg[0] [3]),
        .I3(\disparity_acc[3]_i_5_n_0 ),
        .I4(\o_TMDS_reg[0] [2]),
        .O(\disparity_acc[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B84747B8B8B8)) 
    \disparity_acc[3]_i_4__0 
       (.I0(\disparity_acc[3]_i_5__0_n_0 ),
        .I1(\disparity_acc[3]_i_9__0_n_0 ),
        .I2(\disparity_acc_reg[3]_2 [3]),
        .I3(\disparity_acc[2]_i_2__0_n_0 ),
        .I4(\disparity_acc[2]_i_3_n_0 ),
        .I5(\disparity_acc_reg[3]_2 [2]),
        .O(\disparity_acc[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \disparity_acc[3]_i_5 
       (.I0(RAM_reg_1_11_1),
        .I1(\o_TMDS[0]_i_3_n_0 ),
        .O(\disparity_acc[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE39F69D6EB9FCFD7)) 
    \disparity_acc[3]_i_5__0 
       (.I0(\o_TMDS_reg[8]_0 ),
        .I1(\disparity_acc[0]_i_4_n_0 ),
        .I2(\disparity_acc[0]_i_5_n_0 ),
        .I3(\o_TMDS[5]_i_2__0_n_0 ),
        .I4(\o_TMDS[7]_i_3__0_n_0 ),
        .I5(\o_TMDS_reg[8] ),
        .O(\disparity_acc[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20840A02)) 
    \disparity_acc[3]_i_5__1 
       (.I0(\o_TMDS[3]_i_2__0_n_0 ),
        .I1(\disparity_acc[3]_i_13_n_0 ),
        .I2(\disparity_acc[3]_i_8__0_0 ),
        .I3(\disparity_acc[3]_i_3__1 ),
        .I4(RAM_reg_1_4_0),
        .I5(\disparity_acc[1]_i_3__0 ),
        .O(RAM_reg_1_0_1));
  LUT6 #(
    .INIT(64'hFFFBFFFF2220B222)) 
    \disparity_acc[3]_i_6 
       (.I0(RAM_reg_1_12_1),
        .I1(\o_TMDS_reg[0] [1]),
        .I2(\o_TMDS[1]_i_2_n_0 ),
        .I3(\disparity_acc[2]_i_6__0_n_0 ),
        .I4(\o_TMDS_reg[0] [0]),
        .I5(\disparity_acc[3]_i_4_0 ),
        .O(\disparity_acc[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h23801F34CCECF0F2)) 
    \disparity_acc[3]_i_6__0 
       (.I0(\o_TMDS_reg[8] ),
        .I1(\o_TMDS[7]_i_3__0_n_0 ),
        .I2(\o_TMDS[5]_i_2__0_n_0 ),
        .I3(\disparity_acc[0]_i_5_n_0 ),
        .I4(\disparity_acc[0]_i_4_n_0 ),
        .I5(\o_TMDS_reg[8]_0 ),
        .O(\disparity_acc[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h75757551F7F7F775)) 
    \disparity_acc[3]_i_7__1 
       (.I0(\disparity_acc[1]_i_5_n_0 ),
        .I1(\disparity_acc[3]_i_7__1_0 [0]),
        .I2(RAM_reg_1_4_0),
        .I3(RAM_reg_1_0_1),
        .I4(\disparity_acc[3]_i_16_n_0 ),
        .I5(\disparity_acc_reg[1]_0 ),
        .O(\disparity_acc_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \disparity_acc[3]_i_8 
       (.I0(\disparity_acc[3]_i_6__0_n_0 ),
        .I1(\disparity_acc_reg[3]_2 [1]),
        .O(\disparity_acc[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h199F0000FFFF199F)) 
    \disparity_acc[3]_i_8__0 
       (.I0(\disparity_acc[3]_i_3__1_0 ),
        .I1(\disparity_acc[3]_i_3__1 ),
        .I2(RAM_reg_1_4_0),
        .I3(RAM_reg_1_2_1),
        .I4(\disparity_acc[3]_i_17_n_0 ),
        .I5(\disparity_acc[3]_i_7__1_0 [1]),
        .O(\disparity_acc_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000CCC8448C)) 
    \disparity_acc[3]_i_9__0 
       (.I0(\disparity_acc_reg[2]_2 ),
        .I1(\disparity_acc[0]_i_2__0_n_0 ),
        .I2(\o_TMDS[7]_i_2__0_n_0 ),
        .I3(\o_TMDS[7]_i_3__0_n_0 ),
        .I4(\disparity_acc[2]_i_8_n_0 ),
        .I5(\disparity_acc_reg[3]_3 ),
        .O(\disparity_acc[3]_i_9__0_n_0 ));
  MUXF7 \disparity_acc_reg[1]_i_1 
       (.I0(\disparity_acc[1]_i_2_n_0 ),
        .I1(\disparity_acc[1]_i_3_n_0 ),
        .O(\disparity_acc_reg[3]_1 [0]),
        .S(\disparity_acc_reg[3]_0 ));
  MUXF7 \disparity_acc_reg[1]_i_1__0 
       (.I0(\disparity_acc[1]_i_2__1_n_0 ),
        .I1(\disparity_acc[1]_i_3__1_n_0 ),
        .O(D[1]),
        .S(\disparity_acc_reg[3] ));
  MUXF7 \disparity_acc_reg[2]_i_1 
       (.I0(\disparity_acc[2]_i_2__1_n_0 ),
        .I1(\disparity_acc[2]_i_3__0_n_0 ),
        .O(\disparity_acc_reg[2] [1]),
        .S(\disparity_acc_reg[2]_4 ));
  MUXF7 \disparity_acc_reg[3]_i_1 
       (.I0(\disparity_acc[3]_i_3__0_n_0 ),
        .I1(\disparity_acc[3]_i_4__0_n_0 ),
        .O(D[3]),
        .S(\disparity_acc_reg[3] ));
  MUXF7 \disparity_acc_reg[3]_i_2 
       (.I0(\disparity_acc[3]_i_3_n_0 ),
        .I1(\disparity_acc[3]_i_4_n_0 ),
        .O(\disparity_acc_reg[3]_1 [2]),
        .S(\disparity_acc_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h45555555)) 
    fbrd_de_i_2
       (.I0(Q[8]),
        .I1(fbrd_de_reg),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\hdmi_vcntr_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    fbrd_de_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\hdmi_vcntr_reg[6] ));
  LUT6 #(
    .INIT(64'h000000000000557F)) 
    fbrd_de_i_4
       (.I0(RAM_reg_0_0_0[5]),
        .I1(RAM_reg_0_0_0[3]),
        .I2(RAM_reg_0_0_0[2]),
        .I3(RAM_reg_0_0_0[4]),
        .I4(RAM_reg_0_0_0[6]),
        .I5(RAM_reg_0_0_0[7]),
        .O(\hdmi_hcntr_reg[6] ));
  LUT4 #(
    .INIT(16'hAAC3)) 
    \o_TMDS[0]_i_1 
       (.I0(RAM_reg_1_11_1),
        .I1(\o_TMDS_reg[0] [3]),
        .I2(RAM_reg_1_12_0),
        .I3(\o_TMDS[0]_i_3_n_0 ),
        .O(\disparity_acc_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \o_TMDS[0]_i_1__1 
       (.I0(hdmi_de),
        .I1(\disparity_acc_reg[3] ),
        .O(hdmi_de_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hDBE762FF)) 
    \o_TMDS[0]_i_2 
       (.I0(\disparity_acc_reg[2]_1 ),
        .I1(\disparity_acc[2]_i_10_n_0 ),
        .I2(\o_TMDS[7]_i_3_n_0 ),
        .I3(\disparity_acc[2]_i_12_n_0 ),
        .I4(\disparity_acc_reg[2]_0 ),
        .O(RAM_reg_1_12_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40800C24)) 
    \o_TMDS[0]_i_3 
       (.I0(\disparity_acc_reg[2]_0 ),
        .I1(\disparity_acc[2]_i_12_n_0 ),
        .I2(\o_TMDS[7]_i_3_n_0 ),
        .I3(\disparity_acc[2]_i_10_n_0 ),
        .I4(\disparity_acc_reg[2]_1 ),
        .I5(\o_TMDS_reg[0]_0 ),
        .O(\o_TMDS[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_TMDS[1]_i_1 
       (.I0(\disparity_acc[0]_i_2__1_n_0 ),
        .I1(hdmi_de),
        .I2(i_CONTROL),
        .O(hdmi_de_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \o_TMDS[1]_i_1__0 
       (.I0(hdmi_de),
        .I1(\disparity_acc[0]_i_2__0_n_0 ),
        .I2(\disparity_acc_reg[3] ),
        .O(hdmi_de_reg));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \o_TMDS[1]_i_1__1 
       (.I0(hdmi_de),
        .I1(\o_TMDS[1]_i_2_n_0 ),
        .O(hdmi_de_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEBBE)) 
    \o_TMDS[1]_i_2 
       (.I0(\o_TMDS[0]_i_3_n_0 ),
        .I1(\o_TMDS_reg[0] [3]),
        .I2(RAM_reg_1_12_0),
        .I3(RAM_reg_1_11_1),
        .O(\o_TMDS[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9A55955565AA6AAA)) 
    \o_TMDS[3]_i_1 
       (.I0(RAM_reg_1_11_1),
        .I1(fbrd_data_even[10]),
        .I2(\o_TMDS_reg[3] ),
        .I3(fbrd_de),
        .I4(\disparity_acc_reg[0]_1 [9]),
        .I5(\disparity_acc_reg[3]_0 ),
        .O(RAM_reg_1_10_0));
  LUT6 #(
    .INIT(64'h65AA6AAA9A559555)) 
    \o_TMDS[3]_i_1__0 
       (.I0(\disparity_acc[0]_i_2__0_n_0 ),
        .I1(o_DOUT[4]),
        .I2(\o_TMDS_reg[3] ),
        .I3(fbrd_de),
        .I4(\disparity_acc_reg[0]_1 [4]),
        .I5(\disparity_acc_reg[3] ),
        .O(RAM_reg_1_5_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \o_TMDS[3]_i_1__1 
       (.I0(\o_TMDS[3]_i_2__0_n_0 ),
        .I1(\disparity_acc[0]_i_2__1_n_0 ),
        .I2(hdmi_de),
        .I3(i_CONTROL),
        .O(hdmi_de_reg_9[1]));
  LUT5 #(
    .INIT(32'hB2202000)) 
    \o_TMDS[3]_i_2 
       (.I0(\disparity_acc_reg[2]_0 ),
        .I1(\o_TMDS[7]_i_3_n_0 ),
        .I2(\disparity_acc[2]_i_10_n_0 ),
        .I3(\disparity_acc[2]_i_12_n_0 ),
        .I4(\disparity_acc_reg[2]_1 ),
        .O(RAM_reg_1_11_1));
  LUT4 #(
    .INIT(16'hB080)) 
    \o_TMDS[3]_i_2__0 
       (.I0(o_DOUT[0]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [0]),
        .O(\o_TMDS[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFC3FF55FFC3FF)) 
    \o_TMDS[4]_i_2__0 
       (.I0(o_DOUT[8]),
        .I1(\disparity_acc_reg[0]_1 [10]),
        .I2(\disparity_acc_reg[0]_1 [9]),
        .I3(fbrd_de),
        .I4(\o_TMDS_reg[3] ),
        .I5(fbrd_data_even[10]),
        .O(RAM_reg_1_11_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h28828228)) 
    \o_TMDS[5]_i_1__0 
       (.I0(hdmi_de),
        .I1(\o_TMDS[5]_i_2__0_n_0 ),
        .I2(\disparity_acc[0]_i_2__0_n_0 ),
        .I3(\o_TMDS_reg[5] ),
        .I4(\disparity_acc_reg[3] ),
        .O(hdmi_de_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \o_TMDS[5]_i_1__1 
       (.I0(hdmi_de),
        .I1(\o_TMDS[5]_i_2_n_0 ),
        .I2(\disparity_acc_reg[3]_0 ),
        .O(hdmi_de_reg_5));
  LUT6 #(
    .INIT(64'h5AAA6A6AA5559595)) 
    \o_TMDS[5]_i_2 
       (.I0(RAM_reg_1_11_0),
        .I1(\disparity_acc_reg[0]_1 [11]),
        .I2(fbrd_de),
        .I3(o_DOUT[9]),
        .I4(\o_TMDS_reg[3] ),
        .I5(RAM_reg_1_11_1),
        .O(\o_TMDS[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \o_TMDS[5]_i_2__0 
       (.I0(o_DOUT[6]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [6]),
        .O(\o_TMDS[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h7D)) 
    \o_TMDS[6]_i_1__0 
       (.I0(hdmi_de),
        .I1(\o_TMDS[7]_i_2__0_n_0 ),
        .I2(\disparity_acc_reg[3] ),
        .O(hdmi_de_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7D)) 
    \o_TMDS[6]_i_1__1 
       (.I0(hdmi_de),
        .I1(\o_TMDS[7]_i_2_n_0 ),
        .I2(\disparity_acc_reg[3]_0 ),
        .O(hdmi_de_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h82282882)) 
    \o_TMDS[7]_i_1__0 
       (.I0(hdmi_de),
        .I1(\disparity_acc[0]_i_2__0_n_0 ),
        .I2(\o_TMDS[7]_i_2__0_n_0 ),
        .I3(\o_TMDS[7]_i_3__0_n_0 ),
        .I4(\disparity_acc_reg[3] ),
        .O(hdmi_de_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h82282882)) 
    \o_TMDS[7]_i_1__1 
       (.I0(hdmi_de),
        .I1(RAM_reg_1_11_1),
        .I2(\o_TMDS[7]_i_2_n_0 ),
        .I3(\o_TMDS[7]_i_3_n_0 ),
        .I4(\disparity_acc_reg[3]_0 ),
        .O(hdmi_de_reg_6));
  LUT6 #(
    .INIT(64'h6699699999996999)) 
    \o_TMDS[7]_i_2 
       (.I0(RAM_reg_1_11_0),
        .I1(\disparity_acc_reg[2]_1 ),
        .I2(\disparity_acc_reg[0]_1 [12]),
        .I3(fbrd_de),
        .I4(\o_TMDS_reg[3] ),
        .I5(fbrd_data_even[13]),
        .O(\o_TMDS[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0802F7F2F7FD080)) 
    \o_TMDS[7]_i_2__0 
       (.I0(\o_TMDS_reg[3] ),
        .I1(o_DOUT[7]),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [7]),
        .I4(\o_TMDS_reg[5] ),
        .I5(\o_TMDS[5]_i_2__0_n_0 ),
        .O(\o_TMDS[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \o_TMDS[7]_i_3 
       (.I0(fbrd_data_even[14]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [13]),
        .O(\o_TMDS[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \o_TMDS[7]_i_3__0 
       (.I0(fbrd_data_even[9]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [8]),
        .O(\o_TMDS[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \o_TMDS[7]_i_3__1 
       (.I0(fbrd_data_even[4]),
        .I1(\o_TMDS_reg[3] ),
        .I2(fbrd_de),
        .I3(\disparity_acc_reg[0]_1 [3]),
        .O(RAM_reg_1_4_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \o_TMDS[8]_i_1__0 
       (.I0(hdmi_de),
        .I1(\disparity_acc[0]_i_2__0_n_0 ),
        .O(hdmi_de_reg_3));
  LUT6 #(
    .INIT(64'hFFFFC088C0880000)) 
    \o_TMDS[8]_i_5 
       (.I0(\disparity_acc_reg[0]_1 [2]),
        .I1(fbrd_de),
        .I2(o_DOUT[2]),
        .I3(\o_TMDS_reg[3] ),
        .I4(\o_TMDS[3]_i_2__0_n_0 ),
        .I5(\disparity_acc[3]_i_13_n_0 ),
        .O(RAM_reg_1_2_1));
endmodule

(* ORIG_REF_NAME = "hdmi_framebuffer" *) 
module termprj_top_gfx_top_0_0_hdmi_framebuffer_4
   (\hdmi_vcntr_reg[5] ,
    \disparity_acc[3]_i_5__1 ,
    frame_parity_27m_reg,
    hdmi_de_reg,
    RAM_reg_1_6_0,
    \hdmi_vcntr_reg[8] ,
    RAM_reg_1_11_0,
    o_DOUT,
    RAM_reg_1_12_0,
    RAM_reg_1_7_0,
    RAM_reg_1_6_1,
    RAM_reg_1_8_0,
    D,
    \disparity_acc_reg[3] ,
    hdmi_de_reg_0,
    frame_parity_27m_reg_0,
    RAM_reg_1_3_0,
    RAM_reg_1_0_0,
    RAM_reg_1_2_0,
    \hdmi_vcntr_reg[8]_0 ,
    \hdmi_vcntr_reg[8]_1 ,
    RAM_reg_1_14_0,
    RAM_reg_1_14_1,
    Q,
    \disparity_acc_reg[1] ,
    hdmi_de,
    \o_TMDS_reg[4] ,
    RAM_reg_1_4_0,
    fbrd_de,
    \disparity_acc[2]_i_8__0 ,
    \disparity_acc_reg[1]_0 ,
    \disparity_acc_reg[1]_1 ,
    i_CONTROL,
    \o_TMDS_reg[7] ,
    \disparity_acc_reg[1]_2 ,
    \o_TMDS_reg[5] ,
    i_EMU_MCLK,
    ADDRARDADDR,
    ADDRBWRADDR,
    i_DIN,
    RAM_reg_0_3_0,
    WEA,
    RAM_reg_0_3_1,
    RAM_reg_0_8_0,
    RAM_reg_0_9_0,
    RAM_reg_0_7_0,
    RAM_reg_0_8_1,
    RAM_reg_0_6_0,
    RAM_reg_0_14_0,
    i_RDADDR,
    RAM_reg_0_11_0,
    RAM_reg_0_14_1);
  output \hdmi_vcntr_reg[5] ;
  output \disparity_acc[3]_i_5__1 ;
  output frame_parity_27m_reg;
  output hdmi_de_reg;
  output RAM_reg_1_6_0;
  output [8:0]\hdmi_vcntr_reg[8] ;
  output RAM_reg_1_11_0;
  output [13:0]o_DOUT;
  output RAM_reg_1_12_0;
  output RAM_reg_1_7_0;
  output RAM_reg_1_6_1;
  output RAM_reg_1_8_0;
  output [0:0]D;
  output \disparity_acc_reg[3] ;
  output [7:0]hdmi_de_reg_0;
  output frame_parity_27m_reg_0;
  output RAM_reg_1_3_0;
  output RAM_reg_1_0_0;
  output RAM_reg_1_2_0;
  output [8:0]\hdmi_vcntr_reg[8]_0 ;
  output [8:0]\hdmi_vcntr_reg[8]_1 ;
  input RAM_reg_1_14_0;
  input RAM_reg_1_14_1;
  input [7:0]Q;
  input \disparity_acc_reg[1] ;
  input hdmi_de;
  input \o_TMDS_reg[4] ;
  input [7:0]RAM_reg_1_4_0;
  input fbrd_de;
  input [9:0]\disparity_acc[2]_i_8__0 ;
  input \disparity_acc_reg[1]_0 ;
  input \disparity_acc_reg[1]_1 ;
  input [1:0]i_CONTROL;
  input \o_TMDS_reg[7] ;
  input \disparity_acc_reg[1]_2 ;
  input \o_TMDS_reg[5] ;
  input i_EMU_MCLK;
  input [15:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [14:0]i_DIN;
  input [1:0]RAM_reg_0_3_0;
  input [1:0]WEA;
  input RAM_reg_0_3_1;
  input [6:0]RAM_reg_0_8_0;
  input [15:0]RAM_reg_0_9_0;
  input [0:0]RAM_reg_0_7_0;
  input [1:0]RAM_reg_0_8_1;
  input [1:0]RAM_reg_0_6_0;
  input [15:0]RAM_reg_0_14_0;
  input [5:0]i_RDADDR;
  input [1:0]RAM_reg_0_11_0;
  input [1:0]RAM_reg_0_14_1;

  wire [15:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]Q;
  wire RAM_reg_0_0_i_1__2_n_0;
  wire RAM_reg_0_0_n_0;
  wire RAM_reg_0_0_n_1;
  wire RAM_reg_0_10_n_0;
  wire RAM_reg_0_10_n_1;
  wire [1:0]RAM_reg_0_11_0;
  wire RAM_reg_0_11_n_0;
  wire RAM_reg_0_11_n_1;
  wire RAM_reg_0_12_n_0;
  wire RAM_reg_0_12_n_1;
  wire RAM_reg_0_13_n_0;
  wire RAM_reg_0_13_n_1;
  wire [15:0]RAM_reg_0_14_0;
  wire [1:0]RAM_reg_0_14_1;
  wire RAM_reg_0_14_n_0;
  wire RAM_reg_0_14_n_1;
  wire RAM_reg_0_1_n_0;
  wire RAM_reg_0_1_n_1;
  wire RAM_reg_0_2_n_0;
  wire RAM_reg_0_2_n_1;
  wire [1:0]RAM_reg_0_3_0;
  wire RAM_reg_0_3_1;
  wire RAM_reg_0_3_n_0;
  wire RAM_reg_0_3_n_1;
  wire RAM_reg_0_4_n_0;
  wire RAM_reg_0_4_n_1;
  wire RAM_reg_0_5_n_0;
  wire RAM_reg_0_5_n_1;
  wire [1:0]RAM_reg_0_6_0;
  wire RAM_reg_0_6_n_0;
  wire RAM_reg_0_6_n_1;
  wire [0:0]RAM_reg_0_7_0;
  wire RAM_reg_0_7_n_0;
  wire RAM_reg_0_7_n_1;
  wire [6:0]RAM_reg_0_8_0;
  wire [1:0]RAM_reg_0_8_1;
  wire RAM_reg_0_8_n_0;
  wire RAM_reg_0_8_n_1;
  wire [15:0]RAM_reg_0_9_0;
  wire RAM_reg_0_9_n_0;
  wire RAM_reg_0_9_n_1;
  wire RAM_reg_1_0_0;
  wire RAM_reg_1_11_0;
  wire RAM_reg_1_12_0;
  wire RAM_reg_1_14_0;
  wire RAM_reg_1_14_1;
  wire RAM_reg_1_2_0;
  wire RAM_reg_1_3_0;
  wire [7:0]RAM_reg_1_4_0;
  wire RAM_reg_1_6_0;
  wire RAM_reg_1_6_1;
  wire RAM_reg_1_7_0;
  wire RAM_reg_1_8_0;
  wire [1:0]WEA;
  wire [9:0]\disparity_acc[2]_i_8__0 ;
  wire \disparity_acc[3]_i_5__1 ;
  wire \disparity_acc_reg[1] ;
  wire \disparity_acc_reg[1]_0 ;
  wire \disparity_acc_reg[1]_1 ;
  wire \disparity_acc_reg[1]_2 ;
  wire \disparity_acc_reg[3] ;
  wire [3:3]fbrd_data_odd;
  wire fbrd_de;
  wire frame_parity_27m_reg;
  wire frame_parity_27m_reg_0;
  wire hdmi_de;
  wire hdmi_de_reg;
  wire [7:0]hdmi_de_reg_0;
  wire \hdmi_vcntr_reg[5] ;
  wire [8:0]\hdmi_vcntr_reg[8] ;
  wire [8:0]\hdmi_vcntr_reg[8]_0 ;
  wire [8:0]\hdmi_vcntr_reg[8]_1 ;
  wire [1:0]i_CONTROL;
  wire [14:0]i_DIN;
  wire i_EMU_MCLK;
  wire [5:0]i_RDADDR;
  wire [13:0]o_DOUT;
  wire \o_TMDS[4]_i_2_n_0 ;
  wire \o_TMDS[5]_i_2__1_n_0 ;
  wire \o_TMDS[7]_i_2__1_n_0 ;
  wire \o_TMDS_reg[4] ;
  wire \o_TMDS_reg[5] ;
  wire \o_TMDS_reg[7] ;
  wire NLW_RAM_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_10_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_10_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_10_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_11_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_11_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_11_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_12_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_12_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_12_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_13_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_13_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_13_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_14_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_14_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_14_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_8_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_8_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_8_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_0_9_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_0_9_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_9_DOADO_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_0_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_10_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_10_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_10_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_11_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_11_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_11_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_12_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_12_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_12_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_13_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_13_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_13_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_14_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_14_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_14_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_8_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_8_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_8_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_1_9_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_1_9_SBITERR_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_RAM_reg_1_9_DOADO_UNCONNECTED;
  wire [31:1]NLW_RAM_reg_1_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_0_n_0),
        .CASCADEOUTB(RAM_reg_0_0_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_0_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_3_0[0],RAM_reg_0_3_0[0],RAM_reg_0_3_0[0],RAM_reg_0_3_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    RAM_reg_0_0_i_13
       (.I0(RAM_reg_1_4_0[3]),
        .I1(RAM_reg_1_4_0[2]),
        .O(\hdmi_vcntr_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    RAM_reg_0_0_i_14
       (.I0(RAM_reg_1_4_0[2]),
        .O(\hdmi_vcntr_reg[8] [0]));
  LUT4 #(
    .INIT(16'h1555)) 
    RAM_reg_0_0_i_18
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\hdmi_vcntr_reg[5] ));
  LUT2 #(
    .INIT(4'h1)) 
    RAM_reg_0_0_i_1__2
       (.I0(RAM_reg_1_14_0),
        .I1(RAM_reg_1_14_1),
        .O(RAM_reg_0_0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    RAM_reg_0_0_i_2__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\hdmi_vcntr_reg[5] ),
        .I3(Q[5]),
        .O(\hdmi_vcntr_reg[8] [8]));
  LUT6 #(
    .INIT(64'hAAA9A9A9A9A9A9A9)) 
    RAM_reg_0_0_i_3__1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\hdmi_vcntr_reg[8] [7]));
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    RAM_reg_0_0_i_4
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\hdmi_vcntr_reg[8] [6]));
  LUT3 #(
    .INIT(8'h6A)) 
    RAM_reg_0_0_i_6
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\hdmi_vcntr_reg[8] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    RAM_reg_0_0_i_7
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\hdmi_vcntr_reg[8] [4]));
  LUT1 #(
    .INIT(2'h1)) 
    RAM_reg_0_0_i_8
       (.I0(Q[1]),
        .O(\hdmi_vcntr_reg[8] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA99999555)) 
    RAM_reg_0_0_i_9
       (.I0(RAM_reg_1_4_0[7]),
        .I1(RAM_reg_1_4_0[5]),
        .I2(RAM_reg_1_4_0[3]),
        .I3(RAM_reg_1_4_0[2]),
        .I4(RAM_reg_1_4_0[4]),
        .I5(RAM_reg_1_4_0[6]),
        .O(\hdmi_vcntr_reg[8] [2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_1_n_0),
        .CASCADEOUTB(RAM_reg_0_1_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_1_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "10" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_10
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],Q[0],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_10_n_0),
        .CASCADEOUTB(RAM_reg_0_10_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_10_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_10_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_10_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_10_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],RAM_reg_0_11_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hAA9A)) 
    RAM_reg_0_10_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\hdmi_vcntr_reg[5] ),
        .I3(Q[5]),
        .O(\hdmi_vcntr_reg[8]_1 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    RAM_reg_0_10_i_12
       (.I0(RAM_reg_1_4_0[3]),
        .I1(RAM_reg_1_4_0[2]),
        .O(\hdmi_vcntr_reg[8]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    RAM_reg_0_10_i_13
       (.I0(RAM_reg_1_4_0[2]),
        .O(\hdmi_vcntr_reg[8]_1 [0]));
  LUT6 #(
    .INIT(64'hAAA9A9A9A9A9A9A9)) 
    RAM_reg_0_10_i_2
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\hdmi_vcntr_reg[8]_1 [7]));
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    RAM_reg_0_10_i_3
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\hdmi_vcntr_reg[8]_1 [6]));
  LUT3 #(
    .INIT(8'h6A)) 
    RAM_reg_0_10_i_5
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\hdmi_vcntr_reg[8]_1 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    RAM_reg_0_10_i_6
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\hdmi_vcntr_reg[8]_1 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    RAM_reg_0_10_i_7
       (.I0(Q[1]),
        .O(\hdmi_vcntr_reg[8]_1 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA99999555)) 
    RAM_reg_0_10_i_8
       (.I0(RAM_reg_1_4_0[7]),
        .I1(RAM_reg_1_4_0[5]),
        .I2(RAM_reg_1_4_0[3]),
        .I3(RAM_reg_1_4_0[2]),
        .I4(RAM_reg_1_4_0[4]),
        .I5(RAM_reg_1_4_0[6]),
        .O(\hdmi_vcntr_reg[8]_1 [2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "11" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_11
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],Q[0],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_11_n_0),
        .CASCADEOUTB(RAM_reg_0_11_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_11_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_11_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_11_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_11_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0,RAM_reg_0_11_0[0],RAM_reg_0_11_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_12
       (.ADDRARDADDR({RAM_reg_0_14_0[15:1],RAM_reg_0_3_1}),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],Q[0],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_12_n_0),
        .CASCADEOUTB(RAM_reg_0_12_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_12_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_12_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_12_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_12_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],RAM_reg_0_11_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "13" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_13
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_13_n_0),
        .CASCADEOUTB(RAM_reg_0_13_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_13_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_13_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_13_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_13_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_14_1[0],RAM_reg_0_14_1[0],RAM_reg_0_14_1[0],RAM_reg_0_14_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_14
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_14_n_0),
        .CASCADEOUTB(RAM_reg_0_14_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_14_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_14_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_14_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_14_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_14_1[1],RAM_reg_0_14_1,RAM_reg_0_14_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_2_n_0),
        .CASCADEOUTB(RAM_reg_0_2_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_2_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_3
       (.ADDRARDADDR({ADDRARDADDR[15:1],RAM_reg_0_3_1}),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_3_n_0),
        .CASCADEOUTB(RAM_reg_0_3_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_3_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_3_0[1],RAM_reg_0_3_0[1],RAM_reg_0_3_0[1],RAM_reg_0_3_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_4
       (.ADDRARDADDR({ADDRARDADDR[15:1],RAM_reg_0_3_1}),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_4_n_0),
        .CASCADEOUTB(RAM_reg_0_4_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_4_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_3_0[1],RAM_reg_0_3_0,RAM_reg_0_3_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_5
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_7_0,\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_5_n_0),
        .CASCADEOUTB(RAM_reg_0_5_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_5_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_8_1[0],RAM_reg_0_8_1[0],RAM_reg_0_8_1[0],RAM_reg_0_8_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    RAM_reg_0_5_i_12
       (.I0(RAM_reg_1_4_0[3]),
        .I1(RAM_reg_1_4_0[2]),
        .O(\hdmi_vcntr_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    RAM_reg_0_5_i_13
       (.I0(RAM_reg_1_4_0[2]),
        .O(\hdmi_vcntr_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    RAM_reg_0_5_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\hdmi_vcntr_reg[5] ),
        .I3(Q[5]),
        .O(\hdmi_vcntr_reg[8]_0 [8]));
  LUT6 #(
    .INIT(64'hAAA9A9A9A9A9A9A9)) 
    RAM_reg_0_5_i_2
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\hdmi_vcntr_reg[8]_0 [7]));
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    RAM_reg_0_5_i_3
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\hdmi_vcntr_reg[8]_0 [6]));
  LUT3 #(
    .INIT(8'h6A)) 
    RAM_reg_0_5_i_5
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\hdmi_vcntr_reg[8]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    RAM_reg_0_5_i_6
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\hdmi_vcntr_reg[8]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    RAM_reg_0_5_i_7
       (.I0(Q[1]),
        .O(\hdmi_vcntr_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA99999555)) 
    RAM_reg_0_5_i_8
       (.I0(RAM_reg_1_4_0[7]),
        .I1(RAM_reg_1_4_0[5]),
        .I2(RAM_reg_1_4_0[3]),
        .I3(RAM_reg_1_4_0[2]),
        .I4(RAM_reg_1_4_0[4]),
        .I5(RAM_reg_1_4_0[6]),
        .O(\hdmi_vcntr_reg[8]_0 [2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_6
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_7_0,\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_6_n_0),
        .CASCADEOUTB(RAM_reg_0_6_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_6_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_6_0[1],RAM_reg_0_6_0[1],RAM_reg_0_6_0[1],RAM_reg_0_6_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_7
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_7_0,\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_7_n_0),
        .CASCADEOUTB(RAM_reg_0_7_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_7_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_6_0[1],RAM_reg_0_6_0[1],RAM_reg_0_6_0[1],RAM_reg_0_6_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_8
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_8_n_0),
        .CASCADEOUTB(RAM_reg_0_8_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_8_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_8_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_8_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_8_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_8_1[1],RAM_reg_0_8_1[1],RAM_reg_0_8_1[1],RAM_reg_0_8_1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_0_9
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(RAM_reg_0_9_n_0),
        .CASCADEOUTB(RAM_reg_0_9_n_1),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_0_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_9_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_0_9_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_0_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_RAM_reg_0_9_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_RAM_reg_0_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_0_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_0_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_0_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_0_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_0_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_0_9_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_8_1[1],RAM_reg_0_8_1,RAM_reg_0_8_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(RAM_reg_0_0_n_0),
        .CASCADEINB(RAM_reg_0_0_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_0_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_0_DOBDO_UNCONNECTED[31:1],o_DOUT[0]}),
        .DOPADOP(NLW_RAM_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(RAM_reg_0_1_n_0),
        .CASCADEINB(RAM_reg_0_1_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_1_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_1_DOBDO_UNCONNECTED[31:1],o_DOUT[1]}),
        .DOPADOP(NLW_RAM_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA[0]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "10" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_10
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],Q[0],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(RAM_reg_0_10_n_0),
        .CASCADEINB(RAM_reg_0_10_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_10_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_10_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_10_DOBDO_UNCONNECTED[31:1],o_DOUT[9]}),
        .DOPADOP(NLW_RAM_reg_1_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_14_1[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_10_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],RAM_reg_0_11_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "11" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_11
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],Q[0],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(RAM_reg_0_11_n_0),
        .CASCADEINB(RAM_reg_0_11_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_11_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_11_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_11_DOBDO_UNCONNECTED[31:1],o_DOUT[10]}),
        .DOPADOP(NLW_RAM_reg_1_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_14_1[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_11_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_12
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],Q[0],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(RAM_reg_0_12_n_0),
        .CASCADEINB(RAM_reg_0_12_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_12_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_12_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_12_DOBDO_UNCONNECTED[31:1],o_DOUT[11]}),
        .DOPADOP(NLW_RAM_reg_1_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_14_1[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_12_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_14_1[0],RAM_reg_0_11_0[1],RAM_reg_0_11_0[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "13" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_13
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(RAM_reg_0_13_n_0),
        .CASCADEINB(RAM_reg_0_13_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_13_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_13_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_13_DOBDO_UNCONNECTED[31:1],o_DOUT[12]}),
        .DOPADOP(NLW_RAM_reg_1_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_14_1[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_13_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_14_1[0],RAM_reg_0_14_1[0],RAM_reg_0_14_1[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_14
       (.ADDRARDADDR(RAM_reg_0_14_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_1 [8:6],i_RDADDR[5],\hdmi_vcntr_reg[8]_1 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_1 [2],i_RDADDR[4:2],\hdmi_vcntr_reg[8]_1 [1:0],i_RDADDR[1:0]}),
        .CASCADEINA(RAM_reg_0_14_n_0),
        .CASCADEINB(RAM_reg_0_14_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_14_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_14_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_14_DOBDO_UNCONNECTED[31:1],o_DOUT[13]}),
        .DOPADOP(NLW_RAM_reg_1_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_14_1[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_14_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_14_1[1],RAM_reg_0_14_1[1],RAM_reg_0_14_1[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_2
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(RAM_reg_0_2_n_0),
        .CASCADEINB(RAM_reg_0_2_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_2_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_2_DOBDO_UNCONNECTED[31:1],o_DOUT[2]}),
        .DOPADOP(NLW_RAM_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA[0]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_3
       (.ADDRARDADDR({ADDRARDADDR[15:1],RAM_reg_0_3_1}),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(RAM_reg_0_3_n_0),
        .CASCADEINB(RAM_reg_0_3_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_3_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_3_DOBDO_UNCONNECTED[31:1],fbrd_data_odd}),
        .DOPADOP(NLW_RAM_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_3_0[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_3_0[1],RAM_reg_0_3_0[1],RAM_reg_0_3_0[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_4
       (.ADDRARDADDR({ADDRARDADDR[15:1],RAM_reg_0_3_1}),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8] [8:6],ADDRBWRADDR[4],\hdmi_vcntr_reg[8] [5:3],ADDRBWRADDR[3],\hdmi_vcntr_reg[8] [2],ADDRBWRADDR[2:0],\hdmi_vcntr_reg[8] [1:0],RAM_reg_1_4_0[1:0]}),
        .CASCADEINA(RAM_reg_0_4_n_0),
        .CASCADEINB(RAM_reg_0_4_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_4_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_4_DOBDO_UNCONNECTED[31:1],o_DOUT[3]}),
        .DOPADOP(NLW_RAM_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_3_0[0]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_3_0[0],RAM_reg_0_3_0[0],RAM_reg_0_3_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_5
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_7_0,\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(RAM_reg_0_5_n_0),
        .CASCADEINB(RAM_reg_0_5_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_5_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_5_DOBDO_UNCONNECTED[31:1],o_DOUT[4]}),
        .DOPADOP(NLW_RAM_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_6_0[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_6_0,RAM_reg_0_6_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_6
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_7_0,\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(RAM_reg_0_6_n_0),
        .CASCADEINB(RAM_reg_0_6_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_6_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_6_DOBDO_UNCONNECTED[31:1],o_DOUT[5]}),
        .DOPADOP(NLW_RAM_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_6_0[0]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_6_0[0],RAM_reg_0_6_0[0],RAM_reg_0_6_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_7
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_7_0,\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(RAM_reg_0_7_n_0),
        .CASCADEINB(RAM_reg_0_7_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_7_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_7_DOBDO_UNCONNECTED[31:1],o_DOUT[6]}),
        .DOPADOP(NLW_RAM_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_6_0[0]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_6_0[0],RAM_reg_0_6_0[0],RAM_reg_0_6_0[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_8
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(RAM_reg_0_8_n_0),
        .CASCADEINB(RAM_reg_0_8_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_8_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_8_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_8_DOBDO_UNCONNECTED[31:1],o_DOUT[7]}),
        .DOPADOP(NLW_RAM_reg_1_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_8_1[1]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_8_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_8_1[1],RAM_reg_0_8_1[1],RAM_reg_0_8_1[1],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "983040" *) 
  (* RTL_RAM_NAME = "inst/hdmi_main/fb_odd/RAM" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    RAM_reg_1_9
       (.ADDRARDADDR(RAM_reg_0_9_0),
        .ADDRBWRADDR({\hdmi_vcntr_reg[8]_0 [8:6],RAM_reg_0_8_0[6],\hdmi_vcntr_reg[8]_0 [5:3],RAM_reg_0_8_0[5],\hdmi_vcntr_reg[8]_0 [2],RAM_reg_0_8_0[4:2],\hdmi_vcntr_reg[8]_0 [1:0],RAM_reg_0_8_0[1:0]}),
        .CASCADEINA(RAM_reg_0_9_n_0),
        .CASCADEINB(RAM_reg_0_9_n_1),
        .CASCADEOUTA(NLW_RAM_reg_1_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_1_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_EMU_MCLK),
        .CLKBWRCLK(i_EMU_MCLK),
        .DBITERR(NLW_RAM_reg_1_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_DIN[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_9_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_RAM_reg_1_9_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_RAM_reg_1_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_RAM_reg_1_9_DOBDO_UNCONNECTED[31:1],o_DOUT[8]}),
        .DOPADOP(NLW_RAM_reg_1_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_1_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_1_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_reg_0_8_1[0]),
        .ENBWREN(RAM_reg_0_0_i_1__2_n_0),
        .INJECTDBITERR(NLW_RAM_reg_1_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_1_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_1_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_1_9_SBITERR_UNCONNECTED),
        .WEA({RAM_reg_0_8_1[0],RAM_reg_0_8_1[0],RAM_reg_0_8_1[0],1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hC088)) 
    \disparity_acc[0]_i_6 
       (.I0(o_DOUT[7]),
        .I1(fbrd_de),
        .I2(\disparity_acc[2]_i_8__0 [7]),
        .I3(RAM_reg_1_14_0),
        .O(RAM_reg_1_8_0));
  LUT6 #(
    .INIT(64'hC0C0A0000000A000)) 
    \disparity_acc[0]_i_7 
       (.I0(o_DOUT[5]),
        .I1(\disparity_acc[2]_i_8__0 [5]),
        .I2(fbrd_de),
        .I3(o_DOUT[4]),
        .I4(RAM_reg_1_14_0),
        .I5(\disparity_acc[2]_i_8__0 [4]),
        .O(RAM_reg_1_6_1));
  LUT6 #(
    .INIT(64'h35C500003ACA0000)) 
    \disparity_acc[1]_i_4 
       (.I0(o_DOUT[0]),
        .I1(\disparity_acc[2]_i_8__0 [0]),
        .I2(RAM_reg_1_14_0),
        .I3(\disparity_acc[2]_i_8__0 [2]),
        .I4(fbrd_de),
        .I5(o_DOUT[2]),
        .O(RAM_reg_1_0_0));
  LUT4 #(
    .INIT(16'hC088)) 
    \disparity_acc[2]_i_11 
       (.I0(o_DOUT[11]),
        .I1(fbrd_de),
        .I2(\disparity_acc[2]_i_8__0 [9]),
        .I3(RAM_reg_1_14_0),
        .O(RAM_reg_1_12_0));
  LUT4 #(
    .INIT(16'hC088)) 
    \disparity_acc[2]_i_13 
       (.I0(o_DOUT[10]),
        .I1(fbrd_de),
        .I2(\disparity_acc[2]_i_8__0 [8]),
        .I3(RAM_reg_1_14_0),
        .O(RAM_reg_1_11_0));
  LUT6 #(
    .INIT(64'hCCFFA5FF33FFA5FF)) 
    \disparity_acc[2]_i_6 
       (.I0(o_DOUT[6]),
        .I1(\disparity_acc[2]_i_8__0 [6]),
        .I2(o_DOUT[4]),
        .I3(fbrd_de),
        .I4(RAM_reg_1_14_0),
        .I5(\disparity_acc[2]_i_8__0 [4]),
        .O(RAM_reg_1_7_0));
  LUT2 #(
    .INIT(4'h1)) 
    \disparity_acc[3]_i_12 
       (.I0(frame_parity_27m_reg),
        .I1(\disparity_acc_reg[1] ),
        .O(\disparity_acc[3]_i_5__1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hC088)) 
    \disparity_acc[3]_i_14 
       (.I0(o_DOUT[2]),
        .I1(fbrd_de),
        .I2(\disparity_acc[2]_i_8__0 [2]),
        .I3(RAM_reg_1_14_0),
        .O(RAM_reg_1_2_0));
  LUT3 #(
    .INIT(8'h47)) 
    \disparity_acc[3]_i_2__0 
       (.I0(frame_parity_27m_reg),
        .I1(\disparity_acc_reg[1] ),
        .I2(\disparity_acc_reg[1]_2 ),
        .O(\disparity_acc_reg[3] ));
  MUXF7 \disparity_acc_reg[1]_i_1__1 
       (.I0(\disparity_acc_reg[1]_0 ),
        .I1(\disparity_acc_reg[1]_1 ),
        .O(D),
        .S(\disparity_acc_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_TMDS[0]_i_1__0 
       (.I0(\disparity_acc_reg[3] ),
        .I1(hdmi_de),
        .I2(i_CONTROL[0]),
        .O(hdmi_de_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \o_TMDS[2]_i_1 
       (.I0(\disparity_acc_reg[3] ),
        .I1(hdmi_de),
        .I2(i_CONTROL[0]),
        .O(hdmi_de_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h606F)) 
    \o_TMDS[4]_i_1 
       (.I0(\o_TMDS[4]_i_2_n_0 ),
        .I1(\disparity_acc_reg[3] ),
        .I2(hdmi_de),
        .I3(i_CONTROL[0]),
        .O(hdmi_de_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \o_TMDS[4]_i_1__0 
       (.I0(hdmi_de),
        .I1(RAM_reg_1_6_0),
        .I2(\o_TMDS_reg[4] ),
        .O(hdmi_de_reg));
  LUT6 #(
    .INIT(64'h33005A00CC005A00)) 
    \o_TMDS[4]_i_2 
       (.I0(o_DOUT[0]),
        .I1(\disparity_acc[2]_i_8__0 [0]),
        .I2(o_DOUT[1]),
        .I3(fbrd_de),
        .I4(RAM_reg_1_14_0),
        .I5(\disparity_acc[2]_i_8__0 [1]),
        .O(\o_TMDS[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hD782)) 
    \o_TMDS[5]_i_1 
       (.I0(hdmi_de),
        .I1(\o_TMDS[5]_i_2__1_n_0 ),
        .I2(\disparity_acc_reg[3] ),
        .I3(i_CONTROL[0]),
        .O(hdmi_de_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hDB55)) 
    \o_TMDS[5]_i_2__1 
       (.I0(frame_parity_27m_reg_0),
        .I1(RAM_reg_1_3_0),
        .I2(\o_TMDS_reg[7] ),
        .I3(\o_TMDS_reg[5] ),
        .O(\o_TMDS[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h33005A00CC005A00)) 
    \o_TMDS[5]_i_3 
       (.I0(o_DOUT[5]),
        .I1(\disparity_acc[2]_i_8__0 [5]),
        .I2(o_DOUT[4]),
        .I3(fbrd_de),
        .I4(RAM_reg_1_14_0),
        .I5(\disparity_acc[2]_i_8__0 [4]),
        .O(RAM_reg_1_6_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h606F)) 
    \o_TMDS[6]_i_1 
       (.I0(\o_TMDS[7]_i_2__1_n_0 ),
        .I1(\disparity_acc_reg[3] ),
        .I2(hdmi_de),
        .I3(i_CONTROL[0]),
        .O(hdmi_de_reg_0[4]));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    \o_TMDS[7]_i_1 
       (.I0(frame_parity_27m_reg),
        .I1(\o_TMDS[7]_i_2__1_n_0 ),
        .I2(\o_TMDS_reg[7] ),
        .I3(\disparity_acc_reg[3] ),
        .I4(hdmi_de),
        .I5(i_CONTROL[0]),
        .O(hdmi_de_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h59AA6AAA)) 
    \o_TMDS[7]_i_2__1 
       (.I0(frame_parity_27m_reg_0),
        .I1(RAM_reg_1_14_0),
        .I2(\disparity_acc[2]_i_8__0 [3]),
        .I3(fbrd_de),
        .I4(fbrd_data_odd),
        .O(\o_TMDS[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \o_TMDS[8]_i_1 
       (.I0(frame_parity_27m_reg),
        .I1(hdmi_de),
        .I2(i_CONTROL[0]),
        .O(hdmi_de_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h71FF)) 
    \o_TMDS[8]_i_2 
       (.I0(frame_parity_27m_reg_0),
        .I1(RAM_reg_1_3_0),
        .I2(\o_TMDS_reg[7] ),
        .I3(\o_TMDS_reg[5] ),
        .O(frame_parity_27m_reg));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h2F7FD080)) 
    \o_TMDS[8]_i_3 
       (.I0(RAM_reg_1_14_0),
        .I1(\disparity_acc[2]_i_8__0 [2]),
        .I2(fbrd_de),
        .I3(o_DOUT[2]),
        .I4(\o_TMDS[4]_i_2_n_0 ),
        .O(frame_parity_27m_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hC088)) 
    \o_TMDS[8]_i_4 
       (.I0(fbrd_data_odd),
        .I1(fbrd_de),
        .I2(\disparity_acc[2]_i_8__0 [3]),
        .I3(RAM_reg_1_14_0),
        .O(RAM_reg_1_3_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \o_TMDS[9]_i_1 
       (.I0(\disparity_acc_reg[3] ),
        .I1(hdmi_de),
        .I2(i_CONTROL[0]),
        .I3(i_CONTROL[1]),
        .O(hdmi_de_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "latch_asyncread" *) 
module termprj_top_gfx_top_0_0_latch_asyncread
   (D,
    Q,
    \REGISTER_reg[7]_0 ,
    \REGISTER_reg[7]_1 ,
    i_EMU_MCLK);
  output [7:0]D;
  input [0:0]Q;
  input [0:0]\REGISTER_reg[7]_0 ;
  input [7:0]\REGISTER_reg[7]_1 ;
  input i_EMU_MCLK;

  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]\REGISTER_reg[7]_0 ;
  wire [7:0]\REGISTER_reg[7]_1 ;
  wire \REGISTER_reg_n_0_[0] ;
  wire \REGISTER_reg_n_0_[1] ;
  wire \REGISTER_reg_n_0_[2] ;
  wire \REGISTER_reg_n_0_[3] ;
  wire \REGISTER_reg_n_0_[4] ;
  wire \REGISTER_reg_n_0_[5] ;
  wire \REGISTER_reg_n_0_[6] ;
  wire \REGISTER_reg_n_0_[7] ;
  wire i_EMU_MCLK;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[0]_i_1__0 
       (.I0(\REGISTER_reg_n_0_[0] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[1]_i_1__0 
       (.I0(\REGISTER_reg_n_0_[1] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[2]_i_1__0 
       (.I0(\REGISTER_reg_n_0_[2] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[3]_i_1__0 
       (.I0(\REGISTER_reg_n_0_[3] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[4]_i_1__0 
       (.I0(\REGISTER_reg_n_0_[4] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[5]_i_1 
       (.I0(\REGISTER_reg_n_0_[5] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[6]_i_1__0 
       (.I0(\REGISTER_reg_n_0_[6] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[7]_i_1 
       (.I0(\REGISTER_reg_n_0_[7] ),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[7]_1 [7]),
        .O(D[7]));
  FDRE \REGISTER_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\REGISTER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \REGISTER_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\REGISTER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \REGISTER_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\REGISTER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \REGISTER_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\REGISTER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \REGISTER_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\REGISTER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \REGISTER_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\REGISTER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \REGISTER_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\REGISTER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \REGISTER_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\REGISTER_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "latch_asyncread" *) 
module termprj_top_gfx_top_0_0_latch_asyncread_1
   (D,
    Q,
    \REGISTER_reg[7]_0 ,
    \REGISTER_reg[0]_0 ,
    i_EMU_MCLK);
  output [7:0]D;
  input [0:0]Q;
  input [0:0]\REGISTER_reg[7]_0 ;
  input [7:0]\REGISTER_reg[0]_0 ;
  input i_EMU_MCLK;

  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]REGISTER;
  wire [7:0]\REGISTER_reg[0]_0 ;
  wire [0:0]\REGISTER_reg[7]_0 ;
  wire i_EMU_MCLK;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[0]_i_1 
       (.I0(REGISTER[0]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [7]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[1]_i_1 
       (.I0(REGISTER[1]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[2]_i_1 
       (.I0(REGISTER[2]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[3]_i_1 
       (.I0(REGISTER[3]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[4]_i_1 
       (.I0(REGISTER[4]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [3]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[5]_i_1__0 
       (.I0(REGISTER[5]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[6]_i_1 
       (.I0(REGISTER[6]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [5]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \REGISTER[7]_i_1__0 
       (.I0(REGISTER[7]),
        .I1(Q),
        .I2(\REGISTER_reg[7]_0 ),
        .I3(\REGISTER_reg[0]_0 [6]),
        .O(D[7]));
  FDRE \REGISTER_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(REGISTER[0]),
        .R(1'b0));
  FDRE \REGISTER_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(REGISTER[1]),
        .R(1'b0));
  FDRE \REGISTER_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(REGISTER[2]),
        .R(1'b0));
  FDRE \REGISTER_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(REGISTER[3]),
        .R(1'b0));
  FDRE \REGISTER_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(REGISTER[4]),
        .R(1'b0));
  FDRE \REGISTER_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(REGISTER[5]),
        .R(1'b0));
  FDRE \REGISTER_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(REGISTER[6]),
        .R(1'b0));
  FDRE \REGISTER_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(REGISTER[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "objengine" *) 
module termprj_top_gfx_top_0_0_objengine
   (LATCH_F_2H_NCLKD_en_n_reg_0,
    WRTIME2,
    prev_hblank,
    XA7,
    XB7,
    \oddbuffer_xpos_counter_reg[7]_0 ,
    p_1_out,
    DMA_4H_CLKD_n_reg_0,
    \FSM_SUSPEND_DLY_reg[1]_0 ,
    \sprite_engine_state_reg[0]_0 ,
    \sprite_engine_state_reg[1]_0 ,
    CO,
    \attr_latch_en_sr_reg[3]_0 ,
    ADDRARDADDR,
    \oddbuffer_xpos_counter_reg[6]_0 ,
    \tile_code_reg[4] ,
    \tile_code_reg[5] ,
    \tile_code_reg[6] ,
    \tile_code_reg[8] ,
    \tile_code_reg[10] ,
    hsize_parity_reg_0,
    \LATCH_E_reg[0]_0 ,
    i_ADDR,
    \buffer_ypos_counter_reg[7]_0 ,
    PIXELSEL,
    \tile_code_reg[9] ,
    \tile_code_reg[7] ,
    VVFF_reg,
    \attr_latch_en_sr_reg[0]_0 ,
    E,
    i_EMU_MCLK,
    LATCH_F_2H_NCLKD_en_n_reg_1,
    Q,
    VBLANK,
    DMA_4H_CLKD_n_reg_1,
    VBLANKH_n,
    RAM_reg,
    \sprite_engine_state_reg[1]_1 ,
    \sprite_engine_state_reg[1]_2 ,
    \sprite_engine_state_reg[1]_3 ,
    \sprite_engine_state_reg[0]_1 ,
    o_PIXELLATCH_WAIT_n_reg_inv_0,
    \sprite_engine_state_reg[0]_2 ,
    \sprite_engine_state_reg[0]_3 ,
    \hzoom_acc_reg[9]_0 ,
    \hzoom_acc_reg[9]_1 ,
    \ROW_ADDR_reg[6]_rep ,
    \ROW_ADDR_reg[0]_rep ,
    \ROW_ADDR_reg[1]_rep ,
    \ROW_ADDR_reg[2]_rep ,
    D,
    OBJHL,
    \ROW_ADDR_reg[7] ,
    \attr_latch_en_sr_reg[6]_0 ,
    \FSM_SUSPEND_DLY_reg[0]_0 ,
    \FSM_SUSPEND_DLY_reg[0]_1 ,
    SR,
    \buffer_x_screencounter_reg[0]_0 ,
    \buffer_y_screencounter_reg[3]_0 ,
    \buffer_y_screencounter_reg[7]_0 );
  output LATCH_F_2H_NCLKD_en_n_reg_0;
  output WRTIME2;
  output prev_hblank;
  output XA7;
  output XB7;
  output [1:0]\oddbuffer_xpos_counter_reg[7]_0 ;
  output [0:0]p_1_out;
  output DMA_4H_CLKD_n_reg_0;
  output [0:0]\FSM_SUSPEND_DLY_reg[1]_0 ;
  output \sprite_engine_state_reg[0]_0 ;
  output \sprite_engine_state_reg[1]_0 ;
  output [0:0]CO;
  output [0:0]\attr_latch_en_sr_reg[3]_0 ;
  output [2:0]ADDRARDADDR;
  output \oddbuffer_xpos_counter_reg[6]_0 ;
  output \tile_code_reg[4] ;
  output \tile_code_reg[5] ;
  output \tile_code_reg[6] ;
  output \tile_code_reg[8] ;
  output \tile_code_reg[10] ;
  output hsize_parity_reg_0;
  output [0:0]\LATCH_E_reg[0]_0 ;
  output [7:0]i_ADDR;
  output [6:0]\buffer_ypos_counter_reg[7]_0 ;
  output [2:0]PIXELSEL;
  output \tile_code_reg[9] ;
  output \tile_code_reg[7] ;
  output VVFF_reg;
  output [0:0]\attr_latch_en_sr_reg[0]_0 ;
  input [0:0]E;
  input i_EMU_MCLK;
  input [0:0]LATCH_F_2H_NCLKD_en_n_reg_1;
  input [4:0]Q;
  input VBLANK;
  input DMA_4H_CLKD_n_reg_1;
  input VBLANKH_n;
  input RAM_reg;
  input \sprite_engine_state_reg[1]_1 ;
  input \sprite_engine_state_reg[1]_2 ;
  input \sprite_engine_state_reg[1]_3 ;
  input \sprite_engine_state_reg[0]_1 ;
  input o_PIXELLATCH_WAIT_n_reg_inv_0;
  input \sprite_engine_state_reg[0]_2 ;
  input \sprite_engine_state_reg[0]_3 ;
  input \hzoom_acc_reg[9]_0 ;
  input \hzoom_acc_reg[9]_1 ;
  input [10:0]\ROW_ADDR_reg[6]_rep ;
  input \ROW_ADDR_reg[0]_rep ;
  input \ROW_ADDR_reg[1]_rep ;
  input [2:0]\ROW_ADDR_reg[2]_rep ;
  input [7:0]D;
  input OBJHL;
  input \ROW_ADDR_reg[7] ;
  input [0:0]\attr_latch_en_sr_reg[6]_0 ;
  input [0:0]\FSM_SUSPEND_DLY_reg[0]_0 ;
  input [0:0]\FSM_SUSPEND_DLY_reg[0]_1 ;
  input [0:0]SR;
  input [0:0]\buffer_x_screencounter_reg[0]_0 ;
  input [0:0]\buffer_y_screencounter_reg[3]_0 ;
  input [0:0]\buffer_y_screencounter_reg[7]_0 ;

  wire [2:0]ADDRARDADDR;
  wire CHAOV;
  wire [0:0]CO;
  wire COLORLATCH_n;
  wire [7:0]D;
  wire DMA_4H_CLKD_n_reg_0;
  wire DMA_4H_CLKD_n_reg_1;
  wire [0:0]E;
  wire FSM_SUSPEND;
  wire [0:0]FSM_SUSPEND_DLY;
  wire [0:0]\FSM_SUSPEND_DLY_reg[0]_0 ;
  wire [0:0]\FSM_SUSPEND_DLY_reg[0]_1 ;
  wire [0:0]\FSM_SUSPEND_DLY_reg[1]_0 ;
  wire LATCH_A;
  wire LATCH_A_en_n;
  wire \LATCH_A_reg_n_0_[0] ;
  wire \LATCH_A_reg_n_0_[3] ;
  wire \LATCH_A_reg_n_0_[4] ;
  wire \LATCH_A_reg_n_0_[5] ;
  wire \LATCH_A_reg_n_0_[6] ;
  wire \LATCH_A_reg_n_0_[7] ;
  wire [7:0]LATCH_B;
  wire LATCH_B_1;
  wire LATCH_B_en_n;
  wire LATCH_C;
  wire LATCH_C_en_n;
  wire \LATCH_C_reg_n_0_[0] ;
  wire \LATCH_D_reg_n_0_[0] ;
  wire \LATCH_D_reg_n_0_[5] ;
  wire LATCH_E;
  wire LATCH_E_en_n;
  wire [0:0]\LATCH_E_reg[0]_0 ;
  wire \LATCH_E_reg_n_0_[1] ;
  wire \LATCH_E_reg_n_0_[2] ;
  wire \LATCH_E_reg_n_0_[3] ;
  wire \LATCH_E_reg_n_0_[4] ;
  wire \LATCH_E_reg_n_0_[5] ;
  wire \LATCH_E_reg_n_0_[6] ;
  wire \LATCH_E_reg_n_0_[7] ;
  wire LATCH_F_2H_NCLKD_en_n_reg_0;
  wire [0:0]LATCH_F_2H_NCLKD_en_n_reg_1;
  wire LATCH_F_en_n;
  wire OBJHL;
  wire [2:0]PIXELSEL;
  wire [4:0]Q;
  wire RAM_reg;
  wire \ROW_ADDR[0]_rep_i_4_n_0 ;
  wire \ROW_ADDR[1]_rep_i_4_n_0 ;
  wire \ROW_ADDR[1]_rep_i_5_n_0 ;
  wire \ROW_ADDR[1]_rep_i_6_n_0 ;
  wire \ROW_ADDR[1]_rep_i_7_n_0 ;
  wire \ROW_ADDR[2]_rep_i_4_n_0 ;
  wire \ROW_ADDR[2]_rep_i_5_n_0 ;
  wire \ROW_ADDR[2]_rep_i_6_n_0 ;
  wire \ROW_ADDR[2]_rep_i_7_n_0 ;
  wire \ROW_ADDR[3]_rep_i_4_n_0 ;
  wire \ROW_ADDR[3]_rep_i_5_n_0 ;
  wire \ROW_ADDR[3]_rep_i_6_n_0 ;
  wire \ROW_ADDR[4]_rep_i_4_n_0 ;
  wire \ROW_ADDR[4]_rep_i_5_n_0 ;
  wire \ROW_ADDR[5]_rep_i_4_n_0 ;
  wire \ROW_ADDR[5]_rep_i_5_n_0 ;
  wire \ROW_ADDR[6]_rep_i_4_n_0 ;
  wire \ROW_ADDR[6]_rep_i_5_n_0 ;
  wire \ROW_ADDR[7]_rep_i_3_n_0 ;
  wire \ROW_ADDR_reg[0]_rep ;
  wire \ROW_ADDR_reg[1]_rep ;
  wire [2:0]\ROW_ADDR_reg[2]_rep ;
  wire [10:0]\ROW_ADDR_reg[6]_rep ;
  wire \ROW_ADDR_reg[7] ;
  wire [0:0]SR;
  wire VBLANK;
  wire VBLANKH_n;
  wire VVFF_reg;
  wire WRTIME2;
  wire XA7;
  wire XB7;
  wire [0:0]\attr_latch_en_sr_reg[0]_0 ;
  wire [0:0]\attr_latch_en_sr_reg[3]_0 ;
  wire [0:0]\attr_latch_en_sr_reg[6]_0 ;
  wire buffer_frame_parity;
  wire buffer_frame_parity_i_1_n_0;
  wire [6:0]buffer_x_screencounter;
  wire \buffer_x_screencounter[6]_i_4_n_0 ;
  wire [0:0]\buffer_x_screencounter_reg[0]_0 ;
  wire \buffer_x_screencounter_reg_n_0_[0] ;
  wire \buffer_x_screencounter_reg_n_0_[1] ;
  wire \buffer_x_screencounter_reg_n_0_[2] ;
  wire \buffer_x_screencounter_reg_n_0_[3] ;
  wire \buffer_x_screencounter_reg_n_0_[4] ;
  wire \buffer_x_screencounter_reg_n_0_[5] ;
  wire \buffer_x_screencounter_reg_n_0_[6] ;
  wire [7:0]buffer_y_screencounter;
  wire \buffer_y_screencounter[7]_i_4_n_0 ;
  wire [0:0]\buffer_y_screencounter_reg[3]_0 ;
  wire [0:0]\buffer_y_screencounter_reg[7]_0 ;
  wire \buffer_y_screencounter_reg_n_0_[0] ;
  wire \buffer_y_screencounter_reg_n_0_[1] ;
  wire \buffer_y_screencounter_reg_n_0_[2] ;
  wire \buffer_y_screencounter_reg_n_0_[3] ;
  wire \buffer_y_screencounter_reg_n_0_[4] ;
  wire \buffer_y_screencounter_reg_n_0_[5] ;
  wire \buffer_y_screencounter_reg_n_0_[6] ;
  wire \buffer_y_screencounter_reg_n_0_[7] ;
  wire buffer_ypos_counter;
  wire \buffer_ypos_counter[4]_i_2_n_0 ;
  wire \buffer_ypos_counter[5]_i_2_n_0 ;
  wire \buffer_ypos_counter[7]_i_3_n_0 ;
  wire [7:0]buffer_ypos_counter_reg;
  wire [6:0]\buffer_ypos_counter_reg[7]_0 ;
  wire [13:5]data7;
  wire evenbuffer_xpos_counter;
  wire \evenbuffer_xpos_counter[0]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[1]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[2]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[2]_i_2_n_0 ;
  wire \evenbuffer_xpos_counter[3]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[3]_i_2_n_0 ;
  wire \evenbuffer_xpos_counter[3]_i_3_n_0 ;
  wire \evenbuffer_xpos_counter[4]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[4]_i_2_n_0 ;
  wire \evenbuffer_xpos_counter[4]_i_3_n_0 ;
  wire \evenbuffer_xpos_counter[5]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[5]_i_2_n_0 ;
  wire \evenbuffer_xpos_counter[6]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[6]_i_2_n_0 ;
  wire \evenbuffer_xpos_counter[7]_i_1_n_0 ;
  wire \evenbuffer_xpos_counter[7]_i_2_n_0 ;
  wire \evenbuffer_xpos_counter[7]_i_3_n_0 ;
  wire \evenbuffer_xpos_counter_reg_n_0_[0] ;
  wire \evenbuffer_xpos_counter_reg_n_0_[1] ;
  wire \evenbuffer_xpos_counter_reg_n_0_[2] ;
  wire \evenbuffer_xpos_counter_reg_n_0_[3] ;
  wire \evenbuffer_xpos_counter_reg_n_0_[4] ;
  wire \evenbuffer_xpos_counter_reg_n_0_[5] ;
  wire \evenbuffer_xpos_counter_reg_n_0_[6] ;
  wire evenbuffer_xpos_d7;
  wire hsize_parity_i_1_n_0;
  wire hsize_parity_reg_0;
  wire hsize_parity_reg_n_0;
  wire [6:0]hzoom_acc;
  wire \hzoom_acc[3]_i_2_n_0 ;
  wire \hzoom_acc[3]_i_3_n_0 ;
  wire \hzoom_acc[3]_i_4_n_0 ;
  wire \hzoom_acc[3]_i_5_n_0 ;
  wire \hzoom_acc[7]_i_2_n_0 ;
  wire \hzoom_acc[7]_i_3_n_0 ;
  wire \hzoom_acc[7]_i_4_n_0 ;
  wire \hzoom_acc[7]_i_5_n_0 ;
  wire \hzoom_acc[9]_i_11_n_0 ;
  wire \hzoom_acc[9]_i_13_n_0 ;
  wire \hzoom_acc[9]_i_1_n_0 ;
  wire \hzoom_acc[9]_i_4_n_0 ;
  wire \hzoom_acc[9]_i_5_n_0 ;
  wire \hzoom_acc[9]_i_6_n_0 ;
  wire \hzoom_acc[9]_i_7_n_0 ;
  wire \hzoom_acc[9]_i_8_n_0 ;
  wire hzoom_acc_0;
  wire \hzoom_acc_reg[3]_i_1_n_0 ;
  wire \hzoom_acc_reg[3]_i_1_n_1 ;
  wire \hzoom_acc_reg[3]_i_1_n_2 ;
  wire \hzoom_acc_reg[3]_i_1_n_3 ;
  wire \hzoom_acc_reg[7]_i_1_n_0 ;
  wire \hzoom_acc_reg[7]_i_1_n_1 ;
  wire \hzoom_acc_reg[7]_i_1_n_2 ;
  wire \hzoom_acc_reg[7]_i_1_n_3 ;
  wire \hzoom_acc_reg[9]_0 ;
  wire \hzoom_acc_reg[9]_1 ;
  wire \hzoom_acc_reg[9]_i_3_n_3 ;
  wire [9:0]hzoom_nextval;
  wire hzoom_tileline_cntr;
  wire \hzoom_tileline_cntr[0]_i_1_n_0 ;
  wire \hzoom_tileline_cntr[1]_i_1_n_0 ;
  wire \hzoom_tileline_cntr[2]_i_1_n_0 ;
  wire \hzoom_tileline_cntr_reg_n_0_[0] ;
  wire \hzoom_tileline_cntr_reg_n_0_[1] ;
  wire \hzoom_tileline_cntr_reg_n_0_[2] ;
  wire [7:0]i_ADDR;
  wire i_EMU_MCLK;
  wire o_PIXELLATCH_WAIT_n_inv_i_1_n_0;
  wire o_PIXELLATCH_WAIT_n_inv_i_2_n_0;
  wire o_PIXELLATCH_WAIT_n_reg_inv_0;
  wire \oddbuffer_xpos_counter[0]_i_1_n_0 ;
  wire \oddbuffer_xpos_counter[1]_i_1_n_0 ;
  wire \oddbuffer_xpos_counter[2]_i_1_n_0 ;
  wire \oddbuffer_xpos_counter[3]_i_1_n_0 ;
  wire \oddbuffer_xpos_counter[3]_i_2_n_0 ;
  wire \oddbuffer_xpos_counter[4]_i_1_n_0 ;
  wire \oddbuffer_xpos_counter[4]_i_2_n_0 ;
  wire \oddbuffer_xpos_counter[5]_i_1_n_0 ;
  wire \oddbuffer_xpos_counter[5]_i_2_n_0 ;
  wire \oddbuffer_xpos_counter[6]_i_1_n_0 ;
  wire \oddbuffer_xpos_counter[7]_i_2_n_0 ;
  wire \oddbuffer_xpos_counter[7]_i_3_n_0 ;
  wire \oddbuffer_xpos_counter_reg[6]_0 ;
  wire [1:0]\oddbuffer_xpos_counter_reg[7]_0 ;
  wire \oddbuffer_xpos_counter_reg_n_0_[0] ;
  wire \oddbuffer_xpos_counter_reg_n_0_[1] ;
  wire \oddbuffer_xpos_counter_reg_n_0_[2] ;
  wire \oddbuffer_xpos_counter_reg_n_0_[3] ;
  wire \oddbuffer_xpos_counter_reg_n_0_[4] ;
  wire \oddbuffer_xpos_counter_reg_n_0_[5] ;
  wire [7:0]p_0_in__1;
  wire [2:0]p_1_in2_in;
  wire [0:0]p_1_out;
  wire [6:6]p_1_out_3;
  wire prev_hblank;
  wire prev_vblank;
  wire \sprite_engine_state[0]_i_1_n_0 ;
  wire \sprite_engine_state[0]_i_2_n_0 ;
  wire \sprite_engine_state[0]_i_3_n_0 ;
  wire \sprite_engine_state[0]_i_4_n_0 ;
  wire \sprite_engine_state[0]_i_7_n_0 ;
  wire \sprite_engine_state[1]_i_1_n_0 ;
  wire \sprite_engine_state[1]_i_2_n_0 ;
  wire \sprite_engine_state[1]_i_3_n_0 ;
  wire \sprite_engine_state[1]_i_4_n_0 ;
  wire \sprite_engine_state[1]_i_6_n_0 ;
  wire \sprite_engine_state[1]_i_8_n_0 ;
  wire \sprite_engine_state[1]_i_9_n_0 ;
  wire \sprite_engine_state[2]_i_10_n_0 ;
  wire \sprite_engine_state[2]_i_1_n_0 ;
  wire \sprite_engine_state[2]_i_2_n_0 ;
  wire \sprite_engine_state[2]_i_3_n_0 ;
  wire \sprite_engine_state[2]_i_4_n_0 ;
  wire \sprite_engine_state[2]_i_5_n_0 ;
  wire \sprite_engine_state[2]_i_6_n_0 ;
  wire \sprite_engine_state[2]_i_7_n_0 ;
  wire \sprite_engine_state[2]_i_8_n_0 ;
  wire \sprite_engine_state[2]_i_9_n_0 ;
  wire \sprite_engine_state_reg[0]_0 ;
  wire \sprite_engine_state_reg[0]_1 ;
  wire \sprite_engine_state_reg[0]_2 ;
  wire \sprite_engine_state_reg[0]_3 ;
  wire \sprite_engine_state_reg[1]_0 ;
  wire \sprite_engine_state_reg[1]_1 ;
  wire \sprite_engine_state_reg[1]_2 ;
  wire \sprite_engine_state_reg[1]_3 ;
  wire \sprite_engine_state_reg_n_0_[2] ;
  wire \tile_code_reg[10] ;
  wire \tile_code_reg[4] ;
  wire \tile_code_reg[5] ;
  wire \tile_code_reg[6] ;
  wire \tile_code_reg[7] ;
  wire \tile_code_reg[8] ;
  wire \tile_code_reg[9] ;
  wire [6:0]vzoom_acc;
  wire \vzoom_acc[3]_i_2_n_0 ;
  wire \vzoom_acc[3]_i_3_n_0 ;
  wire \vzoom_acc[3]_i_4_n_0 ;
  wire \vzoom_acc[3]_i_5_n_0 ;
  wire \vzoom_acc[7]_i_2_n_0 ;
  wire \vzoom_acc[7]_i_3_n_0 ;
  wire \vzoom_acc[7]_i_4_n_0 ;
  wire \vzoom_acc[7]_i_5_n_0 ;
  wire \vzoom_acc[9]_i_10_n_0 ;
  wire \vzoom_acc[9]_i_11_n_0 ;
  wire \vzoom_acc[9]_i_2_n_0 ;
  wire \vzoom_acc[9]_i_4_n_0 ;
  wire \vzoom_acc[9]_i_5_n_0 ;
  wire \vzoom_acc[9]_i_6_n_0 ;
  wire \vzoom_acc[9]_i_7_n_0 ;
  wire \vzoom_acc[9]_i_8_n_0 ;
  wire \vzoom_acc[9]_i_9_n_0 ;
  wire vzoom_acc_2;
  wire \vzoom_acc_reg[3]_i_1_n_0 ;
  wire \vzoom_acc_reg[3]_i_1_n_1 ;
  wire \vzoom_acc_reg[3]_i_1_n_2 ;
  wire \vzoom_acc_reg[3]_i_1_n_3 ;
  wire \vzoom_acc_reg[7]_i_1_n_0 ;
  wire \vzoom_acc_reg[7]_i_1_n_1 ;
  wire \vzoom_acc_reg[7]_i_1_n_2 ;
  wire \vzoom_acc_reg[7]_i_1_n_3 ;
  wire \vzoom_acc_reg[9]_i_3_n_3 ;
  wire \vzoom_acc_reg_n_0_[7] ;
  wire \vzoom_acc_reg_n_0_[8] ;
  wire \vzoom_acc_reg_n_0_[9] ;
  wire vzoom_cnt_n;
  wire [9:0]vzoom_nextval;
  wire [10:10]vzoom_nextval_4;
  wire \vzoom_vtile_cntr[0]_i_1_n_0 ;
  wire \vzoom_vtile_cntr[1]_i_1_n_0 ;
  wire \vzoom_vtile_cntr[2]_i_1_n_0 ;
  wire [2:0]vzoom_vtile_cntr_reg;
  wire wrtime1;
  wire wrtime10;
  wire xpos_cnt_dly_n;
  wire xpos_cnt_dly_n_i_1_n_0;
  wire [2:2]ypos_cnt_dly_n;
  wire \ypos_cnt_dly_n_reg[1]_srl2_n_0 ;
  wire \ypos_cnt_dly_n_reg_n_0_[3] ;
  wire [3:1]\NLW_hzoom_acc_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_hzoom_acc_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_vzoom_acc_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_vzoom_acc_reg[9]_i_3_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    DMA_4H_CLKD_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(DMA_4H_CLKD_n_reg_1),
        .Q(DMA_4H_CLKD_n_reg_0),
        .R(1'b0));
  FDRE \FSM_SUSPEND_DLY_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\FSM_SUSPEND_DLY_reg[0]_0 ),
        .D(\FSM_SUSPEND_DLY_reg[0]_1 ),
        .Q(FSM_SUSPEND_DLY),
        .R(1'b0));
  FDRE \FSM_SUSPEND_DLY_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\FSM_SUSPEND_DLY_reg[0]_0 ),
        .D(FSM_SUSPEND_DLY),
        .Q(\FSM_SUSPEND_DLY_reg[1]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \LATCH_A[7]_i_1 
       (.I0(E),
        .I1(LATCH_A_en_n),
        .O(LATCH_A));
  FDRE \LATCH_A_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_A),
        .D(D[0]),
        .Q(\LATCH_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \LATCH_A_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_A),
        .D(D[3]),
        .Q(\LATCH_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \LATCH_A_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_A),
        .D(D[4]),
        .Q(\LATCH_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \LATCH_A_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_A),
        .D(D[5]),
        .Q(\LATCH_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \LATCH_A_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_A),
        .D(D[6]),
        .Q(\LATCH_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \LATCH_A_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_A),
        .D(D[7]),
        .Q(\LATCH_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \LATCH_B[7]_i_1 
       (.I0(E),
        .I1(LATCH_B_en_n),
        .O(LATCH_B_1));
  FDRE \LATCH_B_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[0]),
        .Q(LATCH_B[0]),
        .R(1'b0));
  FDRE \LATCH_B_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[1]),
        .Q(LATCH_B[1]),
        .R(1'b0));
  FDRE \LATCH_B_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[2]),
        .Q(LATCH_B[2]),
        .R(1'b0));
  FDRE \LATCH_B_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[3]),
        .Q(LATCH_B[3]),
        .R(1'b0));
  FDRE \LATCH_B_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[4]),
        .Q(LATCH_B[4]),
        .R(1'b0));
  FDRE \LATCH_B_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[5]),
        .Q(LATCH_B[5]),
        .R(1'b0));
  FDRE \LATCH_B_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[6]),
        .Q(LATCH_B[6]),
        .R(1'b0));
  FDRE \LATCH_B_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_B_1),
        .D(D[7]),
        .Q(LATCH_B[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \LATCH_C[7]_i_1 
       (.I0(E),
        .I1(LATCH_C_en_n),
        .O(LATCH_C));
  FDRE \LATCH_C_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[0]),
        .Q(\LATCH_C_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \LATCH_C_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[1]),
        .Q(data7[5]),
        .R(1'b0));
  FDRE \LATCH_C_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[2]),
        .Q(data7[6]),
        .R(1'b0));
  FDRE \LATCH_C_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[3]),
        .Q(data7[7]),
        .R(1'b0));
  FDRE \LATCH_C_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[4]),
        .Q(data7[8]),
        .R(1'b0));
  FDRE \LATCH_C_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[5]),
        .Q(data7[9]),
        .R(1'b0));
  FDRE \LATCH_C_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[6]),
        .Q(data7[10]),
        .R(1'b0));
  FDRE \LATCH_C_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_C),
        .D(D[7]),
        .Q(data7[11]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \LATCH_D[7]_i_1 
       (.I0(E),
        .I1(COLORLATCH_n),
        .O(\attr_latch_en_sr_reg[3]_0 ));
  FDRE \LATCH_D_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[3]_0 ),
        .D(D[0]),
        .Q(\LATCH_D_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \LATCH_D_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[3]_0 ),
        .D(D[5]),
        .Q(\LATCH_D_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \LATCH_D_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[3]_0 ),
        .D(D[6]),
        .Q(data7[12]),
        .R(1'b0));
  FDRE \LATCH_D_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[3]_0 ),
        .D(D[7]),
        .Q(data7[13]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \LATCH_E[7]_i_1 
       (.I0(E),
        .I1(LATCH_E_en_n),
        .O(LATCH_E));
  FDRE \LATCH_E_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[0]),
        .Q(\LATCH_E_reg[0]_0 ),
        .R(1'b0));
  FDRE \LATCH_E_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[1]),
        .Q(\LATCH_E_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \LATCH_E_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[2]),
        .Q(\LATCH_E_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \LATCH_E_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[3]),
        .Q(\LATCH_E_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \LATCH_E_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[4]),
        .Q(\LATCH_E_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \LATCH_E_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[5]),
        .Q(\LATCH_E_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \LATCH_E_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[6]),
        .Q(\LATCH_E_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \LATCH_E_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(LATCH_E),
        .D(D[7]),
        .Q(\LATCH_E_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    LATCH_F_2H_NCLKD_en_n_reg
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n_reg_1),
        .D(LATCH_F_en_n),
        .Q(LATCH_F_2H_NCLKD_en_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
    RAM_reg_i_10
       (.I0(Q[3]),
        .I1(RAM_reg),
        .I2(LATCH_F_en_n),
        .I3(LATCH_E_en_n),
        .I4(LATCH_C_en_n),
        .I5(COLORLATCH_n),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
    RAM_reg_i_11
       (.I0(Q[2]),
        .I1(RAM_reg),
        .I2(LATCH_F_en_n),
        .I3(LATCH_B_en_n),
        .I4(LATCH_A_en_n),
        .I5(LATCH_E_en_n),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    RAM_reg_i_12
       (.I0(Q[1]),
        .I1(RAM_reg),
        .I2(LATCH_F_en_n),
        .I3(LATCH_B_en_n),
        .I4(COLORLATCH_n),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[0]_i_1 
       (.I0(buffer_ypos_counter_reg[1]),
        .I1(\buffer_y_screencounter_reg_n_0_[1] ),
        .I2(OBJHL),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[0] ),
        .O(i_ADDR[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[0]_i_1__0 
       (.I0(buffer_ypos_counter_reg[1]),
        .I1(\buffer_y_screencounter_reg_n_0_[1] ),
        .I2(OBJHL),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[0] ),
        .O(\buffer_ypos_counter_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hFF6FFF60)) 
    \ROW_ADDR[0]_rep_i_3 
       (.I0(\ROW_ADDR_reg[1]_rep ),
        .I1(\ROW_ADDR_reg[2]_rep [0]),
        .I2(CHAOV),
        .I3(\ROW_ADDR_reg[0]_rep ),
        .I4(\ROW_ADDR[0]_rep_i_4_n_0 ),
        .O(VVFF_reg));
  LUT6 #(
    .INIT(64'h0060FF6FFF6F0060)) 
    \ROW_ADDR[0]_rep_i_4 
       (.I0(\vzoom_acc_reg_n_0_[7] ),
        .I1(\LATCH_D_reg_n_0_[5] ),
        .I2(\LATCH_A_reg_n_0_[5] ),
        .I3(\LATCH_A_reg_n_0_[3] ),
        .I4(\hzoom_tileline_cntr_reg_n_0_[0] ),
        .I5(\LATCH_A_reg_n_0_[0] ),
        .O(\ROW_ADDR[0]_rep_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[1]_i_1 
       (.I0(buffer_ypos_counter_reg[2]),
        .I1(\buffer_y_screencounter_reg_n_0_[2] ),
        .I2(OBJHL),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[1] ),
        .O(i_ADDR[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[1]_i_1__0 
       (.I0(buffer_ypos_counter_reg[2]),
        .I1(\buffer_y_screencounter_reg_n_0_[2] ),
        .I2(OBJHL),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[1] ),
        .O(\buffer_ypos_counter_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \ROW_ADDR[1]_rep_i_3 
       (.I0(\ROW_ADDR_reg[6]_rep [5]),
        .I1(\ROW_ADDR_reg[0]_rep ),
        .I2(\ROW_ADDR_reg[1]_rep ),
        .I3(\ROW_ADDR_reg[2]_rep [1]),
        .I4(CHAOV),
        .I5(\ROW_ADDR[1]_rep_i_4_n_0 ),
        .O(\tile_code_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[1]_rep_i_4 
       (.I0(\ROW_ADDR[1]_rep_i_5_n_0 ),
        .I1(\ROW_ADDR_reg[0]_rep ),
        .I2(\ROW_ADDR[1]_rep_i_6_n_0 ),
        .I3(\LATCH_A_reg_n_0_[5] ),
        .I4(\ROW_ADDR[1]_rep_i_7_n_0 ),
        .O(\ROW_ADDR[1]_rep_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAABAAA8AAA)) 
    \ROW_ADDR[1]_rep_i_5 
       (.I0(data7[8]),
        .I1(\LATCH_A_reg_n_0_[5] ),
        .I2(\LATCH_A_reg_n_0_[3] ),
        .I3(\LATCH_A_reg_n_0_[4] ),
        .I4(vzoom_vtile_cntr_reg[2]),
        .I5(\LATCH_D_reg_n_0_[5] ),
        .O(\ROW_ADDR[1]_rep_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4B78)) 
    \ROW_ADDR[1]_rep_i_6 
       (.I0(\vzoom_acc_reg_n_0_[7] ),
        .I1(\LATCH_A_reg_n_0_[3] ),
        .I2(\LATCH_D_reg_n_0_[5] ),
        .I3(\vzoom_acc_reg_n_0_[8] ),
        .O(\ROW_ADDR[1]_rep_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0060FF6FFF6F0060)) 
    \ROW_ADDR[1]_rep_i_7 
       (.I0(\vzoom_acc_reg_n_0_[7] ),
        .I1(\LATCH_D_reg_n_0_[5] ),
        .I2(\LATCH_A_reg_n_0_[3] ),
        .I3(\LATCH_A_reg_n_0_[4] ),
        .I4(\LATCH_A_reg_n_0_[0] ),
        .I5(\hzoom_tileline_cntr_reg_n_0_[1] ),
        .O(\ROW_ADDR[1]_rep_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[2]_i_1 
       (.I0(buffer_ypos_counter_reg[3]),
        .I1(\buffer_y_screencounter_reg_n_0_[3] ),
        .I2(OBJHL),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[2] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[2] ),
        .O(i_ADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[2]_i_1__0 
       (.I0(buffer_ypos_counter_reg[3]),
        .I1(\buffer_y_screencounter_reg_n_0_[3] ),
        .I2(OBJHL),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[2] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[2] ),
        .O(\buffer_ypos_counter_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \ROW_ADDR[2]_rep_i_3 
       (.I0(\ROW_ADDR_reg[6]_rep [6]),
        .I1(\ROW_ADDR_reg[0]_rep ),
        .I2(\ROW_ADDR_reg[1]_rep ),
        .I3(\ROW_ADDR_reg[2]_rep [2]),
        .I4(CHAOV),
        .I5(\ROW_ADDR[2]_rep_i_4_n_0 ),
        .O(\tile_code_reg[6] ));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \ROW_ADDR[2]_rep_i_4 
       (.I0(data7[9]),
        .I1(\ROW_ADDR_reg[0]_rep ),
        .I2(\ROW_ADDR[2]_rep_i_5_n_0 ),
        .I3(\ROW_ADDR[2]_rep_i_6_n_0 ),
        .I4(\ROW_ADDR[2]_rep_i_7_n_0 ),
        .I5(\LATCH_A_reg_n_0_[5] ),
        .O(\ROW_ADDR[2]_rep_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAAAABEAA)) 
    \ROW_ADDR[2]_rep_i_5 
       (.I0(\LATCH_A_reg_n_0_[5] ),
        .I1(\LATCH_D_reg_n_0_[5] ),
        .I2(\vzoom_acc_reg_n_0_[8] ),
        .I3(\LATCH_A_reg_n_0_[3] ),
        .I4(\LATCH_A_reg_n_0_[4] ),
        .O(\ROW_ADDR[2]_rep_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0000066666666)) 
    \ROW_ADDR[2]_rep_i_6 
       (.I0(\vzoom_acc_reg_n_0_[7] ),
        .I1(\LATCH_D_reg_n_0_[5] ),
        .I2(\LATCH_A_reg_n_0_[0] ),
        .I3(\hzoom_tileline_cntr_reg_n_0_[2] ),
        .I4(\LATCH_A_reg_n_0_[4] ),
        .I5(\LATCH_A_reg_n_0_[3] ),
        .O(\ROW_ADDR[2]_rep_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4B78)) 
    \ROW_ADDR[2]_rep_i_7 
       (.I0(\vzoom_acc_reg_n_0_[8] ),
        .I1(\LATCH_A_reg_n_0_[3] ),
        .I2(\LATCH_D_reg_n_0_[5] ),
        .I3(\vzoom_acc_reg_n_0_[9] ),
        .O(\ROW_ADDR[2]_rep_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[3]_i_1 
       (.I0(buffer_ypos_counter_reg[4]),
        .I1(\buffer_y_screencounter_reg_n_0_[4] ),
        .I2(OBJHL),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[3] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[3] ),
        .O(i_ADDR[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[3]_i_1__0 
       (.I0(buffer_ypos_counter_reg[4]),
        .I1(\buffer_y_screencounter_reg_n_0_[4] ),
        .I2(OBJHL),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[3] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[3] ),
        .O(\buffer_ypos_counter_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFCFA0CF)) 
    \ROW_ADDR[3]_rep_i_3 
       (.I0(\ROW_ADDR_reg[6]_rep [7]),
        .I1(\ROW_ADDR_reg[6]_rep [0]),
        .I2(CHAOV),
        .I3(\ROW_ADDR_reg[0]_rep ),
        .I4(data7[10]),
        .I5(\ROW_ADDR[3]_rep_i_4_n_0 ),
        .O(\tile_code_reg[7] ));
  LUT6 #(
    .INIT(64'h1505155515001555)) 
    \ROW_ADDR[3]_rep_i_4 
       (.I0(\ROW_ADDR[3]_rep_i_5_n_0 ),
        .I1(\ROW_ADDR[3]_rep_i_6_n_0 ),
        .I2(\LATCH_A_reg_n_0_[4] ),
        .I3(\LATCH_A_reg_n_0_[5] ),
        .I4(\ROW_ADDR[1]_rep_i_6_n_0 ),
        .I5(\LATCH_A_reg_n_0_[3] ),
        .O(\ROW_ADDR[3]_rep_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABBAAAAA)) 
    \ROW_ADDR[3]_rep_i_5 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(\LATCH_A_reg_n_0_[4] ),
        .I2(\vzoom_acc_reg_n_0_[9] ),
        .I3(\LATCH_D_reg_n_0_[5] ),
        .I4(\LATCH_A_reg_n_0_[3] ),
        .O(\ROW_ADDR[3]_rep_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h47B8)) 
    \ROW_ADDR[3]_rep_i_6 
       (.I0(\vzoom_acc_reg_n_0_[9] ),
        .I1(\LATCH_A_reg_n_0_[3] ),
        .I2(vzoom_vtile_cntr_reg[0]),
        .I3(\LATCH_D_reg_n_0_[5] ),
        .O(\ROW_ADDR[3]_rep_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[4]_i_1 
       (.I0(buffer_ypos_counter_reg[5]),
        .I1(\buffer_y_screencounter_reg_n_0_[5] ),
        .I2(OBJHL),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[4] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[4] ),
        .O(i_ADDR[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[4]_i_1__0 
       (.I0(buffer_ypos_counter_reg[5]),
        .I1(\buffer_y_screencounter_reg_n_0_[5] ),
        .I2(OBJHL),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[4] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[4] ),
        .O(\buffer_ypos_counter_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[4]_rep_i_3 
       (.I0(\ROW_ADDR_reg[6]_rep [8]),
        .I1(\ROW_ADDR_reg[6]_rep [1]),
        .I2(CHAOV),
        .I3(data7[11]),
        .I4(\ROW_ADDR_reg[0]_rep ),
        .I5(\ROW_ADDR[4]_rep_i_4_n_0 ),
        .O(\tile_code_reg[8] ));
  LUT6 #(
    .INIT(64'hCFFFC000ACAAACAA)) 
    \ROW_ADDR[4]_rep_i_4 
       (.I0(\ROW_ADDR[2]_rep_i_7_n_0 ),
        .I1(\ROW_ADDR[4]_rep_i_5_n_0 ),
        .I2(\LATCH_A_reg_n_0_[4] ),
        .I3(\LATCH_A_reg_n_0_[3] ),
        .I4(\LATCH_C_reg_n_0_[0] ),
        .I5(\LATCH_A_reg_n_0_[5] ),
        .O(\ROW_ADDR[4]_rep_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ROW_ADDR[4]_rep_i_5 
       (.I0(vzoom_vtile_cntr_reg[0]),
        .I1(\LATCH_D_reg_n_0_[5] ),
        .O(\ROW_ADDR[4]_rep_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[5]_i_1 
       (.I0(buffer_ypos_counter_reg[6]),
        .I1(\buffer_y_screencounter_reg_n_0_[6] ),
        .I2(OBJHL),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[5] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[5] ),
        .O(i_ADDR[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[5]_i_1__0 
       (.I0(buffer_ypos_counter_reg[6]),
        .I1(\buffer_y_screencounter_reg_n_0_[6] ),
        .I2(OBJHL),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[5] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[5] ),
        .O(\buffer_ypos_counter_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ROW_ADDR[5]_rep_i_3 
       (.I0(\ROW_ADDR_reg[6]_rep [9]),
        .I1(\ROW_ADDR_reg[0]_rep ),
        .I2(\ROW_ADDR_reg[6]_rep [2]),
        .I3(CHAOV),
        .I4(\ROW_ADDR[5]_rep_i_4_n_0 ),
        .O(\tile_code_reg[9] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ROW_ADDR[5]_rep_i_4 
       (.I0(data7[12]),
        .I1(\ROW_ADDR_reg[0]_rep ),
        .I2(data7[5]),
        .I3(\LATCH_A_reg_n_0_[5] ),
        .I4(\ROW_ADDR[5]_rep_i_5_n_0 ),
        .O(\ROW_ADDR[5]_rep_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h470047FFB8FFB800)) 
    \ROW_ADDR[5]_rep_i_5 
       (.I0(\vzoom_acc_reg_n_0_[9] ),
        .I1(\LATCH_A_reg_n_0_[4] ),
        .I2(vzoom_vtile_cntr_reg[1]),
        .I3(\LATCH_A_reg_n_0_[3] ),
        .I4(vzoom_vtile_cntr_reg[0]),
        .I5(\LATCH_D_reg_n_0_[5] ),
        .O(\ROW_ADDR[5]_rep_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[6]_i_1__0 
       (.I0(buffer_ypos_counter_reg[7]),
        .I1(\buffer_y_screencounter_reg_n_0_[7] ),
        .I2(OBJHL),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[6] ),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[6] ),
        .O(i_ADDR[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[6]_i_2 
       (.I0(buffer_ypos_counter_reg[7]),
        .I1(\buffer_y_screencounter_reg_n_0_[7] ),
        .I2(OBJHL),
        .I3(\oddbuffer_xpos_counter_reg[7]_0 [0]),
        .I4(\ROW_ADDR_reg[7] ),
        .I5(\buffer_x_screencounter_reg_n_0_[6] ),
        .O(\buffer_ypos_counter_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ROW_ADDR[6]_rep_i_3 
       (.I0(\ROW_ADDR_reg[6]_rep [10]),
        .I1(\ROW_ADDR_reg[6]_rep [3]),
        .I2(CHAOV),
        .I3(data7[13]),
        .I4(\ROW_ADDR_reg[0]_rep ),
        .I5(\ROW_ADDR[6]_rep_i_4_n_0 ),
        .O(\tile_code_reg[10] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0AAAACC)) 
    \ROW_ADDR[6]_rep_i_4 
       (.I0(data7[6]),
        .I1(\ROW_ADDR[6]_rep_i_5_n_0 ),
        .I2(\ROW_ADDR[4]_rep_i_5_n_0 ),
        .I3(\LATCH_A_reg_n_0_[4] ),
        .I4(\LATCH_A_reg_n_0_[3] ),
        .I5(\LATCH_A_reg_n_0_[5] ),
        .O(\ROW_ADDR[6]_rep_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ROW_ADDR[6]_rep_i_5 
       (.I0(vzoom_vtile_cntr_reg[1]),
        .I1(\LATCH_D_reg_n_0_[5] ),
        .O(\ROW_ADDR[6]_rep_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h74BB7488)) 
    \ROW_ADDR[7]_i_1 
       (.I0(buffer_frame_parity),
        .I1(OBJHL),
        .I2(buffer_ypos_counter_reg[0]),
        .I3(\ROW_ADDR_reg[7] ),
        .I4(\buffer_y_screencounter_reg_n_0_[0] ),
        .O(i_ADDR[7]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \ROW_ADDR[7]_rep_i_2 
       (.I0(\ROW_ADDR_reg[6]_rep [4]),
        .I1(CHAOV),
        .I2(data7[7]),
        .I3(\ROW_ADDR[7]_rep_i_3_n_0 ),
        .I4(vzoom_vtile_cntr_reg[1]),
        .I5(\LATCH_D_reg_n_0_[5] ),
        .O(\tile_code_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \ROW_ADDR[7]_rep_i_3 
       (.I0(\LATCH_A_reg_n_0_[5] ),
        .I1(\LATCH_A_reg_n_0_[3] ),
        .I2(\LATCH_A_reg_n_0_[4] ),
        .O(\ROW_ADDR[7]_rep_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \attr_latch_en_sr[6]_i_2 
       (.I0(\sprite_engine_state_reg_n_0_[2] ),
        .I1(\sprite_engine_state_reg[0]_0 ),
        .I2(\sprite_engine_state_reg[1]_0 ),
        .O(p_1_out_3));
  FDRE \attr_latch_en_sr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[6]_0 ),
        .D(LATCH_F_en_n),
        .Q(\attr_latch_en_sr_reg[0]_0 ),
        .R(1'b0));
  FDRE \attr_latch_en_sr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[6]_0 ),
        .D(LATCH_E_en_n),
        .Q(LATCH_F_en_n),
        .R(1'b0));
  FDRE \attr_latch_en_sr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[6]_0 ),
        .D(COLORLATCH_n),
        .Q(LATCH_E_en_n),
        .R(1'b0));
  FDRE \attr_latch_en_sr_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[6]_0 ),
        .D(LATCH_C_en_n),
        .Q(COLORLATCH_n),
        .R(1'b0));
  FDRE \attr_latch_en_sr_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[6]_0 ),
        .D(LATCH_B_en_n),
        .Q(LATCH_C_en_n),
        .R(1'b0));
  FDRE \attr_latch_en_sr_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[6]_0 ),
        .D(LATCH_A_en_n),
        .Q(LATCH_B_en_n),
        .R(1'b0));
  FDRE \attr_latch_en_sr_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\attr_latch_en_sr_reg[6]_0 ),
        .D(p_1_out_3),
        .Q(LATCH_A_en_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    buffer_frame_parity_i_1
       (.I0(E),
        .I1(VBLANK),
        .I2(prev_vblank),
        .I3(buffer_frame_parity),
        .O(buffer_frame_parity_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    buffer_frame_parity_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(buffer_frame_parity_i_1_n_0),
        .Q(buffer_frame_parity),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \buffer_x_screencounter[0]_i_1 
       (.I0(\buffer_x_screencounter_reg_n_0_[0] ),
        .O(buffer_x_screencounter[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_x_screencounter[1]_i_1 
       (.I0(\buffer_x_screencounter_reg_n_0_[0] ),
        .I1(\buffer_x_screencounter_reg_n_0_[1] ),
        .O(buffer_x_screencounter[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \buffer_x_screencounter[2]_i_1 
       (.I0(\buffer_x_screencounter_reg_n_0_[2] ),
        .I1(\buffer_x_screencounter_reg_n_0_[1] ),
        .I2(\buffer_x_screencounter_reg_n_0_[0] ),
        .O(buffer_x_screencounter[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \buffer_x_screencounter[3]_i_1 
       (.I0(\buffer_x_screencounter_reg_n_0_[3] ),
        .I1(\buffer_x_screencounter_reg_n_0_[0] ),
        .I2(\buffer_x_screencounter_reg_n_0_[1] ),
        .I3(\buffer_x_screencounter_reg_n_0_[2] ),
        .O(buffer_x_screencounter[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \buffer_x_screencounter[4]_i_1 
       (.I0(\buffer_x_screencounter_reg_n_0_[4] ),
        .I1(\buffer_x_screencounter_reg_n_0_[2] ),
        .I2(\buffer_x_screencounter_reg_n_0_[1] ),
        .I3(\buffer_x_screencounter_reg_n_0_[0] ),
        .I4(\buffer_x_screencounter_reg_n_0_[3] ),
        .O(buffer_x_screencounter[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \buffer_x_screencounter[5]_i_1 
       (.I0(\buffer_x_screencounter_reg_n_0_[5] ),
        .I1(\buffer_x_screencounter_reg_n_0_[3] ),
        .I2(\buffer_x_screencounter_reg_n_0_[0] ),
        .I3(\buffer_x_screencounter_reg_n_0_[1] ),
        .I4(\buffer_x_screencounter_reg_n_0_[2] ),
        .I5(\buffer_x_screencounter_reg_n_0_[4] ),
        .O(buffer_x_screencounter[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \buffer_x_screencounter[6]_i_3 
       (.I0(\buffer_x_screencounter_reg_n_0_[6] ),
        .I1(\buffer_x_screencounter[6]_i_4_n_0 ),
        .I2(\buffer_x_screencounter_reg_n_0_[5] ),
        .O(buffer_x_screencounter[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \buffer_x_screencounter[6]_i_4 
       (.I0(\buffer_x_screencounter_reg_n_0_[4] ),
        .I1(\buffer_x_screencounter_reg_n_0_[2] ),
        .I2(\buffer_x_screencounter_reg_n_0_[1] ),
        .I3(\buffer_x_screencounter_reg_n_0_[0] ),
        .I4(\buffer_x_screencounter_reg_n_0_[3] ),
        .O(\buffer_x_screencounter[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_x_screencounter_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_x_screencounter_reg[0]_0 ),
        .D(buffer_x_screencounter[0]),
        .Q(\buffer_x_screencounter_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_x_screencounter_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_x_screencounter_reg[0]_0 ),
        .D(buffer_x_screencounter[1]),
        .Q(\buffer_x_screencounter_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_x_screencounter_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_x_screencounter_reg[0]_0 ),
        .D(buffer_x_screencounter[2]),
        .Q(\buffer_x_screencounter_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_x_screencounter_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_x_screencounter_reg[0]_0 ),
        .D(buffer_x_screencounter[3]),
        .Q(\buffer_x_screencounter_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_x_screencounter_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_x_screencounter_reg[0]_0 ),
        .D(buffer_x_screencounter[4]),
        .Q(\buffer_x_screencounter_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_x_screencounter_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_x_screencounter_reg[0]_0 ),
        .D(buffer_x_screencounter[5]),
        .Q(\buffer_x_screencounter_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_x_screencounter_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_x_screencounter_reg[0]_0 ),
        .D(buffer_x_screencounter[6]),
        .Q(\buffer_x_screencounter_reg_n_0_[6] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \buffer_y_screencounter[0]_i_1 
       (.I0(\buffer_y_screencounter_reg_n_0_[0] ),
        .O(buffer_y_screencounter[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_y_screencounter[1]_i_1 
       (.I0(\buffer_y_screencounter_reg_n_0_[0] ),
        .I1(\buffer_y_screencounter_reg_n_0_[1] ),
        .O(buffer_y_screencounter[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \buffer_y_screencounter[2]_i_1 
       (.I0(\buffer_y_screencounter_reg_n_0_[2] ),
        .I1(\buffer_y_screencounter_reg_n_0_[1] ),
        .I2(\buffer_y_screencounter_reg_n_0_[0] ),
        .O(buffer_y_screencounter[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \buffer_y_screencounter[3]_i_1 
       (.I0(\buffer_y_screencounter_reg_n_0_[3] ),
        .I1(\buffer_y_screencounter_reg_n_0_[0] ),
        .I2(\buffer_y_screencounter_reg_n_0_[1] ),
        .I3(\buffer_y_screencounter_reg_n_0_[2] ),
        .O(buffer_y_screencounter[3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \buffer_y_screencounter[4]_i_1 
       (.I0(\buffer_y_screencounter_reg_n_0_[4] ),
        .I1(\buffer_y_screencounter_reg_n_0_[2] ),
        .I2(\buffer_y_screencounter_reg_n_0_[1] ),
        .I3(\buffer_y_screencounter_reg_n_0_[0] ),
        .I4(\buffer_y_screencounter_reg_n_0_[3] ),
        .O(buffer_y_screencounter[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \buffer_y_screencounter[5]_i_1 
       (.I0(\buffer_y_screencounter_reg_n_0_[5] ),
        .I1(\buffer_y_screencounter_reg_n_0_[3] ),
        .I2(\buffer_y_screencounter_reg_n_0_[0] ),
        .I3(\buffer_y_screencounter_reg_n_0_[1] ),
        .I4(\buffer_y_screencounter_reg_n_0_[2] ),
        .I5(\buffer_y_screencounter_reg_n_0_[4] ),
        .O(buffer_y_screencounter[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_y_screencounter[6]_i_1 
       (.I0(\buffer_y_screencounter_reg_n_0_[6] ),
        .I1(\buffer_y_screencounter[7]_i_4_n_0 ),
        .O(buffer_y_screencounter[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \buffer_y_screencounter[7]_i_3 
       (.I0(\buffer_y_screencounter_reg_n_0_[7] ),
        .I1(\buffer_y_screencounter[7]_i_4_n_0 ),
        .I2(\buffer_y_screencounter_reg_n_0_[6] ),
        .O(buffer_y_screencounter[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \buffer_y_screencounter[7]_i_4 
       (.I0(\buffer_y_screencounter_reg_n_0_[5] ),
        .I1(\buffer_y_screencounter_reg_n_0_[3] ),
        .I2(\buffer_y_screencounter_reg_n_0_[0] ),
        .I3(\buffer_y_screencounter_reg_n_0_[1] ),
        .I4(\buffer_y_screencounter_reg_n_0_[2] ),
        .I5(\buffer_y_screencounter_reg_n_0_[4] ),
        .O(\buffer_y_screencounter[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \buffer_y_screencounter_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[0]),
        .Q(\buffer_y_screencounter_reg_n_0_[0] ),
        .S(\buffer_y_screencounter_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \buffer_y_screencounter_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[1]),
        .Q(\buffer_y_screencounter_reg_n_0_[1] ),
        .S(\buffer_y_screencounter_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \buffer_y_screencounter_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[2]),
        .Q(\buffer_y_screencounter_reg_n_0_[2] ),
        .S(\buffer_y_screencounter_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \buffer_y_screencounter_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[3]),
        .Q(\buffer_y_screencounter_reg_n_0_[3] ),
        .S(\buffer_y_screencounter_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_y_screencounter_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[4]),
        .Q(\buffer_y_screencounter_reg_n_0_[4] ),
        .R(\buffer_y_screencounter_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_y_screencounter_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[5]),
        .Q(\buffer_y_screencounter_reg_n_0_[5] ),
        .R(\buffer_y_screencounter_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_y_screencounter_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[6]),
        .Q(\buffer_y_screencounter_reg_n_0_[6] ),
        .R(\buffer_y_screencounter_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_y_screencounter_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\buffer_y_screencounter_reg[7]_0 ),
        .D(buffer_y_screencounter[7]),
        .Q(\buffer_y_screencounter_reg_n_0_[7] ),
        .R(\buffer_y_screencounter_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \buffer_ypos_counter[0]_i_1 
       (.I0(D[0]),
        .I1(buffer_ypos_counter_reg[0]),
        .I2(LATCH_F_en_n),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \buffer_ypos_counter[1]_i_1 
       (.I0(buffer_ypos_counter_reg[0]),
        .I1(buffer_ypos_counter_reg[1]),
        .I2(LATCH_F_en_n),
        .I3(D[1]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \buffer_ypos_counter[2]_i_1 
       (.I0(buffer_ypos_counter_reg[2]),
        .I1(buffer_ypos_counter_reg[1]),
        .I2(buffer_ypos_counter_reg[0]),
        .I3(LATCH_F_en_n),
        .I4(D[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \buffer_ypos_counter[3]_i_1 
       (.I0(buffer_ypos_counter_reg[3]),
        .I1(buffer_ypos_counter_reg[0]),
        .I2(buffer_ypos_counter_reg[1]),
        .I3(buffer_ypos_counter_reg[2]),
        .I4(LATCH_F_en_n),
        .I5(D[3]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \buffer_ypos_counter[4]_i_1 
       (.I0(buffer_ypos_counter_reg[4]),
        .I1(\buffer_ypos_counter[4]_i_2_n_0 ),
        .I2(LATCH_F_en_n),
        .I3(D[4]),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_ypos_counter[4]_i_2 
       (.I0(buffer_ypos_counter_reg[3]),
        .I1(buffer_ypos_counter_reg[0]),
        .I2(buffer_ypos_counter_reg[1]),
        .I3(buffer_ypos_counter_reg[2]),
        .O(\buffer_ypos_counter[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \buffer_ypos_counter[5]_i_1 
       (.I0(buffer_ypos_counter_reg[5]),
        .I1(\buffer_ypos_counter[5]_i_2_n_0 ),
        .I2(LATCH_F_en_n),
        .I3(D[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \buffer_ypos_counter[5]_i_2 
       (.I0(buffer_ypos_counter_reg[4]),
        .I1(buffer_ypos_counter_reg[2]),
        .I2(buffer_ypos_counter_reg[1]),
        .I3(buffer_ypos_counter_reg[0]),
        .I4(buffer_ypos_counter_reg[3]),
        .O(\buffer_ypos_counter[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \buffer_ypos_counter[6]_i_1 
       (.I0(buffer_ypos_counter_reg[6]),
        .I1(\buffer_ypos_counter[7]_i_3_n_0 ),
        .I2(LATCH_F_en_n),
        .I3(D[6]),
        .O(p_0_in__1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \buffer_ypos_counter[7]_i_1 
       (.I0(E),
        .I1(LATCH_F_en_n),
        .I2(\ypos_cnt_dly_n_reg_n_0_[3] ),
        .O(buffer_ypos_counter));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \buffer_ypos_counter[7]_i_2 
       (.I0(buffer_ypos_counter_reg[7]),
        .I1(\buffer_ypos_counter[7]_i_3_n_0 ),
        .I2(buffer_ypos_counter_reg[6]),
        .I3(LATCH_F_en_n),
        .I4(D[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \buffer_ypos_counter[7]_i_3 
       (.I0(buffer_ypos_counter_reg[5]),
        .I1(buffer_ypos_counter_reg[3]),
        .I2(buffer_ypos_counter_reg[0]),
        .I3(buffer_ypos_counter_reg[1]),
        .I4(buffer_ypos_counter_reg[2]),
        .I5(buffer_ypos_counter_reg[4]),
        .O(\buffer_ypos_counter[7]_i_3_n_0 ));
  FDRE \buffer_ypos_counter_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[0]),
        .Q(buffer_ypos_counter_reg[0]),
        .R(1'b0));
  FDRE \buffer_ypos_counter_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[1]),
        .Q(buffer_ypos_counter_reg[1]),
        .R(1'b0));
  FDRE \buffer_ypos_counter_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[2]),
        .Q(buffer_ypos_counter_reg[2]),
        .R(1'b0));
  FDRE \buffer_ypos_counter_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[3]),
        .Q(buffer_ypos_counter_reg[3]),
        .R(1'b0));
  FDRE \buffer_ypos_counter_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[4]),
        .Q(buffer_ypos_counter_reg[4]),
        .R(1'b0));
  FDRE \buffer_ypos_counter_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[5]),
        .Q(buffer_ypos_counter_reg[5]),
        .R(1'b0));
  FDRE \buffer_ypos_counter_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[6]),
        .Q(buffer_ypos_counter_reg[6]),
        .R(1'b0));
  FDRE \buffer_ypos_counter_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(buffer_ypos_counter),
        .D(p_0_in__1[7]),
        .Q(buffer_ypos_counter_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h553C3C3C)) 
    \evenbuffer_xpos_counter[0]_i_1 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .I1(\LATCH_E_reg_n_0_[1] ),
        .I2(\LATCH_E_reg[0]_0 ),
        .I3(LATCH_F_en_n),
        .I4(ypos_cnt_dly_n),
        .O(\evenbuffer_xpos_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F606F606F60)) 
    \evenbuffer_xpos_counter[1]_i_1 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .I1(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .I2(\oddbuffer_xpos_counter[3]_i_2_n_0 ),
        .I3(\LATCH_E_reg_n_0_[2] ),
        .I4(\LATCH_E_reg[0]_0 ),
        .I5(\LATCH_E_reg_n_0_[1] ),
        .O(\evenbuffer_xpos_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6A006AFF6AFF6A00)) 
    \evenbuffer_xpos_counter[2]_i_1 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[2] ),
        .I1(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .I2(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .I3(\oddbuffer_xpos_counter[3]_i_2_n_0 ),
        .I4(\LATCH_E_reg_n_0_[3] ),
        .I5(\evenbuffer_xpos_counter[2]_i_2_n_0 ),
        .O(\evenbuffer_xpos_counter[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \evenbuffer_xpos_counter[2]_i_2 
       (.I0(\LATCH_E_reg_n_0_[2] ),
        .I1(\LATCH_E_reg[0]_0 ),
        .I2(\LATCH_E_reg_n_0_[1] ),
        .O(\evenbuffer_xpos_counter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h60006FFF6FFF6000)) 
    \evenbuffer_xpos_counter[3]_i_1 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[3] ),
        .I1(\evenbuffer_xpos_counter[3]_i_2_n_0 ),
        .I2(LATCH_F_en_n),
        .I3(ypos_cnt_dly_n),
        .I4(\LATCH_E_reg_n_0_[4] ),
        .I5(\evenbuffer_xpos_counter[3]_i_3_n_0 ),
        .O(\evenbuffer_xpos_counter[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \evenbuffer_xpos_counter[3]_i_2 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[2] ),
        .I1(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .I2(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .O(\evenbuffer_xpos_counter[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \evenbuffer_xpos_counter[3]_i_3 
       (.I0(\LATCH_E_reg_n_0_[3] ),
        .I1(\LATCH_E_reg_n_0_[1] ),
        .I2(\LATCH_E_reg[0]_0 ),
        .I3(\LATCH_E_reg_n_0_[2] ),
        .O(\evenbuffer_xpos_counter[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h60006FFF6FFF6000)) 
    \evenbuffer_xpos_counter[4]_i_1 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[4] ),
        .I1(\evenbuffer_xpos_counter[4]_i_2_n_0 ),
        .I2(LATCH_F_en_n),
        .I3(ypos_cnt_dly_n),
        .I4(\LATCH_E_reg_n_0_[5] ),
        .I5(\evenbuffer_xpos_counter[4]_i_3_n_0 ),
        .O(\evenbuffer_xpos_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \evenbuffer_xpos_counter[4]_i_2 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[3] ),
        .I1(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .I2(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[2] ),
        .O(\evenbuffer_xpos_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \evenbuffer_xpos_counter[4]_i_3 
       (.I0(\LATCH_E_reg_n_0_[4] ),
        .I1(\LATCH_E_reg_n_0_[2] ),
        .I2(\LATCH_E_reg[0]_0 ),
        .I3(\LATCH_E_reg_n_0_[1] ),
        .I4(\LATCH_E_reg_n_0_[3] ),
        .O(\evenbuffer_xpos_counter[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h60006FFF6FFF6000)) 
    \evenbuffer_xpos_counter[5]_i_1 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[5] ),
        .I1(\evenbuffer_xpos_counter[5]_i_2_n_0 ),
        .I2(LATCH_F_en_n),
        .I3(ypos_cnt_dly_n),
        .I4(\LATCH_E_reg_n_0_[6] ),
        .I5(\evenbuffer_xpos_counter[6]_i_2_n_0 ),
        .O(\evenbuffer_xpos_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \evenbuffer_xpos_counter[5]_i_2 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[4] ),
        .I1(\evenbuffer_xpos_counter_reg_n_0_[2] ),
        .I2(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .I4(\evenbuffer_xpos_counter_reg_n_0_[3] ),
        .O(\evenbuffer_xpos_counter[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h606F6F606F606F60)) 
    \evenbuffer_xpos_counter[6]_i_1 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[6] ),
        .I1(\evenbuffer_xpos_counter[7]_i_2_n_0 ),
        .I2(\oddbuffer_xpos_counter[3]_i_2_n_0 ),
        .I3(\LATCH_E_reg_n_0_[7] ),
        .I4(\evenbuffer_xpos_counter[6]_i_2_n_0 ),
        .I5(\LATCH_E_reg_n_0_[6] ),
        .O(\evenbuffer_xpos_counter[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \evenbuffer_xpos_counter[6]_i_2 
       (.I0(\LATCH_E_reg_n_0_[5] ),
        .I1(\LATCH_E_reg_n_0_[3] ),
        .I2(\LATCH_E_reg_n_0_[1] ),
        .I3(\LATCH_E_reg[0]_0 ),
        .I4(\LATCH_E_reg_n_0_[2] ),
        .I5(\LATCH_E_reg_n_0_[4] ),
        .O(\evenbuffer_xpos_counter[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \evenbuffer_xpos_counter[7]_i_1 
       (.I0(evenbuffer_xpos_d7),
        .I1(\evenbuffer_xpos_counter[7]_i_2_n_0 ),
        .I2(\evenbuffer_xpos_counter_reg_n_0_[6] ),
        .I3(ypos_cnt_dly_n),
        .I4(LATCH_F_en_n),
        .I5(\evenbuffer_xpos_counter[7]_i_3_n_0 ),
        .O(\evenbuffer_xpos_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \evenbuffer_xpos_counter[7]_i_2 
       (.I0(\evenbuffer_xpos_counter_reg_n_0_[5] ),
        .I1(\evenbuffer_xpos_counter_reg_n_0_[3] ),
        .I2(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .I3(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .I4(\evenbuffer_xpos_counter_reg_n_0_[2] ),
        .I5(\evenbuffer_xpos_counter_reg_n_0_[4] ),
        .O(\evenbuffer_xpos_counter[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \evenbuffer_xpos_counter[7]_i_3 
       (.I0(\LATCH_D_reg_n_0_[0] ),
        .I1(\LATCH_E_reg_n_0_[6] ),
        .I2(\evenbuffer_xpos_counter[6]_i_2_n_0 ),
        .I3(\LATCH_E_reg_n_0_[7] ),
        .O(\evenbuffer_xpos_counter[7]_i_3_n_0 ));
  FDRE \evenbuffer_xpos_counter_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[0]_i_1_n_0 ),
        .Q(\evenbuffer_xpos_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \evenbuffer_xpos_counter_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[1]_i_1_n_0 ),
        .Q(\evenbuffer_xpos_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \evenbuffer_xpos_counter_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[2]_i_1_n_0 ),
        .Q(\evenbuffer_xpos_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \evenbuffer_xpos_counter_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[3]_i_1_n_0 ),
        .Q(\evenbuffer_xpos_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \evenbuffer_xpos_counter_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[4]_i_1_n_0 ),
        .Q(\evenbuffer_xpos_counter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \evenbuffer_xpos_counter_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[5]_i_1_n_0 ),
        .Q(\evenbuffer_xpos_counter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \evenbuffer_xpos_counter_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[6]_i_1_n_0 ),
        .Q(\evenbuffer_xpos_counter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \evenbuffer_xpos_counter_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\evenbuffer_xpos_counter[7]_i_1_n_0 ),
        .Q(evenbuffer_xpos_d7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h5FF4)) 
    hsize_parity_i_1
       (.I0(\hzoom_acc[9]_i_4_n_0 ),
        .I1(E),
        .I2(hzoom_acc_0),
        .I3(hsize_parity_reg_n_0),
        .O(hsize_parity_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hsize_parity_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(hsize_parity_i_1_n_0),
        .Q(hsize_parity_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[3]_i_2 
       (.I0(hzoom_acc[3]),
        .I1(LATCH_B[3]),
        .O(\hzoom_acc[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[3]_i_3 
       (.I0(hzoom_acc[2]),
        .I1(LATCH_B[2]),
        .O(\hzoom_acc[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[3]_i_4 
       (.I0(hzoom_acc[1]),
        .I1(LATCH_B[1]),
        .O(\hzoom_acc[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[3]_i_5 
       (.I0(hzoom_acc[0]),
        .I1(LATCH_B[0]),
        .O(\hzoom_acc[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[7]_i_2 
       (.I0(p_1_in2_in[0]),
        .I1(LATCH_B[7]),
        .O(\hzoom_acc[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[7]_i_3 
       (.I0(hzoom_acc[6]),
        .I1(LATCH_B[6]),
        .O(\hzoom_acc[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[7]_i_4 
       (.I0(hzoom_acc[5]),
        .I1(LATCH_B[5]),
        .O(\hzoom_acc[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[7]_i_5 
       (.I0(hzoom_acc[4]),
        .I1(LATCH_B[4]),
        .O(\hzoom_acc[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \hzoom_acc[9]_i_1 
       (.I0(E),
        .I1(\hzoom_acc[9]_i_4_n_0 ),
        .O(\hzoom_acc[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \hzoom_acc[9]_i_11 
       (.I0(\vzoom_acc[9]_i_5_n_0 ),
        .I1(hsize_parity_reg_n_0),
        .O(\hzoom_acc[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB0BBBBBBB0BBB0BB)) 
    \hzoom_acc[9]_i_12 
       (.I0(\oddbuffer_xpos_counter_reg[7]_0 [0]),
        .I1(\oddbuffer_xpos_counter_reg[7]_0 [1]),
        .I2(\hzoom_acc[9]_i_13_n_0 ),
        .I3(CO),
        .I4(\hzoom_tileline_cntr_reg_n_0_[0] ),
        .I5(\LATCH_A_reg_n_0_[3] ),
        .O(\oddbuffer_xpos_counter_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0515011145550111)) 
    \hzoom_acc[9]_i_13 
       (.I0(\LATCH_A_reg_n_0_[5] ),
        .I1(\LATCH_A_reg_n_0_[3] ),
        .I2(\hzoom_tileline_cntr_reg_n_0_[1] ),
        .I3(\hzoom_tileline_cntr_reg_n_0_[0] ),
        .I4(\LATCH_A_reg_n_0_[4] ),
        .I5(\hzoom_tileline_cntr_reg_n_0_[2] ),
        .O(\hzoom_acc[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020C00080)) 
    \hzoom_acc[9]_i_2 
       (.I0(\hzoom_acc[9]_i_5_n_0 ),
        .I1(\sprite_engine_state_reg_n_0_[2] ),
        .I2(E),
        .I3(\sprite_engine_state_reg[1]_0 ),
        .I4(\sprite_engine_state_reg[0]_0 ),
        .I5(\hzoom_acc[9]_i_6_n_0 ),
        .O(hzoom_acc_0));
  LUT6 #(
    .INIT(64'hCFD3C3D3FFDFF3DF)) 
    \hzoom_acc[9]_i_4 
       (.I0(\hzoom_acc_reg[9]_0 ),
        .I1(\sprite_engine_state_reg_n_0_[2] ),
        .I2(\sprite_engine_state_reg[1]_0 ),
        .I3(\sprite_engine_state_reg[0]_0 ),
        .I4(\hzoom_acc_reg[9]_1 ),
        .I5(\hzoom_acc[9]_i_11_n_0 ),
        .O(\hzoom_acc[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA202220222022)) 
    \hzoom_acc[9]_i_5 
       (.I0(\oddbuffer_xpos_counter_reg[6]_0 ),
        .I1(CO),
        .I2(\oddbuffer_xpos_counter_reg[7]_0 [0]),
        .I3(\oddbuffer_xpos_counter_reg[7]_0 [1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\hzoom_acc[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    \hzoom_acc[9]_i_6 
       (.I0(\sprite_engine_state_reg[0]_0 ),
        .I1(\sprite_engine_state_reg[1]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\oddbuffer_xpos_counter_reg[6]_0 ),
        .O(\hzoom_acc[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[9]_i_7 
       (.I0(p_1_in2_in[2]),
        .I1(\LATCH_A_reg_n_0_[7] ),
        .O(\hzoom_acc[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hzoom_acc[9]_i_8 
       (.I0(p_1_in2_in[1]),
        .I1(\LATCH_A_reg_n_0_[6] ),
        .O(\hzoom_acc[9]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[0]),
        .Q(hzoom_acc[0]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[1]),
        .Q(hzoom_acc[1]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[2]),
        .Q(hzoom_acc[2]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[3]),
        .Q(hzoom_acc[3]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hzoom_acc_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\hzoom_acc_reg[3]_i_1_n_0 ,\hzoom_acc_reg[3]_i_1_n_1 ,\hzoom_acc_reg[3]_i_1_n_2 ,\hzoom_acc_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(hzoom_acc[3:0]),
        .O(hzoom_nextval[3:0]),
        .S({\hzoom_acc[3]_i_2_n_0 ,\hzoom_acc[3]_i_3_n_0 ,\hzoom_acc[3]_i_4_n_0 ,\hzoom_acc[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[4]),
        .Q(hzoom_acc[4]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[5]),
        .Q(hzoom_acc[5]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[6]),
        .Q(hzoom_acc[6]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[7]),
        .Q(p_1_in2_in[0]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hzoom_acc_reg[7]_i_1 
       (.CI(\hzoom_acc_reg[3]_i_1_n_0 ),
        .CO({\hzoom_acc_reg[7]_i_1_n_0 ,\hzoom_acc_reg[7]_i_1_n_1 ,\hzoom_acc_reg[7]_i_1_n_2 ,\hzoom_acc_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in2_in[0],hzoom_acc[6:4]}),
        .O(hzoom_nextval[7:4]),
        .S({\hzoom_acc[7]_i_2_n_0 ,\hzoom_acc[7]_i_3_n_0 ,\hzoom_acc[7]_i_4_n_0 ,\hzoom_acc[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[8]),
        .Q(p_1_in2_in[1]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hzoom_acc_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(hzoom_acc_0),
        .D(hzoom_nextval[9]),
        .Q(p_1_in2_in[2]),
        .R(\hzoom_acc[9]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hzoom_acc_reg[9]_i_3 
       (.CI(\hzoom_acc_reg[7]_i_1_n_0 ),
        .CO({\NLW_hzoom_acc_reg[9]_i_3_CO_UNCONNECTED [3],CO,\NLW_hzoom_acc_reg[9]_i_3_CO_UNCONNECTED [1],\hzoom_acc_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in2_in[2:1]}),
        .O({\NLW_hzoom_acc_reg[9]_i_3_O_UNCONNECTED [3:2],hzoom_nextval[9:8]}),
        .S({1'b0,1'b1,\hzoom_acc[9]_i_7_n_0 ,\hzoom_acc[9]_i_8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6A006A6A)) 
    \hzoom_tileline_cntr[0]_i_1 
       (.I0(\hzoom_tileline_cntr_reg_n_0_[0] ),
        .I1(CO),
        .I2(hzoom_acc_0),
        .I3(\hzoom_acc[9]_i_4_n_0 ),
        .I4(E),
        .O(\hzoom_tileline_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA00006AAA6AAA)) 
    \hzoom_tileline_cntr[1]_i_1 
       (.I0(\hzoom_tileline_cntr_reg_n_0_[1] ),
        .I1(hzoom_acc_0),
        .I2(CO),
        .I3(\hzoom_tileline_cntr_reg_n_0_[0] ),
        .I4(\hzoom_acc[9]_i_4_n_0 ),
        .I5(E),
        .O(\hzoom_tileline_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA00006AAA6AAA)) 
    \hzoom_tileline_cntr[2]_i_1 
       (.I0(\hzoom_tileline_cntr_reg_n_0_[2] ),
        .I1(hzoom_tileline_cntr),
        .I2(\hzoom_tileline_cntr_reg_n_0_[0] ),
        .I3(\hzoom_tileline_cntr_reg_n_0_[1] ),
        .I4(\hzoom_acc[9]_i_4_n_0 ),
        .I5(E),
        .O(\hzoom_tileline_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hzoom_tileline_cntr[2]_i_2 
       (.I0(CO),
        .I1(hzoom_acc_0),
        .O(hzoom_tileline_cntr));
  FDRE \hzoom_tileline_cntr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\hzoom_tileline_cntr[0]_i_1_n_0 ),
        .Q(\hzoom_tileline_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \hzoom_tileline_cntr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\hzoom_tileline_cntr[1]_i_1_n_0 ),
        .Q(\hzoom_tileline_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \hzoom_tileline_cntr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\hzoom_tileline_cntr[2]_i_1_n_0 ),
        .Q(\hzoom_tileline_cntr_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    o_CHAOV_i_1
       (.I0(\FSM_SUSPEND_DLY_reg[1]_0 ),
        .I1(DMA_4H_CLKD_n_reg_0),
        .I2(Q[4]),
        .I3(VBLANKH_n),
        .O(FSM_SUSPEND));
  FDRE o_CHAOV_reg
       (.C(i_EMU_MCLK),
        .CE(LATCH_F_2H_NCLKD_en_n_reg_1),
        .D(FSM_SUSPEND),
        .Q(CHAOV),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5F5F4F5F5F500F5F)) 
    o_PIXELLATCH_WAIT_n_inv_i_1
       (.I0(o_PIXELLATCH_WAIT_n_inv_i_2_n_0),
        .I1(hsize_parity_reg_n_0),
        .I2(\sprite_engine_state_reg[0]_0 ),
        .I3(\sprite_engine_state_reg[1]_0 ),
        .I4(\sprite_engine_state_reg_n_0_[2] ),
        .I5(o_PIXELLATCH_WAIT_n_reg_inv_0),
        .O(o_PIXELLATCH_WAIT_n_inv_i_1_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    o_PIXELLATCH_WAIT_n_inv_i_2
       (.I0(\oddbuffer_xpos_counter_reg[6]_0 ),
        .I1(\sprite_engine_state_reg_n_0_[2] ),
        .I2(\sprite_engine_state_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(o_PIXELLATCH_WAIT_n_inv_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    o_PIXELLATCH_WAIT_n_reg_inv
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(o_PIXELLATCH_WAIT_n_inv_i_1_n_0),
        .Q(p_1_out),
        .R(1'b0));
  FDRE o_WRTIME2_reg
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(wrtime1),
        .Q(WRTIME2),
        .R(1'b0));
  FDRE o_XA7_reg
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(evenbuffer_xpos_d7),
        .Q(XA7),
        .R(1'b0));
  FDRE o_XB7_reg
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\oddbuffer_xpos_counter_reg[7]_0 [1]),
        .Q(XB7),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3AAA)) 
    \oddbuffer_xpos_counter[0]_i_1 
       (.I0(\LATCH_E_reg_n_0_[1] ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I2(LATCH_F_en_n),
        .I3(ypos_cnt_dly_n),
        .O(\oddbuffer_xpos_counter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    \oddbuffer_xpos_counter[1]_i_1 
       (.I0(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .I2(LATCH_F_en_n),
        .I3(ypos_cnt_dly_n),
        .I4(\LATCH_E_reg_n_0_[2] ),
        .O(\oddbuffer_xpos_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h78FFFFFF78000000)) 
    \oddbuffer_xpos_counter[2]_i_1 
       (.I0(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I2(\oddbuffer_xpos_counter_reg_n_0_[2] ),
        .I3(LATCH_F_en_n),
        .I4(ypos_cnt_dly_n),
        .I5(\LATCH_E_reg_n_0_[3] ),
        .O(\oddbuffer_xpos_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FFFC000AAAAAAAA)) 
    \oddbuffer_xpos_counter[3]_i_1 
       (.I0(\LATCH_E_reg_n_0_[4] ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[2] ),
        .I2(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .I4(\oddbuffer_xpos_counter_reg_n_0_[3] ),
        .I5(\oddbuffer_xpos_counter[3]_i_2_n_0 ),
        .O(\oddbuffer_xpos_counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \oddbuffer_xpos_counter[3]_i_2 
       (.I0(LATCH_F_en_n),
        .I1(ypos_cnt_dly_n),
        .O(\oddbuffer_xpos_counter[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    \oddbuffer_xpos_counter[4]_i_1 
       (.I0(\oddbuffer_xpos_counter[4]_i_2_n_0 ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[4] ),
        .I2(LATCH_F_en_n),
        .I3(ypos_cnt_dly_n),
        .I4(\LATCH_E_reg_n_0_[5] ),
        .O(\oddbuffer_xpos_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \oddbuffer_xpos_counter[4]_i_2 
       (.I0(\oddbuffer_xpos_counter_reg_n_0_[2] ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I2(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[3] ),
        .O(\oddbuffer_xpos_counter[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3CAAAAAA)) 
    \oddbuffer_xpos_counter[5]_i_1 
       (.I0(\LATCH_E_reg_n_0_[6] ),
        .I1(\oddbuffer_xpos_counter[5]_i_2_n_0 ),
        .I2(\oddbuffer_xpos_counter_reg_n_0_[5] ),
        .I3(ypos_cnt_dly_n),
        .I4(LATCH_F_en_n),
        .O(\oddbuffer_xpos_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \oddbuffer_xpos_counter[5]_i_2 
       (.I0(\oddbuffer_xpos_counter_reg_n_0_[3] ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .I2(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[2] ),
        .I4(\oddbuffer_xpos_counter_reg_n_0_[4] ),
        .O(\oddbuffer_xpos_counter[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3CAAAAAA)) 
    \oddbuffer_xpos_counter[6]_i_1 
       (.I0(\LATCH_E_reg_n_0_[7] ),
        .I1(\oddbuffer_xpos_counter[7]_i_3_n_0 ),
        .I2(\oddbuffer_xpos_counter_reg[7]_0 [0]),
        .I3(ypos_cnt_dly_n),
        .I4(LATCH_F_en_n),
        .O(\oddbuffer_xpos_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \oddbuffer_xpos_counter[7]_i_1 
       (.I0(E),
        .I1(LATCH_F_en_n),
        .I2(ypos_cnt_dly_n),
        .I3(xpos_cnt_dly_n),
        .O(evenbuffer_xpos_counter));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \oddbuffer_xpos_counter[7]_i_2 
       (.I0(\oddbuffer_xpos_counter_reg[7]_0 [1]),
        .I1(\oddbuffer_xpos_counter_reg[7]_0 [0]),
        .I2(\oddbuffer_xpos_counter[7]_i_3_n_0 ),
        .I3(LATCH_F_en_n),
        .I4(ypos_cnt_dly_n),
        .I5(\LATCH_D_reg_n_0_[0] ),
        .O(\oddbuffer_xpos_counter[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \oddbuffer_xpos_counter[7]_i_3 
       (.I0(\oddbuffer_xpos_counter_reg_n_0_[4] ),
        .I1(\oddbuffer_xpos_counter_reg_n_0_[2] ),
        .I2(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .I3(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .I4(\oddbuffer_xpos_counter_reg_n_0_[3] ),
        .I5(\oddbuffer_xpos_counter_reg_n_0_[5] ),
        .O(\oddbuffer_xpos_counter[7]_i_3_n_0 ));
  FDRE \oddbuffer_xpos_counter_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[0]_i_1_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \oddbuffer_xpos_counter_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[1]_i_1_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \oddbuffer_xpos_counter_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[2]_i_1_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \oddbuffer_xpos_counter_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[3]_i_1_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \oddbuffer_xpos_counter_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[4]_i_1_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \oddbuffer_xpos_counter_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[5]_i_1_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \oddbuffer_xpos_counter_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[6]_i_1_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \oddbuffer_xpos_counter_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(evenbuffer_xpos_counter),
        .D(\oddbuffer_xpos_counter[7]_i_2_n_0 ),
        .Q(\oddbuffer_xpos_counter_reg[7]_0 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixelsel_dly_reg[2][0]_srl3_i_1 
       (.I0(p_1_in2_in[0]),
        .I1(\LATCH_A_reg_n_0_[0] ),
        .O(PIXELSEL[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \pixelsel_dly_reg[2][1]_srl3_i_1 
       (.I0(\LATCH_A_reg_n_0_[0] ),
        .I1(p_1_in2_in[1]),
        .O(PIXELSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixelsel_dly_reg[2][2]_srl3_i_1 
       (.I0(\LATCH_A_reg_n_0_[0] ),
        .I1(p_1_in2_in[2]),
        .O(PIXELSEL[2]));
  FDRE prev_hblank_reg
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(Q[4]),
        .Q(prev_hblank),
        .R(1'b0));
  FDRE prev_vblank_reg
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(VBLANK),
        .Q(prev_vblank),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888AFFFF88880000)) 
    \sprite_engine_state[0]_i_1 
       (.I0(\sprite_engine_state[0]_i_2_n_0 ),
        .I1(\sprite_engine_state[0]_i_3_n_0 ),
        .I2(\sprite_engine_state_reg[1]_0 ),
        .I3(\sprite_engine_state[0]_i_4_n_0 ),
        .I4(\sprite_engine_state[2]_i_6_n_0 ),
        .I5(\sprite_engine_state_reg[0]_0 ),
        .O(\sprite_engine_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF0FFF4FFFF)) 
    \sprite_engine_state[0]_i_2 
       (.I0(\sprite_engine_state_reg[0]_2 ),
        .I1(\sprite_engine_state_reg[0]_0 ),
        .I2(\sprite_engine_state_reg_n_0_[2] ),
        .I3(\sprite_engine_state_reg[0]_3 ),
        .I4(\sprite_engine_state_reg[1]_0 ),
        .I5(\sprite_engine_state[0]_i_7_n_0 ),
        .O(\sprite_engine_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F4F4F0FFF4F4F)) 
    \sprite_engine_state[0]_i_3 
       (.I0(\sprite_engine_state[0]_i_7_n_0 ),
        .I1(\sprite_engine_state_reg[0]_1 ),
        .I2(\sprite_engine_state_reg_n_0_[2] ),
        .I3(\sprite_engine_state_reg[0]_0 ),
        .I4(\sprite_engine_state_reg[1]_0 ),
        .I5(\sprite_engine_state[2]_i_7_n_0 ),
        .O(\sprite_engine_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000001B0B0000)) 
    \sprite_engine_state[0]_i_4 
       (.I0(\oddbuffer_xpos_counter_reg[6]_0 ),
        .I1(\vzoom_acc[9]_i_9_n_0 ),
        .I2(\sprite_engine_state_reg[1]_2 ),
        .I3(evenbuffer_xpos_d7),
        .I4(\sprite_engine_state_reg[0]_1 ),
        .I5(\sprite_engine_state_reg[1]_1 ),
        .O(\sprite_engine_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003B0033)) 
    \sprite_engine_state[0]_i_7 
       (.I0(\sprite_engine_state[2]_i_10_n_0 ),
        .I1(\sprite_engine_state_reg[1]_2 ),
        .I2(hsize_parity_reg_n_0),
        .I3(\sprite_engine_state_reg[1]_1 ),
        .I4(evenbuffer_xpos_d7),
        .I5(\sprite_engine_state_reg[0]_0 ),
        .O(\sprite_engine_state[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00005400)) 
    \sprite_engine_state[0]_i_8 
       (.I0(hsize_parity_reg_n_0),
        .I1(DMA_4H_CLKD_n_reg_0),
        .I2(VBLANKH_n),
        .I3(evenbuffer_xpos_d7),
        .I4(\vzoom_acc[9]_i_9_n_0 ),
        .O(hsize_parity_reg_0));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \sprite_engine_state[1]_i_1 
       (.I0(\sprite_engine_state[1]_i_2_n_0 ),
        .I1(\sprite_engine_state_reg_n_0_[2] ),
        .I2(\sprite_engine_state[1]_i_3_n_0 ),
        .I3(\sprite_engine_state[1]_i_4_n_0 ),
        .I4(\sprite_engine_state[2]_i_6_n_0 ),
        .I5(\sprite_engine_state_reg[1]_0 ),
        .O(\sprite_engine_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1133113300001000)) 
    \sprite_engine_state[1]_i_2 
       (.I0(\vzoom_acc[9]_i_8_n_0 ),
        .I1(\sprite_engine_state_reg[1]_1 ),
        .I2(\sprite_engine_state[1]_i_6_n_0 ),
        .I3(\sprite_engine_state_reg[1]_2 ),
        .I4(\sprite_engine_state_reg[1]_3 ),
        .I5(\sprite_engine_state[1]_i_8_n_0 ),
        .O(\sprite_engine_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000E000F0)) 
    \sprite_engine_state[1]_i_3 
       (.I0(LATCH_F_2H_NCLKD_en_n_reg_0),
        .I1(\sprite_engine_state_reg[1]_2 ),
        .I2(\sprite_engine_state_reg[1]_0 ),
        .I3(\sprite_engine_state_reg[0]_0 ),
        .I4(\sprite_engine_state_reg[0]_1 ),
        .I5(\sprite_engine_state_reg[1]_1 ),
        .O(\sprite_engine_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FF002AFFFF002A)) 
    \sprite_engine_state[1]_i_4 
       (.I0(\sprite_engine_state_reg[1]_2 ),
        .I1(\sprite_engine_state[2]_i_10_n_0 ),
        .I2(hsize_parity_reg_n_0),
        .I3(\sprite_engine_state_reg[1]_0 ),
        .I4(\sprite_engine_state_reg[0]_0 ),
        .I5(\sprite_engine_state[1]_i_9_n_0 ),
        .O(\sprite_engine_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sprite_engine_state[1]_i_6 
       (.I0(\sprite_engine_state[2]_i_10_n_0 ),
        .I1(\sprite_engine_state_reg[0]_0 ),
        .I2(hsize_parity_reg_n_0),
        .O(\sprite_engine_state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sprite_engine_state[1]_i_8 
       (.I0(\sprite_engine_state_reg[1]_0 ),
        .I1(\sprite_engine_state_reg[0]_0 ),
        .O(\sprite_engine_state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FDFDFFFF)) 
    \sprite_engine_state[1]_i_9 
       (.I0(\vzoom_acc[9]_i_5_n_0 ),
        .I1(\sprite_engine_state_reg[1]_1 ),
        .I2(hsize_parity_reg_n_0),
        .I3(\sprite_engine_state_reg[0]_1 ),
        .I4(\sprite_engine_state_reg[1]_2 ),
        .I5(\hzoom_acc[9]_i_5_n_0 ),
        .O(\sprite_engine_state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFCCFC0000)) 
    \sprite_engine_state[2]_i_1 
       (.I0(\sprite_engine_state[2]_i_2_n_0 ),
        .I1(\sprite_engine_state[2]_i_3_n_0 ),
        .I2(\sprite_engine_state[2]_i_4_n_0 ),
        .I3(\sprite_engine_state[2]_i_5_n_0 ),
        .I4(\sprite_engine_state[2]_i_6_n_0 ),
        .I5(\sprite_engine_state_reg_n_0_[2] ),
        .O(\sprite_engine_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sprite_engine_state[2]_i_10 
       (.I0(\vzoom_acc[9]_i_9_n_0 ),
        .I1(\oddbuffer_xpos_counter_reg[6]_0 ),
        .O(\sprite_engine_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h038B338B33BB33BB)) 
    \sprite_engine_state[2]_i_2 
       (.I0(\sprite_engine_state[2]_i_7_n_0 ),
        .I1(\sprite_engine_state_reg[1]_0 ),
        .I2(\sprite_engine_state_reg[0]_1 ),
        .I3(\sprite_engine_state_reg[0]_0 ),
        .I4(\sprite_engine_state[2]_i_8_n_0 ),
        .I5(\sprite_engine_state[2]_i_9_n_0 ),
        .O(\sprite_engine_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A800)) 
    \sprite_engine_state[2]_i_3 
       (.I0(\sprite_engine_state[2]_i_10_n_0 ),
        .I1(evenbuffer_xpos_d7),
        .I2(hsize_parity_reg_n_0),
        .I3(\sprite_engine_state_reg[1]_2 ),
        .I4(\sprite_engine_state_reg[1]_0 ),
        .I5(\sprite_engine_state_reg[0]_0 ),
        .O(\sprite_engine_state[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_engine_state[2]_i_4 
       (.I0(\sprite_engine_state_reg[1]_0 ),
        .I1(\sprite_engine_state_reg[0]_0 ),
        .O(\sprite_engine_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077FF07FF)) 
    \sprite_engine_state[2]_i_5 
       (.I0(evenbuffer_xpos_d7),
        .I1(\sprite_engine_state[2]_i_10_n_0 ),
        .I2(hsize_parity_reg_n_0),
        .I3(\sprite_engine_state_reg[1]_2 ),
        .I4(\oddbuffer_xpos_counter_reg[6]_0 ),
        .I5(o_PIXELLATCH_WAIT_n_reg_inv_0),
        .O(\sprite_engine_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA888AAAAAAAAA888)) 
    \sprite_engine_state[2]_i_6 
       (.I0(E),
        .I1(\sprite_engine_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\sprite_engine_state_reg_n_0_[2] ),
        .I5(\sprite_engine_state_reg[1]_0 ),
        .O(\sprite_engine_state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFB88)) 
    \sprite_engine_state[2]_i_7 
       (.I0(\FSM_SUSPEND_DLY_reg[1]_0 ),
        .I1(DMA_4H_CLKD_n_reg_0),
        .I2(Q[4]),
        .I3(VBLANKH_n),
        .O(\sprite_engine_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFFFFFF)) 
    \sprite_engine_state[2]_i_8 
       (.I0(\sprite_engine_state[2]_i_10_n_0 ),
        .I1(VBLANKH_n),
        .I2(Q[4]),
        .I3(DMA_4H_CLKD_n_reg_0),
        .I4(\FSM_SUSPEND_DLY_reg[1]_0 ),
        .I5(evenbuffer_xpos_d7),
        .O(\sprite_engine_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0DFFFF)) 
    \sprite_engine_state[2]_i_9 
       (.I0(evenbuffer_xpos_d7),
        .I1(\vzoom_acc[9]_i_9_n_0 ),
        .I2(hsize_parity_reg_n_0),
        .I3(\sprite_engine_state_reg[0]_0 ),
        .I4(\sprite_engine_state_reg[1]_2 ),
        .I5(\oddbuffer_xpos_counter_reg[6]_0 ),
        .O(\sprite_engine_state[2]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_engine_state_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\sprite_engine_state[0]_i_1_n_0 ),
        .Q(\sprite_engine_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_engine_state_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\sprite_engine_state[1]_i_1_n_0 ),
        .Q(\sprite_engine_state_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_engine_state_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\sprite_engine_state[2]_i_1_n_0 ),
        .Q(\sprite_engine_state_reg_n_0_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[3]_i_2 
       (.I0(vzoom_acc[3]),
        .I1(LATCH_B[3]),
        .O(\vzoom_acc[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[3]_i_3 
       (.I0(vzoom_acc[2]),
        .I1(LATCH_B[2]),
        .O(\vzoom_acc[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[3]_i_4 
       (.I0(vzoom_acc[1]),
        .I1(LATCH_B[1]),
        .O(\vzoom_acc[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[3]_i_5 
       (.I0(vzoom_acc[0]),
        .I1(LATCH_B[0]),
        .O(\vzoom_acc[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[7]_i_2 
       (.I0(\vzoom_acc_reg_n_0_[7] ),
        .I1(LATCH_B[7]),
        .O(\vzoom_acc[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[7]_i_3 
       (.I0(vzoom_acc[6]),
        .I1(LATCH_B[6]),
        .O(\vzoom_acc[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[7]_i_4 
       (.I0(vzoom_acc[5]),
        .I1(LATCH_B[5]),
        .O(\vzoom_acc[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[7]_i_5 
       (.I0(vzoom_acc[4]),
        .I1(LATCH_B[4]),
        .O(\vzoom_acc[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2800)) 
    \vzoom_acc[9]_i_1 
       (.I0(\vzoom_acc[9]_i_4_n_0 ),
        .I1(\sprite_engine_state_reg[0]_0 ),
        .I2(\sprite_engine_state_reg[1]_0 ),
        .I3(E),
        .O(vzoom_acc_2));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \vzoom_acc[9]_i_10 
       (.I0(vzoom_vtile_cntr_reg[0]),
        .I1(\LATCH_A_reg_n_0_[4] ),
        .I2(\LATCH_A_reg_n_0_[5] ),
        .O(\vzoom_acc[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8CFC)) 
    \vzoom_acc[9]_i_11 
       (.I0(vzoom_vtile_cntr_reg[2]),
        .I1(vzoom_vtile_cntr_reg[1]),
        .I2(\LATCH_A_reg_n_0_[4] ),
        .I3(\LATCH_A_reg_n_0_[3] ),
        .I4(\LATCH_A_reg_n_0_[5] ),
        .O(\vzoom_acc[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000A02020000000)) 
    \vzoom_acc[9]_i_2 
       (.I0(E),
        .I1(hsize_parity_reg_n_0),
        .I2(\vzoom_acc[9]_i_5_n_0 ),
        .I3(\sprite_engine_state_reg[0]_0 ),
        .I4(\sprite_engine_state_reg[1]_0 ),
        .I5(\sprite_engine_state_reg_n_0_[2] ),
        .O(\vzoom_acc[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h200000002C000000)) 
    \vzoom_acc[9]_i_4 
       (.I0(\vzoom_acc[9]_i_8_n_0 ),
        .I1(\sprite_engine_state_reg[1]_0 ),
        .I2(\sprite_engine_state_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(LATCH_F_2H_NCLKD_en_n_reg_0),
        .O(\vzoom_acc[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \vzoom_acc[9]_i_5 
       (.I0(\vzoom_acc[9]_i_9_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\oddbuffer_xpos_counter_reg[6]_0 ),
        .O(\vzoom_acc[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[9]_i_6 
       (.I0(\vzoom_acc_reg_n_0_[9] ),
        .I1(\LATCH_A_reg_n_0_[7] ),
        .O(\vzoom_acc[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vzoom_acc[9]_i_7 
       (.I0(\vzoom_acc_reg_n_0_[8] ),
        .I1(\LATCH_A_reg_n_0_[6] ),
        .O(\vzoom_acc[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vzoom_acc[9]_i_8 
       (.I0(\vzoom_acc[9]_i_9_n_0 ),
        .I1(\oddbuffer_xpos_counter_reg[6]_0 ),
        .O(\vzoom_acc[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \vzoom_acc[9]_i_9 
       (.I0(buffer_ypos_counter_reg[6]),
        .I1(\buffer_ypos_counter[7]_i_3_n_0 ),
        .I2(buffer_ypos_counter_reg[7]),
        .I3(vzoom_nextval_4),
        .I4(\vzoom_acc[9]_i_10_n_0 ),
        .I5(\vzoom_acc[9]_i_11_n_0 ),
        .O(\vzoom_acc[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[0]),
        .Q(vzoom_acc[0]),
        .R(vzoom_acc_2));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[1]),
        .Q(vzoom_acc[1]),
        .R(vzoom_acc_2));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[2]),
        .Q(vzoom_acc[2]),
        .R(vzoom_acc_2));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[3]),
        .Q(vzoom_acc[3]),
        .R(vzoom_acc_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vzoom_acc_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\vzoom_acc_reg[3]_i_1_n_0 ,\vzoom_acc_reg[3]_i_1_n_1 ,\vzoom_acc_reg[3]_i_1_n_2 ,\vzoom_acc_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(vzoom_acc[3:0]),
        .O(vzoom_nextval[3:0]),
        .S({\vzoom_acc[3]_i_2_n_0 ,\vzoom_acc[3]_i_3_n_0 ,\vzoom_acc[3]_i_4_n_0 ,\vzoom_acc[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[4]),
        .Q(vzoom_acc[4]),
        .R(vzoom_acc_2));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[5]),
        .Q(vzoom_acc[5]),
        .R(vzoom_acc_2));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[6]),
        .Q(vzoom_acc[6]),
        .R(vzoom_acc_2));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[7]),
        .Q(\vzoom_acc_reg_n_0_[7] ),
        .R(vzoom_acc_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vzoom_acc_reg[7]_i_1 
       (.CI(\vzoom_acc_reg[3]_i_1_n_0 ),
        .CO({\vzoom_acc_reg[7]_i_1_n_0 ,\vzoom_acc_reg[7]_i_1_n_1 ,\vzoom_acc_reg[7]_i_1_n_2 ,\vzoom_acc_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vzoom_acc_reg_n_0_[7] ,vzoom_acc[6:4]}),
        .O(vzoom_nextval[7:4]),
        .S({\vzoom_acc[7]_i_2_n_0 ,\vzoom_acc[7]_i_3_n_0 ,\vzoom_acc[7]_i_4_n_0 ,\vzoom_acc[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[8]),
        .Q(\vzoom_acc_reg_n_0_[8] ),
        .R(vzoom_acc_2));
  FDRE #(
    .INIT(1'b0)) 
    \vzoom_acc_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\vzoom_acc[9]_i_2_n_0 ),
        .D(vzoom_nextval[9]),
        .Q(\vzoom_acc_reg_n_0_[9] ),
        .R(vzoom_acc_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vzoom_acc_reg[9]_i_3 
       (.CI(\vzoom_acc_reg[7]_i_1_n_0 ),
        .CO({\NLW_vzoom_acc_reg[9]_i_3_CO_UNCONNECTED [3],vzoom_nextval_4,\NLW_vzoom_acc_reg[9]_i_3_CO_UNCONNECTED [1],\vzoom_acc_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\vzoom_acc_reg_n_0_[9] ,\vzoom_acc_reg_n_0_[8] }),
        .O({\NLW_vzoom_acc_reg[9]_i_3_O_UNCONNECTED [3:2],vzoom_nextval[9:8]}),
        .S({1'b0,1'b1,\vzoom_acc[9]_i_6_n_0 ,\vzoom_acc[9]_i_7_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \vzoom_vtile_cntr[0]_i_1 
       (.I0(vzoom_vtile_cntr_reg[0]),
        .I1(vzoom_nextval_4),
        .I2(\vzoom_acc[9]_i_2_n_0 ),
        .I3(vzoom_acc_2),
        .O(\vzoom_vtile_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \vzoom_vtile_cntr[1]_i_1 
       (.I0(vzoom_vtile_cntr_reg[1]),
        .I1(\vzoom_acc[9]_i_2_n_0 ),
        .I2(vzoom_nextval_4),
        .I3(vzoom_vtile_cntr_reg[0]),
        .I4(vzoom_acc_2),
        .O(\vzoom_vtile_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \vzoom_vtile_cntr[2]_i_1 
       (.I0(vzoom_vtile_cntr_reg[2]),
        .I1(\vzoom_acc[9]_i_2_n_0 ),
        .I2(vzoom_nextval_4),
        .I3(vzoom_vtile_cntr_reg[0]),
        .I4(vzoom_vtile_cntr_reg[1]),
        .I5(vzoom_acc_2),
        .O(\vzoom_vtile_cntr[2]_i_1_n_0 ));
  FDRE \vzoom_vtile_cntr_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\vzoom_vtile_cntr[0]_i_1_n_0 ),
        .Q(vzoom_vtile_cntr_reg[0]),
        .R(1'b0));
  FDRE \vzoom_vtile_cntr_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\vzoom_vtile_cntr[1]_i_1_n_0 ),
        .Q(vzoom_vtile_cntr_reg[1]),
        .R(1'b0));
  FDRE \vzoom_vtile_cntr_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\vzoom_vtile_cntr[2]_i_1_n_0 ),
        .Q(vzoom_vtile_cntr_reg[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0828002000200020)) 
    wrtime1_i_1
       (.I0(\sprite_engine_state_reg[0]_0 ),
        .I1(\sprite_engine_state_reg_n_0_[2] ),
        .I2(\sprite_engine_state_reg[1]_0 ),
        .I3(hsize_parity_reg_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(wrtime10));
  FDRE wrtime1_reg
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(wrtime10),
        .Q(wrtime1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    xpos_cnt_dly_n_i_1
       (.I0(WRTIME2),
        .O(xpos_cnt_dly_n_i_1_n_0));
  FDRE xpos_cnt_dly_n_reg
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(xpos_cnt_dly_n_i_1_n_0),
        .Q(xpos_cnt_dly_n),
        .R(1'b0));
  (* srl_bus_name = "\inst/video_main/objengine_main/ypos_cnt_dly_n_reg " *) 
  (* srl_name = "\inst/video_main/objengine_main/ypos_cnt_dly_n_reg[1]_srl2 " *) 
  SRL16E \ypos_cnt_dly_n_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(i_EMU_MCLK),
        .D(vzoom_cnt_n),
        .Q(\ypos_cnt_dly_n_reg[1]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hDFFF9DFF)) 
    \ypos_cnt_dly_n_reg[1]_srl2_i_1 
       (.I0(\sprite_engine_state_reg_n_0_[2] ),
        .I1(\sprite_engine_state_reg[1]_0 ),
        .I2(\sprite_engine_state_reg[0]_0 ),
        .I3(\vzoom_acc[9]_i_5_n_0 ),
        .I4(hsize_parity_reg_n_0),
        .O(vzoom_cnt_n));
  FDRE \ypos_cnt_dly_n_reg[2]__0 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\ypos_cnt_dly_n_reg[1]_srl2_n_0 ),
        .Q(ypos_cnt_dly_n),
        .R(1'b0));
  FDRE \ypos_cnt_dly_n_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(ypos_cnt_dly_n),
        .Q(\ypos_cnt_dly_n_reg_n_0_[3] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "objlinelatch" *) 
module termprj_top_gfx_top_0_0_objlinelatch
   (i_DIN,
    TIMING_B_reg,
    DIADI,
    TIMING_B_reg_0,
    TIMING_B_reg_1,
    TIMING_B_reg_2,
    TIMING_B_reg_3,
    TIMING_B_reg_4,
    TIMING_B_reg_5,
    E,
    p_1_out,
    i_EMU_MCLK,
    PIXELSEL,
    RAM_reg_1_4,
    FBTIMING_C,
    RAM_reg_1_3,
    D,
    XA7,
    RAM_reg_1_7,
    XB7,
    \OBJ_TILELINELATCH_reg[0]_0 ,
    \OBJ_TILELINELATCH_reg[31]_0 ,
    \OBJ_PALETTE_reg[0]_0 ,
    \OBJ_PALETTE_reg[3]_0 );
  output [7:0]i_DIN;
  output [0:0]TIMING_B_reg;
  output [0:0]DIADI;
  output [0:0]TIMING_B_reg_0;
  output [0:0]TIMING_B_reg_1;
  output [0:0]TIMING_B_reg_2;
  output [0:0]TIMING_B_reg_3;
  output [0:0]TIMING_B_reg_4;
  output [0:0]TIMING_B_reg_5;
  input [0:0]E;
  input [0:0]p_1_out;
  input i_EMU_MCLK;
  input [2:0]PIXELSEL;
  input [0:0]RAM_reg_1_4;
  input FBTIMING_C;
  input RAM_reg_1_3;
  input [7:0]D;
  input XA7;
  input [7:0]RAM_reg_1_7;
  input XB7;
  input [0:0]\OBJ_TILELINELATCH_reg[0]_0 ;
  input [31:0]\OBJ_TILELINELATCH_reg[31]_0 ;
  input [0:0]\OBJ_PALETTE_reg[0]_0 ;
  input [3:0]\OBJ_PALETTE_reg[3]_0 ;

  wire [7:0]D;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire FBTIMING_C;
  wire [3:0]OBJ_PALETTE;
  wire [0:0]\OBJ_PALETTE_reg[0]_0 ;
  wire [3:0]\OBJ_PALETTE_reg[3]_0 ;
  wire [3:0]OBJ_PIXEL_LATCHED;
  wire \OBJ_PIXEL_LATCHED[0]_i_2_n_0 ;
  wire \OBJ_PIXEL_LATCHED[0]_i_3_n_0 ;
  wire \OBJ_PIXEL_LATCHED[1]_i_2_n_0 ;
  wire \OBJ_PIXEL_LATCHED[1]_i_3_n_0 ;
  wire \OBJ_PIXEL_LATCHED[2]_i_2_n_0 ;
  wire \OBJ_PIXEL_LATCHED[2]_i_3_n_0 ;
  wire \OBJ_PIXEL_LATCHED[3]_i_3_n_0 ;
  wire \OBJ_PIXEL_LATCHED[3]_i_4_n_0 ;
  wire OBJ_PIXEL_LATCHED_0;
  wire [3:0]OBJ_PIXEL_UNLATCHED;
  wire [0:0]\OBJ_TILELINELATCH_reg[0]_0 ;
  wire [31:0]\OBJ_TILELINELATCH_reg[31]_0 ;
  wire \OBJ_TILELINELATCH_reg_n_0_[0] ;
  wire \OBJ_TILELINELATCH_reg_n_0_[1] ;
  wire \OBJ_TILELINELATCH_reg_n_0_[24] ;
  wire \OBJ_TILELINELATCH_reg_n_0_[25] ;
  wire \OBJ_TILELINELATCH_reg_n_0_[26] ;
  wire \OBJ_TILELINELATCH_reg_n_0_[27] ;
  wire \OBJ_TILELINELATCH_reg_n_0_[2] ;
  wire \OBJ_TILELINELATCH_reg_n_0_[3] ;
  wire [2:0]PIXELSEL;
  wire RAM_reg_0_0_i_4__0_n_0;
  wire RAM_reg_0_0_i_4__1_n_0;
  wire RAM_reg_0_0_i_5__0_n_0;
  wire RAM_reg_0_0_i_5_n_0;
  wire RAM_reg_0_1_i_2__1_n_0;
  wire RAM_reg_0_1_i_3_n_0;
  wire RAM_reg_0_2_i_2__0_n_0;
  wire RAM_reg_0_2_i_2_n_0;
  wire RAM_reg_0_3_i_2__0_n_0;
  wire RAM_reg_0_3_i_2_n_0;
  wire RAM_reg_1_3;
  wire [0:0]RAM_reg_1_4;
  wire [7:0]RAM_reg_1_7;
  wire [0:0]TIMING_B_reg;
  wire [0:0]TIMING_B_reg_0;
  wire [0:0]TIMING_B_reg_1;
  wire [0:0]TIMING_B_reg_2;
  wire [0:0]TIMING_B_reg_3;
  wire [0:0]TIMING_B_reg_4;
  wire [0:0]TIMING_B_reg_5;
  wire XA7;
  wire XB7;
  wire [3:0]data0;
  wire [3:0]data2;
  wire [3:0]data3;
  wire [3:0]data4;
  wire [3:0]data5;
  wire [3:0]data6;
  wire [7:0]i_DIN;
  wire i_EMU_MCLK;
  wire p_0_in;
  wire [0:0]p_1_out;
  wire \pixellatch_wait_dly_reg[1]_srl2_n_0 ;
  wire \pixelsel_dly_reg[2][0]_srl3_n_0 ;
  wire \pixelsel_dly_reg[2][1]_srl3_n_0 ;
  wire \pixelsel_dly_reg[2][2]_srl3_n_0 ;
  wire [2:0]\pixelsel_dly_reg[3]_0 ;

  FDRE \OBJ_PALETTE_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PALETTE_reg[0]_0 ),
        .D(\OBJ_PALETTE_reg[3]_0 [0]),
        .Q(OBJ_PALETTE[0]),
        .R(1'b0));
  FDRE \OBJ_PALETTE_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PALETTE_reg[0]_0 ),
        .D(\OBJ_PALETTE_reg[3]_0 [1]),
        .Q(OBJ_PALETTE[1]),
        .R(1'b0));
  FDRE \OBJ_PALETTE_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PALETTE_reg[0]_0 ),
        .D(\OBJ_PALETTE_reg[3]_0 [2]),
        .Q(OBJ_PALETTE[2]),
        .R(1'b0));
  FDRE \OBJ_PALETTE_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PALETTE_reg[0]_0 ),
        .D(\OBJ_PALETTE_reg[3]_0 [3]),
        .Q(OBJ_PALETTE[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[0]_i_2 
       (.I0(data3[0]),
        .I1(data2[0]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(\OBJ_TILELINELATCH_reg_n_0_[24] ),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data0[0]),
        .O(\OBJ_PIXEL_LATCHED[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[0]_i_3 
       (.I0(\OBJ_TILELINELATCH_reg_n_0_[0] ),
        .I1(data6[0]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(data5[0]),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data4[0]),
        .O(\OBJ_PIXEL_LATCHED[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[1]_i_2 
       (.I0(data3[1]),
        .I1(data2[1]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(\OBJ_TILELINELATCH_reg_n_0_[25] ),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data0[1]),
        .O(\OBJ_PIXEL_LATCHED[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[1]_i_3 
       (.I0(\OBJ_TILELINELATCH_reg_n_0_[1] ),
        .I1(data6[1]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(data5[1]),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data4[1]),
        .O(\OBJ_PIXEL_LATCHED[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[2]_i_2 
       (.I0(data3[2]),
        .I1(data2[2]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(\OBJ_TILELINELATCH_reg_n_0_[26] ),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data0[2]),
        .O(\OBJ_PIXEL_LATCHED[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[2]_i_3 
       (.I0(\OBJ_TILELINELATCH_reg_n_0_[2] ),
        .I1(data6[2]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(data5[2]),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data4[2]),
        .O(\OBJ_PIXEL_LATCHED[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \OBJ_PIXEL_LATCHED[3]_i_1 
       (.I0(E),
        .I1(p_0_in),
        .I2(FBTIMING_C),
        .O(OBJ_PIXEL_LATCHED_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[3]_i_3 
       (.I0(data3[3]),
        .I1(data2[3]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(\OBJ_TILELINELATCH_reg_n_0_[27] ),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data0[3]),
        .O(\OBJ_PIXEL_LATCHED[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OBJ_PIXEL_LATCHED[3]_i_4 
       (.I0(\OBJ_TILELINELATCH_reg_n_0_[3] ),
        .I1(data6[3]),
        .I2(\pixelsel_dly_reg[3]_0 [1]),
        .I3(data5[3]),
        .I4(\pixelsel_dly_reg[3]_0 [0]),
        .I5(data4[3]),
        .O(\OBJ_PIXEL_LATCHED[3]_i_4_n_0 ));
  FDRE \OBJ_PIXEL_LATCHED_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(OBJ_PIXEL_LATCHED_0),
        .D(OBJ_PIXEL_UNLATCHED[0]),
        .Q(OBJ_PIXEL_LATCHED[0]),
        .R(1'b0));
  MUXF7 \OBJ_PIXEL_LATCHED_reg[0]_i_1 
       (.I0(\OBJ_PIXEL_LATCHED[0]_i_2_n_0 ),
        .I1(\OBJ_PIXEL_LATCHED[0]_i_3_n_0 ),
        .O(OBJ_PIXEL_UNLATCHED[0]),
        .S(\pixelsel_dly_reg[3]_0 [2]));
  FDRE \OBJ_PIXEL_LATCHED_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(OBJ_PIXEL_LATCHED_0),
        .D(OBJ_PIXEL_UNLATCHED[1]),
        .Q(OBJ_PIXEL_LATCHED[1]),
        .R(1'b0));
  MUXF7 \OBJ_PIXEL_LATCHED_reg[1]_i_1 
       (.I0(\OBJ_PIXEL_LATCHED[1]_i_2_n_0 ),
        .I1(\OBJ_PIXEL_LATCHED[1]_i_3_n_0 ),
        .O(OBJ_PIXEL_UNLATCHED[1]),
        .S(\pixelsel_dly_reg[3]_0 [2]));
  FDRE \OBJ_PIXEL_LATCHED_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(OBJ_PIXEL_LATCHED_0),
        .D(OBJ_PIXEL_UNLATCHED[2]),
        .Q(OBJ_PIXEL_LATCHED[2]),
        .R(1'b0));
  MUXF7 \OBJ_PIXEL_LATCHED_reg[2]_i_1 
       (.I0(\OBJ_PIXEL_LATCHED[2]_i_2_n_0 ),
        .I1(\OBJ_PIXEL_LATCHED[2]_i_3_n_0 ),
        .O(OBJ_PIXEL_UNLATCHED[2]),
        .S(\pixelsel_dly_reg[3]_0 [2]));
  FDRE \OBJ_PIXEL_LATCHED_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(OBJ_PIXEL_LATCHED_0),
        .D(OBJ_PIXEL_UNLATCHED[3]),
        .Q(OBJ_PIXEL_LATCHED[3]),
        .R(1'b0));
  MUXF7 \OBJ_PIXEL_LATCHED_reg[3]_i_2 
       (.I0(\OBJ_PIXEL_LATCHED[3]_i_3_n_0 ),
        .I1(\OBJ_PIXEL_LATCHED[3]_i_4_n_0 ),
        .O(OBJ_PIXEL_UNLATCHED[3]),
        .S(\pixelsel_dly_reg[3]_0 [2]));
  FDRE \OBJ_TILELINELATCH_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [0]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [10]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [11]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [12]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [13]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [14]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[15] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [15]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[16] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [16]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[17] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [17]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[18] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [18]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[19] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [19]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [1]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[20] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [20]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[21] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [21]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[22] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [22]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[23] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [23]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[24] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [24]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[25] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [25]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[26] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [26]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[27] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [27]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[28] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [28]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[29] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [29]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [2]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[30] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [30]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[31] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [31]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [3]),
        .Q(\OBJ_TILELINELATCH_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [4]),
        .Q(data6[0]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [5]),
        .Q(data6[1]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [6]),
        .Q(data6[2]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [7]),
        .Q(data6[3]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [8]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE \OBJ_TILELINELATCH_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_TILELINELATCH_reg[0]_0 ),
        .D(\OBJ_TILELINELATCH_reg[31]_0 [9]),
        .Q(data5[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA020202)) 
    RAM_reg_0_0_i_1__1
       (.I0(RAM_reg_1_3),
        .I1(XA7),
        .I2(RAM_reg_0_0_i_4__1_n_0),
        .I3(D[0]),
        .I4(RAM_reg_0_0_i_5_n_0),
        .O(i_DIN[0]));
  LUT5 #(
    .INIT(32'hAA020202)) 
    RAM_reg_0_0_i_2__1
       (.I0(RAM_reg_1_3),
        .I1(XB7),
        .I2(RAM_reg_0_0_i_4__0_n_0),
        .I3(RAM_reg_1_7[0]),
        .I4(RAM_reg_0_0_i_5__0_n_0),
        .O(DIADI));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0FBB)) 
    RAM_reg_0_0_i_4__0
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[0]),
        .I2(OBJ_PIXEL_LATCHED[0]),
        .I3(RAM_reg_1_4),
        .O(RAM_reg_0_0_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hB0BF)) 
    RAM_reg_0_0_i_4__1
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[0]),
        .I2(RAM_reg_1_4),
        .I3(OBJ_PIXEL_LATCHED[0]),
        .O(RAM_reg_0_0_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    RAM_reg_0_0_i_5
       (.I0(XA7),
        .I1(RAM_reg_0_3_i_2__0_n_0),
        .I2(RAM_reg_0_1_i_2__1_n_0),
        .I3(RAM_reg_0_0_i_4__1_n_0),
        .I4(RAM_reg_0_2_i_2__0_n_0),
        .O(RAM_reg_0_0_i_5_n_0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    RAM_reg_0_0_i_5__0
       (.I0(XB7),
        .I1(RAM_reg_0_3_i_2_n_0),
        .I2(RAM_reg_0_1_i_3_n_0),
        .I3(RAM_reg_0_0_i_4__0_n_0),
        .I4(RAM_reg_0_2_i_2_n_0),
        .O(RAM_reg_0_0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hA202)) 
    RAM_reg_0_1_i_1
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_1_i_2__1_n_0),
        .I2(RAM_reg_0_0_i_5_n_0),
        .I3(D[1]),
        .O(i_DIN[1]));
  LUT4 #(
    .INIT(16'hA202)) 
    RAM_reg_0_1_i_1__0
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_1_i_3_n_0),
        .I2(RAM_reg_0_0_i_5__0_n_0),
        .I3(RAM_reg_1_7[1]),
        .O(TIMING_B_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hB0BF)) 
    RAM_reg_0_1_i_2__1
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[1]),
        .I2(RAM_reg_1_4),
        .I3(OBJ_PIXEL_LATCHED[1]),
        .O(RAM_reg_0_1_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0FBB)) 
    RAM_reg_0_1_i_3
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[1]),
        .I2(OBJ_PIXEL_LATCHED[1]),
        .I3(RAM_reg_1_4),
        .O(RAM_reg_0_1_i_3_n_0));
  LUT4 #(
    .INIT(16'hA202)) 
    RAM_reg_0_2_i_1
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_2_i_2__0_n_0),
        .I2(RAM_reg_0_0_i_5_n_0),
        .I3(D[2]),
        .O(i_DIN[2]));
  LUT4 #(
    .INIT(16'hA202)) 
    RAM_reg_0_2_i_1__0
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_2_i_2_n_0),
        .I2(RAM_reg_0_0_i_5__0_n_0),
        .I3(RAM_reg_1_7[2]),
        .O(TIMING_B_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0FBB)) 
    RAM_reg_0_2_i_2
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[2]),
        .I2(OBJ_PIXEL_LATCHED[2]),
        .I3(RAM_reg_1_4),
        .O(RAM_reg_0_2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hB0BF)) 
    RAM_reg_0_2_i_2__0
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[2]),
        .I2(RAM_reg_1_4),
        .I3(OBJ_PIXEL_LATCHED[2]),
        .O(RAM_reg_0_2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hA202)) 
    RAM_reg_0_3_i_1
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_3_i_2__0_n_0),
        .I2(RAM_reg_0_0_i_5_n_0),
        .I3(D[3]),
        .O(i_DIN[3]));
  LUT4 #(
    .INIT(16'hA202)) 
    RAM_reg_0_3_i_1__0
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_3_i_2_n_0),
        .I2(RAM_reg_0_0_i_5__0_n_0),
        .I3(RAM_reg_1_7[3]),
        .O(TIMING_B_reg));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0FBB)) 
    RAM_reg_0_3_i_2
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[3]),
        .I2(OBJ_PIXEL_LATCHED[3]),
        .I3(RAM_reg_1_4),
        .O(RAM_reg_0_3_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hB0BF)) 
    RAM_reg_0_3_i_2__0
       (.I0(p_0_in),
        .I1(OBJ_PIXEL_UNLATCHED[3]),
        .I2(RAM_reg_1_4),
        .I3(OBJ_PIXEL_LATCHED[3]),
        .O(RAM_reg_0_3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h8080A280A280A280)) 
    RAM_reg_0_4_i_1
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5_n_0),
        .I2(D[4]),
        .I3(OBJ_PALETTE[0]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(i_DIN[4]));
  LUT6 #(
    .INIT(64'hA280A2808080A280)) 
    RAM_reg_0_4_i_2__0
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5__0_n_0),
        .I2(RAM_reg_1_7[4]),
        .I3(OBJ_PALETTE[0]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(TIMING_B_reg_2));
  LUT6 #(
    .INIT(64'h8080A280A280A280)) 
    RAM_reg_0_5_i_1
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5_n_0),
        .I2(D[5]),
        .I3(OBJ_PALETTE[1]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(i_DIN[5]));
  LUT6 #(
    .INIT(64'hA280A2808080A280)) 
    RAM_reg_0_5_i_1__0
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5__0_n_0),
        .I2(RAM_reg_1_7[5]),
        .I3(OBJ_PALETTE[1]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(TIMING_B_reg_3));
  LUT6 #(
    .INIT(64'h8080A280A280A280)) 
    RAM_reg_0_6_i_1
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5_n_0),
        .I2(D[6]),
        .I3(OBJ_PALETTE[2]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(i_DIN[6]));
  LUT6 #(
    .INIT(64'hA280A2808080A280)) 
    RAM_reg_0_6_i_1__0
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5__0_n_0),
        .I2(RAM_reg_1_7[6]),
        .I3(OBJ_PALETTE[2]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(TIMING_B_reg_4));
  LUT6 #(
    .INIT(64'h8080A280A280A280)) 
    RAM_reg_0_7_i_1
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5_n_0),
        .I2(D[7]),
        .I3(OBJ_PALETTE[3]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(i_DIN[7]));
  LUT6 #(
    .INIT(64'hA280A2808080A280)) 
    RAM_reg_0_7_i_1__0
       (.I0(RAM_reg_1_3),
        .I1(RAM_reg_0_0_i_5__0_n_0),
        .I2(RAM_reg_1_7[7]),
        .I3(OBJ_PALETTE[3]),
        .I4(p_0_in),
        .I5(RAM_reg_1_4),
        .O(TIMING_B_reg_5));
  (* srl_bus_name = "\inst/video_main/objlinelatch_main/pixellatch_wait_dly_reg " *) 
  (* srl_name = "\inst/video_main/objlinelatch_main/pixellatch_wait_dly_reg[1]_srl2 " *) 
  SRL16E \pixellatch_wait_dly_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(i_EMU_MCLK),
        .D(p_1_out),
        .Q(\pixellatch_wait_dly_reg[1]_srl2_n_0 ));
  FDRE \pixellatch_wait_dly_reg[2]__0 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\pixellatch_wait_dly_reg[1]_srl2_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* srl_bus_name = "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2] " *) 
  (* srl_name = "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2][0]_srl3 " *) 
  SRL16E \pixelsel_dly_reg[2][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(i_EMU_MCLK),
        .D(PIXELSEL[0]),
        .Q(\pixelsel_dly_reg[2][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2] " *) 
  (* srl_name = "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2][1]_srl3 " *) 
  SRL16E \pixelsel_dly_reg[2][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(i_EMU_MCLK),
        .D(PIXELSEL[1]),
        .Q(\pixelsel_dly_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2] " *) 
  (* srl_name = "\inst/video_main/objlinelatch_main/pixelsel_dly_reg[2][2]_srl3 " *) 
  SRL16E \pixelsel_dly_reg[2][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(i_EMU_MCLK),
        .D(PIXELSEL[2]),
        .Q(\pixelsel_dly_reg[2][2]_srl3_n_0 ));
  FDRE \pixelsel_dly_reg[3][0]__0 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\pixelsel_dly_reg[2][0]_srl3_n_0 ),
        .Q(\pixelsel_dly_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \pixelsel_dly_reg[3][1]__0 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\pixelsel_dly_reg[2][1]_srl3_n_0 ),
        .Q(\pixelsel_dly_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \pixelsel_dly_reg[3][2]__0 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\pixelsel_dly_reg[2][2]_srl3_n_0 ),
        .Q(\pixelsel_dly_reg[3]_0 [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "prihandler" *) 
module termprj_top_gfx_top_0_0_prihandler
   (\OBJ_PIXEL1_reg[2]_0 ,
    \A_PROPERTY_DELAY3_reg[7]_0 ,
    \B_PROPERTY_DELAY3_reg[7]_0 ,
    \o_CD_reg[10]_0 ,
    \o_CD[10]_i_5_0 ,
    \o_CD[10]_i_5_1 ,
    o_A_PIXEL,
    \o_CD_reg[0]_0 ,
    \o_CD_reg[1]_0 ,
    \o_CD_reg[2]_0 ,
    \o_CD_reg[3]_0 ,
    \o_CD[10]_i_5_2 ,
    Q,
    E,
    D,
    i_EMU_MCLK,
    \A_PROPERTY_DELAY2_reg[11]_0 ,
    \A_PROPERTY_DELAY3_reg[11]_0 ,
    \A_PROPERTY_DELAY4_reg[11]_0 ,
    \B_PROPERTY_DELAY3_reg[0]_0 ,
    \OBJ_PIXEL1_reg[7]_0 ,
    \OBJ_PIXEL1_reg[7]_1 ,
    \OBJ_PIXEL0_reg[7]_0 ,
    \o_CD_reg[10]_1 );
  output \OBJ_PIXEL1_reg[2]_0 ;
  output [0:0]\A_PROPERTY_DELAY3_reg[7]_0 ;
  output [0:0]\B_PROPERTY_DELAY3_reg[7]_0 ;
  output [10:0]\o_CD_reg[10]_0 ;
  input \o_CD[10]_i_5_0 ;
  input \o_CD[10]_i_5_1 ;
  input [3:0]o_A_PIXEL;
  input \o_CD_reg[0]_0 ;
  input \o_CD_reg[1]_0 ;
  input \o_CD_reg[2]_0 ;
  input \o_CD_reg[3]_0 ;
  input \o_CD[10]_i_5_2 ;
  input [0:0]Q;
  input [0:0]E;
  input [11:0]D;
  input i_EMU_MCLK;
  input [0:0]\A_PROPERTY_DELAY2_reg[11]_0 ;
  input [0:0]\A_PROPERTY_DELAY3_reg[11]_0 ;
  input [0:0]\A_PROPERTY_DELAY4_reg[11]_0 ;
  input [0:0]\B_PROPERTY_DELAY3_reg[0]_0 ;
  input [0:0]\OBJ_PIXEL1_reg[7]_0 ;
  input [7:0]\OBJ_PIXEL1_reg[7]_1 ;
  input [7:0]\OBJ_PIXEL0_reg[7]_0 ;
  input [0:0]\o_CD_reg[10]_1 ;

  wire [11:0]A_PROPERTY_DELAY1;
  wire [11:0]A_PROPERTY_DELAY2;
  wire [0:0]\A_PROPERTY_DELAY2_reg[11]_0 ;
  wire [11:0]A_PROPERTY_DELAY3;
  wire [0:0]\A_PROPERTY_DELAY3_reg[11]_0 ;
  wire [0:0]\A_PROPERTY_DELAY3_reg[7]_0 ;
  wire [6:0]A_PROPERTY_DELAY4;
  wire [0:0]\A_PROPERTY_DELAY4_reg[11]_0 ;
  wire [9:0]B_PROPERTY_DELAY1;
  wire [9:0]B_PROPERTY_DELAY2;
  wire [6:0]B_PROPERTY_DELAY3;
  wire [0:0]\B_PROPERTY_DELAY3_reg[0]_0 ;
  wire [0:0]\B_PROPERTY_DELAY3_reg[7]_0 ;
  wire [11:0]D;
  wire [0:0]E;
  wire [7:0]OBJ_PIXEL0;
  wire [7:0]\OBJ_PIXEL0_reg[7]_0 ;
  wire [7:0]OBJ_PIXEL1;
  wire \OBJ_PIXEL1_reg[2]_0 ;
  wire [0:0]\OBJ_PIXEL1_reg[7]_0 ;
  wire [7:0]\OBJ_PIXEL1_reg[7]_1 ;
  wire [0:0]Q;
  wire [3:0]a_pr;
  wire [1:0]b_pr;
  wire i_EMU_MCLK;
  wire [3:0]o_A_PIXEL;
  wire \o_CD[0]_i_1_n_0 ;
  wire \o_CD[0]_i_2_n_0 ;
  wire \o_CD[10]_i_10_n_0 ;
  wire \o_CD[10]_i_11_n_0 ;
  wire \o_CD[10]_i_12_n_0 ;
  wire \o_CD[10]_i_13_n_0 ;
  wire \o_CD[10]_i_14_n_0 ;
  wire \o_CD[10]_i_15_n_0 ;
  wire \o_CD[10]_i_19_n_0 ;
  wire \o_CD[10]_i_1_n_0 ;
  wire \o_CD[10]_i_20_n_0 ;
  wire \o_CD[10]_i_21_n_0 ;
  wire \o_CD[10]_i_22_n_0 ;
  wire \o_CD[10]_i_23_n_0 ;
  wire \o_CD[10]_i_25_n_0 ;
  wire \o_CD[10]_i_3_n_0 ;
  wire \o_CD[10]_i_4_n_0 ;
  wire \o_CD[10]_i_5_0 ;
  wire \o_CD[10]_i_5_1 ;
  wire \o_CD[10]_i_5_2 ;
  wire \o_CD[10]_i_5_n_0 ;
  wire \o_CD[10]_i_6_n_0 ;
  wire \o_CD[10]_i_7_n_0 ;
  wire \o_CD[10]_i_8_n_0 ;
  wire \o_CD[10]_i_9_n_0 ;
  wire \o_CD[1]_i_1_n_0 ;
  wire \o_CD[1]_i_2_n_0 ;
  wire \o_CD[2]_i_1_n_0 ;
  wire \o_CD[2]_i_2_n_0 ;
  wire \o_CD[3]_i_1_n_0 ;
  wire \o_CD[3]_i_2_n_0 ;
  wire \o_CD[4]_i_1_n_0 ;
  wire \o_CD[4]_i_2_n_0 ;
  wire \o_CD[5]_i_1_n_0 ;
  wire \o_CD[5]_i_2_n_0 ;
  wire \o_CD[6]_i_1_n_0 ;
  wire \o_CD[6]_i_2_n_0 ;
  wire \o_CD[7]_i_1_n_0 ;
  wire \o_CD[7]_i_2_n_0 ;
  wire \o_CD[8]_i_1_n_0 ;
  wire \o_CD[9]_i_1_n_0 ;
  wire \o_CD_reg[0]_0 ;
  wire [10:0]\o_CD_reg[10]_0 ;
  wire [0:0]\o_CD_reg[10]_1 ;
  wire \o_CD_reg[10]_i_2_n_0 ;
  wire \o_CD_reg[1]_0 ;
  wire \o_CD_reg[2]_0 ;
  wire \o_CD_reg[3]_0 ;

  FDRE \A_PROPERTY_DELAY1_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[0]),
        .Q(A_PROPERTY_DELAY1[0]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[10]),
        .Q(A_PROPERTY_DELAY1[10]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[11]),
        .Q(A_PROPERTY_DELAY1[11]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[1]),
        .Q(A_PROPERTY_DELAY1[1]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[2]),
        .Q(A_PROPERTY_DELAY1[2]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[3]),
        .Q(A_PROPERTY_DELAY1[3]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[4]),
        .Q(A_PROPERTY_DELAY1[4]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[5]),
        .Q(A_PROPERTY_DELAY1[5]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[6]),
        .Q(A_PROPERTY_DELAY1[6]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[7]),
        .Q(A_PROPERTY_DELAY1[7]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[8]),
        .Q(A_PROPERTY_DELAY1[8]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY1_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[9]),
        .Q(A_PROPERTY_DELAY1[9]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[0]),
        .Q(A_PROPERTY_DELAY2[0]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[10]),
        .Q(A_PROPERTY_DELAY2[10]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[11]),
        .Q(A_PROPERTY_DELAY2[11]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[1]),
        .Q(A_PROPERTY_DELAY2[1]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[2]),
        .Q(A_PROPERTY_DELAY2[2]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[3]),
        .Q(A_PROPERTY_DELAY2[3]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[4]),
        .Q(A_PROPERTY_DELAY2[4]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[5]),
        .Q(A_PROPERTY_DELAY2[5]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[6]),
        .Q(A_PROPERTY_DELAY2[6]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[7]),
        .Q(A_PROPERTY_DELAY2[7]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[8]),
        .Q(A_PROPERTY_DELAY2[8]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY2_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(A_PROPERTY_DELAY1[9]),
        .Q(A_PROPERTY_DELAY2[9]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[0]),
        .Q(A_PROPERTY_DELAY3[0]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[10]),
        .Q(A_PROPERTY_DELAY3[10]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[11]),
        .Q(A_PROPERTY_DELAY3[11]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[1]),
        .Q(A_PROPERTY_DELAY3[1]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[2]),
        .Q(A_PROPERTY_DELAY3[2]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[3]),
        .Q(A_PROPERTY_DELAY3[3]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[4]),
        .Q(A_PROPERTY_DELAY3[4]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[5]),
        .Q(A_PROPERTY_DELAY3[5]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[6]),
        .Q(A_PROPERTY_DELAY3[6]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[7]),
        .Q(\A_PROPERTY_DELAY3_reg[7]_0 ),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[8]),
        .Q(A_PROPERTY_DELAY3[8]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY3_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY3_reg[11]_0 ),
        .D(A_PROPERTY_DELAY2[9]),
        .Q(A_PROPERTY_DELAY3[9]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[0]),
        .Q(A_PROPERTY_DELAY4[0]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[10]),
        .Q(a_pr[2]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[11]),
        .Q(a_pr[3]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[1]),
        .Q(A_PROPERTY_DELAY4[1]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[2]),
        .Q(A_PROPERTY_DELAY4[2]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[3]),
        .Q(A_PROPERTY_DELAY4[3]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[4]),
        .Q(A_PROPERTY_DELAY4[4]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[5]),
        .Q(A_PROPERTY_DELAY4[5]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[6]),
        .Q(A_PROPERTY_DELAY4[6]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[8]),
        .Q(a_pr[0]),
        .R(1'b0));
  FDRE \A_PROPERTY_DELAY4_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY4_reg[11]_0 ),
        .D(A_PROPERTY_DELAY3[9]),
        .Q(a_pr[1]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[0]),
        .Q(B_PROPERTY_DELAY1[0]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[1]),
        .Q(B_PROPERTY_DELAY1[1]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[2]),
        .Q(B_PROPERTY_DELAY1[2]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[3]),
        .Q(B_PROPERTY_DELAY1[3]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[4]),
        .Q(B_PROPERTY_DELAY1[4]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[5]),
        .Q(B_PROPERTY_DELAY1[5]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[6]),
        .Q(B_PROPERTY_DELAY1[6]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[7]),
        .Q(B_PROPERTY_DELAY1[7]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[8]),
        .Q(B_PROPERTY_DELAY1[8]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY1_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\A_PROPERTY_DELAY2_reg[11]_0 ),
        .D(D[9]),
        .Q(B_PROPERTY_DELAY1[9]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[0]),
        .Q(B_PROPERTY_DELAY2[0]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[1]),
        .Q(B_PROPERTY_DELAY2[1]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[2]),
        .Q(B_PROPERTY_DELAY2[2]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[3]),
        .Q(B_PROPERTY_DELAY2[3]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[4]),
        .Q(B_PROPERTY_DELAY2[4]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[5]),
        .Q(B_PROPERTY_DELAY2[5]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[6]),
        .Q(B_PROPERTY_DELAY2[6]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[7]),
        .Q(B_PROPERTY_DELAY2[7]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[8]),
        .Q(B_PROPERTY_DELAY2[8]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY2_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(B_PROPERTY_DELAY1[9]),
        .Q(B_PROPERTY_DELAY2[9]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[0]),
        .Q(B_PROPERTY_DELAY3[0]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[1]),
        .Q(B_PROPERTY_DELAY3[1]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[2]),
        .Q(B_PROPERTY_DELAY3[2]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[3]),
        .Q(B_PROPERTY_DELAY3[3]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[4]),
        .Q(B_PROPERTY_DELAY3[4]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[5]),
        .Q(B_PROPERTY_DELAY3[5]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[6]),
        .Q(B_PROPERTY_DELAY3[6]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[7]),
        .Q(\B_PROPERTY_DELAY3_reg[7]_0 ),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[8]),
        .Q(b_pr[0]),
        .R(1'b0));
  FDRE \B_PROPERTY_DELAY3_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\B_PROPERTY_DELAY3_reg[0]_0 ),
        .D(B_PROPERTY_DELAY2[9]),
        .Q(b_pr[1]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [0]),
        .Q(OBJ_PIXEL0[0]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [1]),
        .Q(OBJ_PIXEL0[1]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [2]),
        .Q(OBJ_PIXEL0[2]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [3]),
        .Q(OBJ_PIXEL0[3]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [4]),
        .Q(OBJ_PIXEL0[4]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [5]),
        .Q(OBJ_PIXEL0[5]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [6]),
        .Q(OBJ_PIXEL0[6]),
        .R(1'b0));
  FDRE \OBJ_PIXEL0_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL0_reg[7]_0 [7]),
        .Q(OBJ_PIXEL0[7]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [0]),
        .Q(OBJ_PIXEL1[0]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [1]),
        .Q(OBJ_PIXEL1[1]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [2]),
        .Q(OBJ_PIXEL1[2]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [3]),
        .Q(OBJ_PIXEL1[3]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [4]),
        .Q(OBJ_PIXEL1[4]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [5]),
        .Q(OBJ_PIXEL1[5]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [6]),
        .Q(OBJ_PIXEL1[6]),
        .R(1'b0));
  FDRE \OBJ_PIXEL1_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\OBJ_PIXEL1_reg[7]_0 ),
        .D(\OBJ_PIXEL1_reg[7]_1 [7]),
        .Q(OBJ_PIXEL1[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[0]_i_1 
       (.I0(\o_CD[0]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(o_A_PIXEL[0]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(\o_CD_reg[0]_0 ),
        .O(\o_CD[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[0]_i_2 
       (.I0(OBJ_PIXEL1[0]),
        .I1(Q),
        .I2(OBJ_PIXEL0[0]),
        .O(\o_CD[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \o_CD[10]_i_1 
       (.I0(B_PROPERTY_DELAY3[6]),
        .I1(\o_CD_reg[10]_i_2_n_0 ),
        .I2(A_PROPERTY_DELAY4[6]),
        .I3(\o_CD[10]_i_3_n_0 ),
        .O(\o_CD[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h006080FF)) 
    \o_CD[10]_i_10 
       (.I0(\o_CD[10]_i_19_n_0 ),
        .I1(\o_CD[10]_i_15_n_0 ),
        .I2(\o_CD[10]_i_5_1 ),
        .I3(\o_CD[10]_i_5_0 ),
        .I4(\o_CD[10]_i_23_n_0 ),
        .O(\o_CD[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \o_CD[10]_i_11 
       (.I0(\o_CD[10]_i_15_n_0 ),
        .I1(\o_CD[10]_i_5_2 ),
        .I2(\o_CD[10]_i_19_n_0 ),
        .I3(\o_CD[10]_i_12_n_0 ),
        .O(\o_CD[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF0E5FEE000C0AAC0)) 
    \o_CD[10]_i_12 
       (.I0(a_pr[0]),
        .I1(b_pr[1]),
        .I2(b_pr[0]),
        .I3(a_pr[2]),
        .I4(a_pr[1]),
        .I5(a_pr[3]),
        .O(\o_CD[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00A00A2A08A80A20)) 
    \o_CD[10]_i_13 
       (.I0(a_pr[3]),
        .I1(b_pr[1]),
        .I2(b_pr[0]),
        .I3(a_pr[0]),
        .I4(a_pr[2]),
        .I5(a_pr[1]),
        .O(\o_CD[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0C460C0200000000)) 
    \o_CD[10]_i_14 
       (.I0(a_pr[1]),
        .I1(a_pr[2]),
        .I2(a_pr[0]),
        .I3(b_pr[0]),
        .I4(b_pr[1]),
        .I5(a_pr[3]),
        .O(\o_CD[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEF0F595920FF29D9)) 
    \o_CD[10]_i_15 
       (.I0(b_pr[1]),
        .I1(b_pr[0]),
        .I2(a_pr[3]),
        .I3(a_pr[1]),
        .I4(a_pr[2]),
        .I5(a_pr[0]),
        .O(\o_CD[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \o_CD[10]_i_16 
       (.I0(OBJ_PIXEL1[2]),
        .I1(Q),
        .I2(OBJ_PIXEL0[2]),
        .I3(OBJ_PIXEL1[1]),
        .I4(OBJ_PIXEL0[1]),
        .I5(\o_CD[10]_i_25_n_0 ),
        .O(\OBJ_PIXEL1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h4C4F52B3F0F0F0FF)) 
    \o_CD[10]_i_19 
       (.I0(a_pr[1]),
        .I1(a_pr[0]),
        .I2(a_pr[2]),
        .I3(b_pr[1]),
        .I4(b_pr[0]),
        .I5(a_pr[3]),
        .O(\o_CD[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hDF00F70000000000)) 
    \o_CD[10]_i_20 
       (.I0(\OBJ_PIXEL1_reg[2]_0 ),
        .I1(\o_CD[10]_i_5_0 ),
        .I2(\o_CD[10]_i_5_1 ),
        .I3(\o_CD[10]_i_19_n_0 ),
        .I4(\o_CD[10]_i_15_n_0 ),
        .I5(\o_CD[10]_i_12_n_0 ),
        .O(\o_CD[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFF2FFEAFFDDFF)) 
    \o_CD[10]_i_21 
       (.I0(\o_CD[10]_i_12_n_0 ),
        .I1(\o_CD[10]_i_5_0 ),
        .I2(\OBJ_PIXEL1_reg[2]_0 ),
        .I3(\o_CD[10]_i_5_1 ),
        .I4(\o_CD[10]_i_19_n_0 ),
        .I5(\o_CD[10]_i_15_n_0 ),
        .O(\o_CD[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h8898BABA00E8BAFA)) 
    \o_CD[10]_i_22 
       (.I0(\o_CD[10]_i_12_n_0 ),
        .I1(\o_CD[10]_i_19_n_0 ),
        .I2(\OBJ_PIXEL1_reg[2]_0 ),
        .I3(\o_CD[10]_i_5_1 ),
        .I4(\o_CD[10]_i_5_0 ),
        .I5(\o_CD[10]_i_15_n_0 ),
        .O(\o_CD[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAAAA0707C888)) 
    \o_CD[10]_i_23 
       (.I0(a_pr[0]),
        .I1(a_pr[3]),
        .I2(b_pr[1]),
        .I3(a_pr[1]),
        .I4(b_pr[0]),
        .I5(a_pr[2]),
        .O(\o_CD[10]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \o_CD[10]_i_25 
       (.I0(OBJ_PIXEL0[0]),
        .I1(OBJ_PIXEL1[0]),
        .I2(OBJ_PIXEL0[3]),
        .I3(Q),
        .I4(OBJ_PIXEL1[3]),
        .O(\o_CD[10]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \o_CD[10]_i_3 
       (.I0(\o_CD[10]_i_7_n_0 ),
        .I1(\o_CD[10]_i_4_n_0 ),
        .I2(\o_CD[10]_i_8_n_0 ),
        .O(\o_CD[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1311000098CC0000)) 
    \o_CD[10]_i_4 
       (.I0(a_pr[2]),
        .I1(b_pr[0]),
        .I2(a_pr[1]),
        .I3(b_pr[1]),
        .I4(a_pr[3]),
        .I5(a_pr[0]),
        .O(\o_CD[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33AA)) 
    \o_CD[10]_i_5 
       (.I0(\o_CD[10]_i_9_n_0 ),
        .I1(\o_CD[10]_i_10_n_0 ),
        .I2(\o_CD[10]_i_11_n_0 ),
        .I3(\o_CD[10]_i_12_n_0 ),
        .I4(\o_CD[10]_i_13_n_0 ),
        .O(\o_CD[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA0AFF2AFF45FFEF)) 
    \o_CD[10]_i_6 
       (.I0(\o_CD[10]_i_14_n_0 ),
        .I1(\o_CD[10]_i_15_n_0 ),
        .I2(\OBJ_PIXEL1_reg[2]_0 ),
        .I3(\o_CD[10]_i_5_0 ),
        .I4(\o_CD[10]_i_5_1 ),
        .I5(\o_CD[10]_i_19_n_0 ),
        .O(\o_CD[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h84AE0024DBDBC0DB)) 
    \o_CD[10]_i_7 
       (.I0(\o_CD[10]_i_14_n_0 ),
        .I1(\o_CD[10]_i_5_0 ),
        .I2(\o_CD[10]_i_5_1 ),
        .I3(\OBJ_PIXEL1_reg[2]_0 ),
        .I4(\o_CD[10]_i_15_n_0 ),
        .I5(\o_CD[10]_i_19_n_0 ),
        .O(\o_CD[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \o_CD[10]_i_8 
       (.I0(\o_CD[10]_i_20_n_0 ),
        .I1(\o_CD[10]_i_21_n_0 ),
        .I2(\o_CD[10]_i_22_n_0 ),
        .I3(\o_CD[10]_i_23_n_0 ),
        .I4(\o_CD[10]_i_14_n_0 ),
        .O(\o_CD[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0BFF0B)) 
    \o_CD[10]_i_9 
       (.I0(\o_CD[10]_i_5_0 ),
        .I1(\OBJ_PIXEL1_reg[2]_0 ),
        .I2(\o_CD[10]_i_23_n_0 ),
        .I3(\o_CD[10]_i_15_n_0 ),
        .I4(\o_CD[10]_i_5_1 ),
        .I5(\o_CD[10]_i_19_n_0 ),
        .O(\o_CD[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[1]_i_1 
       (.I0(\o_CD[1]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(o_A_PIXEL[1]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(\o_CD_reg[1]_0 ),
        .O(\o_CD[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[1]_i_2 
       (.I0(OBJ_PIXEL1[1]),
        .I1(Q),
        .I2(OBJ_PIXEL0[1]),
        .O(\o_CD[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[2]_i_1 
       (.I0(\o_CD[2]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(o_A_PIXEL[2]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(\o_CD_reg[2]_0 ),
        .O(\o_CD[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[2]_i_2 
       (.I0(OBJ_PIXEL1[2]),
        .I1(Q),
        .I2(OBJ_PIXEL0[2]),
        .O(\o_CD[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[3]_i_1 
       (.I0(\o_CD[3]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(o_A_PIXEL[3]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(\o_CD_reg[3]_0 ),
        .O(\o_CD[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[3]_i_2 
       (.I0(OBJ_PIXEL1[3]),
        .I1(Q),
        .I2(OBJ_PIXEL0[3]),
        .O(\o_CD[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[4]_i_1 
       (.I0(\o_CD[4]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(A_PROPERTY_DELAY4[0]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(B_PROPERTY_DELAY3[0]),
        .O(\o_CD[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[4]_i_2 
       (.I0(OBJ_PIXEL1[4]),
        .I1(Q),
        .I2(OBJ_PIXEL0[4]),
        .O(\o_CD[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[5]_i_1 
       (.I0(\o_CD[5]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(A_PROPERTY_DELAY4[1]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(B_PROPERTY_DELAY3[1]),
        .O(\o_CD[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[5]_i_2 
       (.I0(OBJ_PIXEL1[5]),
        .I1(Q),
        .I2(OBJ_PIXEL0[5]),
        .O(\o_CD[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[6]_i_1 
       (.I0(\o_CD[6]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(A_PROPERTY_DELAY4[2]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(B_PROPERTY_DELAY3[2]),
        .O(\o_CD[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[6]_i_2 
       (.I0(OBJ_PIXEL1[6]),
        .I1(Q),
        .I2(OBJ_PIXEL0[6]),
        .O(\o_CD[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o_CD[7]_i_1 
       (.I0(\o_CD[7]_i_2_n_0 ),
        .I1(\o_CD[10]_i_3_n_0 ),
        .I2(A_PROPERTY_DELAY4[3]),
        .I3(\o_CD_reg[10]_i_2_n_0 ),
        .I4(B_PROPERTY_DELAY3[3]),
        .O(\o_CD[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[7]_i_2 
       (.I0(OBJ_PIXEL1[7]),
        .I1(Q),
        .I2(OBJ_PIXEL0[7]),
        .O(\o_CD[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \o_CD[8]_i_1 
       (.I0(B_PROPERTY_DELAY3[4]),
        .I1(\o_CD_reg[10]_i_2_n_0 ),
        .I2(A_PROPERTY_DELAY4[4]),
        .I3(\o_CD[10]_i_3_n_0 ),
        .O(\o_CD[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \o_CD[9]_i_1 
       (.I0(B_PROPERTY_DELAY3[5]),
        .I1(\o_CD_reg[10]_i_2_n_0 ),
        .I2(A_PROPERTY_DELAY4[5]),
        .I3(\o_CD[10]_i_3_n_0 ),
        .O(\o_CD[9]_i_1_n_0 ));
  FDRE \o_CD_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[0]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \o_CD_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[10]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [10]),
        .R(1'b0));
  MUXF7 \o_CD_reg[10]_i_2 
       (.I0(\o_CD[10]_i_5_n_0 ),
        .I1(\o_CD[10]_i_6_n_0 ),
        .O(\o_CD_reg[10]_i_2_n_0 ),
        .S(\o_CD[10]_i_4_n_0 ));
  FDRE \o_CD_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[1]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \o_CD_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[2]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \o_CD_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[3]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \o_CD_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[4]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \o_CD_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[5]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \o_CD_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[6]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \o_CD_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[7]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \o_CD_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[8]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \o_CD_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\o_CD_reg[10]_1 ),
        .D(\o_CD[9]_i_1_n_0 ),
        .Q(\o_CD_reg[10]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "tilemapgen" *) 
module termprj_top_gfx_top_0_0_tilemapgen
   (Q,
    O,
    \TMB_HSCROLL_VALUE_reg[0]_0 ,
    \TMB_HSCROLL_VALUE_reg[0]_1 ,
    \horizontal_counter_reg[1] ,
    \TMA_HSCROLL_VALUE_reg[8]_0 ,
    \horizontal_counter_reg[1]_0 ,
    ADDRARDADDR,
    \o_TILELINEADDR_reg[2]_0 ,
    \TMB_HSCROLL_VALUE_reg[8]_0 ,
    S,
    RAM_reg,
    RAM_reg_0,
    DI,
    RAM_reg_1,
    \B_PROPERTY_DELAY3_reg[0] ,
    RAM_reg_2,
    vertical_tile_addr_carry__0_0,
    D,
    E,
    \TMAB_VSCROLL_VALUE_reg[0]_0 ,
    i_EMU_MCLK,
    \TMB_HSCROLL_VALUE_reg[8]_1 ,
    \TMA_HSCROLL_VALUE_reg[8]_1 );
  output [3:0]Q;
  output [3:0]O;
  output [0:0]\TMB_HSCROLL_VALUE_reg[0]_0 ;
  output \TMB_HSCROLL_VALUE_reg[0]_1 ;
  output [0:0]\horizontal_counter_reg[1] ;
  output [8:0]\TMA_HSCROLL_VALUE_reg[8]_0 ;
  output [0:0]\horizontal_counter_reg[1]_0 ;
  output [6:0]ADDRARDADDR;
  output [2:0]\o_TILELINEADDR_reg[2]_0 ;
  output [5:0]\TMB_HSCROLL_VALUE_reg[8]_0 ;
  input [0:0]S;
  input [6:0]RAM_reg;
  input [3:0]RAM_reg_0;
  input [0:0]DI;
  input [1:0]RAM_reg_1;
  input [0:0]\B_PROPERTY_DELAY3_reg[0] ;
  input [6:0]RAM_reg_2;
  input [6:0]vertical_tile_addr_carry__0_0;
  input [1:0]D;
  input [0:0]E;
  input [7:0]\TMAB_VSCROLL_VALUE_reg[0]_0 ;
  input i_EMU_MCLK;
  input [1:0]\TMB_HSCROLL_VALUE_reg[8]_1 ;
  input [1:0]\TMA_HSCROLL_VALUE_reg[8]_1 ;

  wire [6:0]ADDRARDADDR;
  wire \A_PROPERTY_DELAY3[11]_i_2_n_0 ;
  wire [0:0]\B_PROPERTY_DELAY3_reg[0] ;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]Q;
  wire [6:0]RAM_reg;
  wire [3:0]RAM_reg_0;
  wire [1:0]RAM_reg_1;
  wire [6:0]RAM_reg_2;
  wire [0:0]S;
  wire [6:3]TMAB_VSCROLL_VALUE;
  wire [7:0]\TMAB_VSCROLL_VALUE_reg[0]_0 ;
  wire [8:0]\TMA_HSCROLL_VALUE_reg[8]_0 ;
  wire [1:0]\TMA_HSCROLL_VALUE_reg[8]_1 ;
  wire [0:0]\TMB_HSCROLL_VALUE_reg[0]_0 ;
  wire \TMB_HSCROLL_VALUE_reg[0]_1 ;
  wire [5:0]\TMB_HSCROLL_VALUE_reg[8]_0 ;
  wire [1:0]\TMB_HSCROLL_VALUE_reg[8]_1 ;
  wire \TMB_HSCROLL_VALUE_reg_n_0_[0] ;
  wire \TMB_HSCROLL_VALUE_reg_n_0_[1] ;
  wire \TMB_HSCROLL_VALUE_reg_n_0_[2] ;
  wire \_inferred__2/i__carry__0_n_3 ;
  wire \_inferred__2/i__carry_n_0 ;
  wire \_inferred__2/i__carry_n_1 ;
  wire \_inferred__2/i__carry_n_2 ;
  wire \_inferred__2/i__carry_n_3 ;
  wire [0:0]\horizontal_counter_reg[1] ;
  wire [0:0]\horizontal_counter_reg[1]_0 ;
  wire [5:4]horizontal_tile_addr;
  wire i_EMU_MCLK;
  wire [0:0]o_TILELINEADDR0;
  wire [2:0]\o_TILELINEADDR_reg[2]_0 ;
  wire [7:3]vertical_tile_addr;
  wire [6:0]vertical_tile_addr_carry__0_0;
  wire vertical_tile_addr_carry__0_i_2_n_0;
  wire vertical_tile_addr_carry__0_i_3_n_0;
  wire vertical_tile_addr_carry__0_i_4_n_0;
  wire vertical_tile_addr_carry__0_n_1;
  wire vertical_tile_addr_carry__0_n_2;
  wire vertical_tile_addr_carry__0_n_3;
  wire vertical_tile_addr_carry_i_1_n_0;
  wire vertical_tile_addr_carry_i_2_n_0;
  wire vertical_tile_addr_carry_i_3_n_0;
  wire vertical_tile_addr_carry_i_4_n_0;
  wire vertical_tile_addr_carry_n_0;
  wire vertical_tile_addr_carry_n_1;
  wire vertical_tile_addr_carry_n_2;
  wire vertical_tile_addr_carry_n_3;
  wire [3:1]\NLW__inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW__inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [2:0]NLW_vertical_tile_addr_carry_O_UNCONNECTED;
  wire [3:3]NLW_vertical_tile_addr_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000088008800000)) 
    \A_PROPERTY_DELAY3[11]_i_1 
       (.I0(\A_PROPERTY_DELAY3[11]_i_2_n_0 ),
        .I1(\B_PROPERTY_DELAY3_reg[0] ),
        .I2(RAM_reg[1]),
        .I3(\TMA_HSCROLL_VALUE_reg[8]_0 [1]),
        .I4(RAM_reg[0]),
        .I5(\TMA_HSCROLL_VALUE_reg[8]_0 [0]),
        .O(\horizontal_counter_reg[1] ));
  LUT6 #(
    .INIT(64'h9999966696666666)) 
    \A_PROPERTY_DELAY3[11]_i_2 
       (.I0(\TMA_HSCROLL_VALUE_reg[8]_0 [2]),
        .I1(RAM_reg[2]),
        .I2(\TMA_HSCROLL_VALUE_reg[8]_0 [0]),
        .I3(RAM_reg[0]),
        .I4(\TMA_HSCROLL_VALUE_reg[8]_0 [1]),
        .I5(RAM_reg[1]),
        .O(\A_PROPERTY_DELAY3[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000044004400000)) 
    \A_PROPERTY_DELAY4[11]_i_1 
       (.I0(\A_PROPERTY_DELAY3[11]_i_2_n_0 ),
        .I1(\B_PROPERTY_DELAY3_reg[0] ),
        .I2(RAM_reg[1]),
        .I3(\TMA_HSCROLL_VALUE_reg[8]_0 [1]),
        .I4(RAM_reg[0]),
        .I5(\TMA_HSCROLL_VALUE_reg[8]_0 [0]),
        .O(\horizontal_counter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    \B_PIXEL0[3]_i_2 
       (.I0(\TMB_HSCROLL_VALUE_reg_n_0_[0] ),
        .I1(RAM_reg[0]),
        .I2(RAM_reg[1]),
        .I3(\TMB_HSCROLL_VALUE_reg_n_0_[1] ),
        .I4(RAM_reg[2]),
        .I5(\TMB_HSCROLL_VALUE_reg_n_0_[2] ),
        .O(\TMB_HSCROLL_VALUE_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \B_PROPERTY_DELAY3[9]_i_1 
       (.I0(\TMB_HSCROLL_VALUE_reg[0]_1 ),
        .I1(\B_PROPERTY_DELAY3_reg[0] ),
        .O(\TMB_HSCROLL_VALUE_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_10__2
       (.I0(horizontal_tile_addr[4]),
        .I1(RAM_reg[1]),
        .I2(RAM_reg_2[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_4__2
       (.I0(vertical_tile_addr[7]),
        .I1(RAM_reg[1]),
        .I2(RAM_reg_2[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_5__2
       (.I0(vertical_tile_addr[6]),
        .I1(RAM_reg[1]),
        .I2(RAM_reg_2[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_6__2
       (.I0(vertical_tile_addr[5]),
        .I1(RAM_reg[1]),
        .I2(RAM_reg_2[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_7__2
       (.I0(vertical_tile_addr[4]),
        .I1(RAM_reg[1]),
        .I2(RAM_reg_2[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_8__2
       (.I0(vertical_tile_addr[3]),
        .I1(RAM_reg[1]),
        .I2(RAM_reg_2[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_9__2
       (.I0(horizontal_tile_addr[5]),
        .I1(RAM_reg[1]),
        .I2(RAM_reg_2[1]),
        .O(ADDRARDADDR[1]));
  FDRE #(
    .INIT(1'b1)) 
    \TMAB_VSCROLL_VALUE_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [7]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMAB_VSCROLL_VALUE_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMAB_VSCROLL_VALUE_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMAB_VSCROLL_VALUE_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [2]),
        .Q(TMAB_VSCROLL_VALUE[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMAB_VSCROLL_VALUE_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [3]),
        .Q(TMAB_VSCROLL_VALUE[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMAB_VSCROLL_VALUE_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [4]),
        .Q(TMAB_VSCROLL_VALUE[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMAB_VSCROLL_VALUE_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [5]),
        .Q(TMAB_VSCROLL_VALUE[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMAB_VSCROLL_VALUE_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [6]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMA_HSCROLL_VALUE_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [7]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMA_HSCROLL_VALUE_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [0]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMA_HSCROLL_VALUE_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [1]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMA_HSCROLL_VALUE_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [2]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMA_HSCROLL_VALUE_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [3]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMA_HSCROLL_VALUE_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [4]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMA_HSCROLL_VALUE_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [5]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMA_HSCROLL_VALUE_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [6]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMA_HSCROLL_VALUE_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\TMA_HSCROLL_VALUE_reg[8]_1 [1]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [7]),
        .Q(\TMA_HSCROLL_VALUE_reg[8]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMB_HSCROLL_VALUE_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [7]),
        .Q(\TMB_HSCROLL_VALUE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMB_HSCROLL_VALUE_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [0]),
        .Q(\TMB_HSCROLL_VALUE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMB_HSCROLL_VALUE_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [1]),
        .Q(\TMB_HSCROLL_VALUE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMB_HSCROLL_VALUE_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [2]),
        .Q(\TMB_HSCROLL_VALUE_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TMB_HSCROLL_VALUE_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [3]),
        .Q(\TMB_HSCROLL_VALUE_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMB_HSCROLL_VALUE_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [4]),
        .Q(\TMB_HSCROLL_VALUE_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMB_HSCROLL_VALUE_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [5]),
        .Q(\TMB_HSCROLL_VALUE_reg[8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMB_HSCROLL_VALUE_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [0]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [6]),
        .Q(\TMB_HSCROLL_VALUE_reg[8]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TMB_HSCROLL_VALUE_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\TMB_HSCROLL_VALUE_reg[8]_1 [1]),
        .D(\TMAB_VSCROLL_VALUE_reg[0]_0 [7]),
        .Q(\TMB_HSCROLL_VALUE_reg[8]_0 [5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_0 ,\_inferred__2/i__carry_n_1 ,\_inferred__2/i__carry_n_2 ,\_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(RAM_reg[6:3]),
        .O(O),
        .S(RAM_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__2/i__carry__0 
       (.CI(\_inferred__2/i__carry_n_0 ),
        .CO({\NLW__inferred__2/i__carry__0_CO_UNCONNECTED [3:1],\_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\NLW__inferred__2/i__carry__0_O_UNCONNECTED [3:2],horizontal_tile_addr}),
        .S({1'b0,1'b0,RAM_reg_1}));
  LUT2 #(
    .INIT(4'h6)) 
    \o_TILELINEADDR[0]_i_1 
       (.I0(Q[0]),
        .I1(vertical_tile_addr_carry__0_0[0]),
        .O(o_TILELINEADDR0));
  FDRE \o_TILELINEADDR_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(o_TILELINEADDR0),
        .Q(\o_TILELINEADDR_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \o_TILELINEADDR_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[0]),
        .Q(\o_TILELINEADDR_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \o_TILELINEADDR_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[1]),
        .Q(\o_TILELINEADDR_reg[2]_0 [2]),
        .R(1'b0));
  CARRY4 vertical_tile_addr_carry
       (.CI(1'b0),
        .CO({vertical_tile_addr_carry_n_0,vertical_tile_addr_carry_n_1,vertical_tile_addr_carry_n_2,vertical_tile_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({TMAB_VSCROLL_VALUE[3],Q[2:0]}),
        .O({vertical_tile_addr[3],NLW_vertical_tile_addr_carry_O_UNCONNECTED[2:0]}),
        .S({vertical_tile_addr_carry_i_1_n_0,vertical_tile_addr_carry_i_2_n_0,vertical_tile_addr_carry_i_3_n_0,vertical_tile_addr_carry_i_4_n_0}));
  CARRY4 vertical_tile_addr_carry__0
       (.CI(vertical_tile_addr_carry_n_0),
        .CO({NLW_vertical_tile_addr_carry__0_CO_UNCONNECTED[3],vertical_tile_addr_carry__0_n_1,vertical_tile_addr_carry__0_n_2,vertical_tile_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,TMAB_VSCROLL_VALUE[6:4]}),
        .O(vertical_tile_addr[7:4]),
        .S({S,vertical_tile_addr_carry__0_i_2_n_0,vertical_tile_addr_carry__0_i_3_n_0,vertical_tile_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry__0_i_2
       (.I0(TMAB_VSCROLL_VALUE[6]),
        .I1(vertical_tile_addr_carry__0_0[6]),
        .O(vertical_tile_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry__0_i_3
       (.I0(TMAB_VSCROLL_VALUE[5]),
        .I1(vertical_tile_addr_carry__0_0[5]),
        .O(vertical_tile_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry__0_i_4
       (.I0(TMAB_VSCROLL_VALUE[4]),
        .I1(vertical_tile_addr_carry__0_0[4]),
        .O(vertical_tile_addr_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry_i_1
       (.I0(TMAB_VSCROLL_VALUE[3]),
        .I1(vertical_tile_addr_carry__0_0[3]),
        .O(vertical_tile_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry_i_2
       (.I0(Q[2]),
        .I1(vertical_tile_addr_carry__0_0[2]),
        .O(vertical_tile_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry_i_3
       (.I0(Q[1]),
        .I1(vertical_tile_addr_carry__0_0[1]),
        .O(vertical_tile_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry_i_4
       (.I0(Q[0]),
        .I1(vertical_tile_addr_carry__0_0[0]),
        .O(vertical_tile_addr_carry_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "tilemapsr" *) 
module termprj_top_gfx_top_0_0_tilemapsr
   (\cen_register_reg[0] ,
    o_A_PIXEL,
    ABS_2H_dl,
    \o_A_PIXEL_reg[2]__0_0 ,
    \B_PIXEL7_reg[3]_0 ,
    \o_A_PIXEL_reg[0]__0_0 ,
    \B_PIXEL7_reg[0]_0 ,
    \B_PIXEL7_reg[1]_0 ,
    \B_PIXEL7_reg[3]_1 ,
    \B_PIXEL7_reg[2]_0 ,
    i_EMU_MCLK,
    Q,
    \A_PIXEL7_reg[0]_0 ,
    \A_PIXEL7_reg[0]_1 ,
    \B_PIXEL7_reg[0]_1 ,
    \B_PIXEL7_reg[0]_2 ,
    \o_CD[10]_i_11 ,
    \o_A_PIXEL_reg[0]__0_1 ,
    \o_A_PIXEL_reg[0]__0_2 ,
    E,
    D,
    \B_TILELINELATCH_reg[31]_0 );
  output [0:0]\cen_register_reg[0] ;
  output [3:0]o_A_PIXEL;
  output ABS_2H_dl;
  output \o_A_PIXEL_reg[2]__0_0 ;
  output \B_PIXEL7_reg[3]_0 ;
  output \o_A_PIXEL_reg[0]__0_0 ;
  output \B_PIXEL7_reg[0]_0 ;
  output \B_PIXEL7_reg[1]_0 ;
  output \B_PIXEL7_reg[3]_1 ;
  output \B_PIXEL7_reg[2]_0 ;
  input i_EMU_MCLK;
  input [0:0]Q;
  input [0:0]\A_PIXEL7_reg[0]_0 ;
  input \A_PIXEL7_reg[0]_1 ;
  input [0:0]\B_PIXEL7_reg[0]_1 ;
  input \B_PIXEL7_reg[0]_2 ;
  input \o_CD[10]_i_11 ;
  input \o_A_PIXEL_reg[0]__0_1 ;
  input [0:0]\o_A_PIXEL_reg[0]__0_2 ;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\B_TILELINELATCH_reg[31]_0 ;

  wire ABS_2H_dl;
  wire \A_PIXEL0[0]_i_1_n_0 ;
  wire \A_PIXEL0[1]_i_1_n_0 ;
  wire \A_PIXEL0[2]_i_1_n_0 ;
  wire \A_PIXEL0[3]_i_1_n_0 ;
  wire \A_PIXEL0_reg_n_0_[0] ;
  wire \A_PIXEL0_reg_n_0_[1] ;
  wire \A_PIXEL0_reg_n_0_[2] ;
  wire \A_PIXEL0_reg_n_0_[3] ;
  wire [3:0]A_PIXEL1;
  wire \A_PIXEL1[0]_i_1_n_0 ;
  wire \A_PIXEL1[1]_i_1_n_0 ;
  wire \A_PIXEL1[2]_i_1_n_0 ;
  wire \A_PIXEL1[3]_i_1_n_0 ;
  wire [3:0]A_PIXEL2;
  wire \A_PIXEL2[0]_i_1_n_0 ;
  wire \A_PIXEL2[1]_i_1_n_0 ;
  wire \A_PIXEL2[2]_i_1_n_0 ;
  wire \A_PIXEL2[3]_i_1_n_0 ;
  wire [3:0]A_PIXEL3;
  wire \A_PIXEL3[0]_i_1_n_0 ;
  wire \A_PIXEL3[1]_i_1_n_0 ;
  wire \A_PIXEL3[2]_i_1_n_0 ;
  wire \A_PIXEL3[3]_i_1_n_0 ;
  wire [3:0]A_PIXEL4;
  wire \A_PIXEL4[0]_i_1_n_0 ;
  wire \A_PIXEL4[1]_i_1_n_0 ;
  wire \A_PIXEL4[2]_i_1_n_0 ;
  wire \A_PIXEL4[3]_i_1_n_0 ;
  wire [3:0]A_PIXEL5;
  wire \A_PIXEL5[0]_i_1_n_0 ;
  wire \A_PIXEL5[1]_i_1_n_0 ;
  wire \A_PIXEL5[2]_i_1_n_0 ;
  wire \A_PIXEL5[3]_i_1_n_0 ;
  wire [3:0]A_PIXEL6;
  wire \A_PIXEL6[0]_i_1_n_0 ;
  wire \A_PIXEL6[1]_i_1_n_0 ;
  wire \A_PIXEL6[2]_i_1_n_0 ;
  wire \A_PIXEL6[3]_i_1_n_0 ;
  wire \A_PIXEL7[0]_i_1_n_0 ;
  wire \A_PIXEL7[1]_i_1_n_0 ;
  wire \A_PIXEL7[2]_i_1_n_0 ;
  wire \A_PIXEL7[3]_i_1_n_0 ;
  wire [0:0]\A_PIXEL7_reg[0]_0 ;
  wire \A_PIXEL7_reg[0]_1 ;
  wire \A_PIXEL7_reg_n_0_[0] ;
  wire \A_PIXEL7_reg_n_0_[1] ;
  wire \A_PIXEL7_reg_n_0_[2] ;
  wire \A_PIXEL7_reg_n_0_[3] ;
  wire \A_PIXEL_DELAY3_reg[0]_srl3_i_1_n_0 ;
  wire \A_PIXEL_DELAY3_reg[0]_srl3_n_0 ;
  wire \A_PIXEL_DELAY3_reg[1]_srl3_i_1_n_0 ;
  wire \A_PIXEL_DELAY3_reg[1]_srl3_n_0 ;
  wire \A_PIXEL_DELAY3_reg[2]_srl3_i_1_n_0 ;
  wire \A_PIXEL_DELAY3_reg[2]_srl3_n_0 ;
  wire \A_PIXEL_DELAY3_reg[3]_srl3_i_1_n_0 ;
  wire \A_PIXEL_DELAY3_reg[3]_srl3_n_0 ;
  wire \A_TILELINELATCH_reg_n_0_[0] ;
  wire \A_TILELINELATCH_reg_n_0_[10] ;
  wire \A_TILELINELATCH_reg_n_0_[11] ;
  wire \A_TILELINELATCH_reg_n_0_[12] ;
  wire \A_TILELINELATCH_reg_n_0_[13] ;
  wire \A_TILELINELATCH_reg_n_0_[14] ;
  wire \A_TILELINELATCH_reg_n_0_[15] ;
  wire \A_TILELINELATCH_reg_n_0_[16] ;
  wire \A_TILELINELATCH_reg_n_0_[17] ;
  wire \A_TILELINELATCH_reg_n_0_[18] ;
  wire \A_TILELINELATCH_reg_n_0_[19] ;
  wire \A_TILELINELATCH_reg_n_0_[1] ;
  wire \A_TILELINELATCH_reg_n_0_[20] ;
  wire \A_TILELINELATCH_reg_n_0_[21] ;
  wire \A_TILELINELATCH_reg_n_0_[22] ;
  wire \A_TILELINELATCH_reg_n_0_[23] ;
  wire \A_TILELINELATCH_reg_n_0_[24] ;
  wire \A_TILELINELATCH_reg_n_0_[25] ;
  wire \A_TILELINELATCH_reg_n_0_[26] ;
  wire \A_TILELINELATCH_reg_n_0_[27] ;
  wire \A_TILELINELATCH_reg_n_0_[2] ;
  wire \A_TILELINELATCH_reg_n_0_[3] ;
  wire \A_TILELINELATCH_reg_n_0_[4] ;
  wire \A_TILELINELATCH_reg_n_0_[5] ;
  wire \A_TILELINELATCH_reg_n_0_[6] ;
  wire \A_TILELINELATCH_reg_n_0_[7] ;
  wire \A_TILELINELATCH_reg_n_0_[8] ;
  wire \A_TILELINELATCH_reg_n_0_[9] ;
  wire \B_PIXEL0[0]_i_1_n_0 ;
  wire \B_PIXEL0[1]_i_1_n_0 ;
  wire \B_PIXEL0[2]_i_1_n_0 ;
  wire \B_PIXEL0[3]_i_1_n_0 ;
  wire \B_PIXEL0_reg_n_0_[0] ;
  wire \B_PIXEL0_reg_n_0_[1] ;
  wire \B_PIXEL0_reg_n_0_[2] ;
  wire \B_PIXEL0_reg_n_0_[3] ;
  wire [3:0]B_PIXEL1;
  wire \B_PIXEL1[0]_i_1_n_0 ;
  wire \B_PIXEL1[1]_i_1_n_0 ;
  wire \B_PIXEL1[2]_i_1_n_0 ;
  wire \B_PIXEL1[3]_i_1_n_0 ;
  wire [3:0]B_PIXEL2;
  wire \B_PIXEL2[0]_i_1_n_0 ;
  wire \B_PIXEL2[1]_i_1_n_0 ;
  wire \B_PIXEL2[2]_i_1_n_0 ;
  wire \B_PIXEL2[3]_i_1_n_0 ;
  wire [3:0]B_PIXEL3;
  wire \B_PIXEL3[0]_i_1_n_0 ;
  wire \B_PIXEL3[1]_i_1_n_0 ;
  wire \B_PIXEL3[2]_i_1_n_0 ;
  wire \B_PIXEL3[3]_i_1_n_0 ;
  wire [3:0]B_PIXEL4;
  wire \B_PIXEL4[0]_i_1_n_0 ;
  wire \B_PIXEL4[1]_i_1_n_0 ;
  wire \B_PIXEL4[2]_i_1_n_0 ;
  wire \B_PIXEL4[3]_i_1_n_0 ;
  wire [3:0]B_PIXEL5;
  wire \B_PIXEL5[0]_i_1_n_0 ;
  wire \B_PIXEL5[1]_i_1_n_0 ;
  wire \B_PIXEL5[2]_i_1_n_0 ;
  wire \B_PIXEL5[3]_i_1_n_0 ;
  wire [3:0]B_PIXEL6;
  wire \B_PIXEL6[0]_i_1_n_0 ;
  wire \B_PIXEL6[1]_i_1_n_0 ;
  wire \B_PIXEL6[2]_i_1_n_0 ;
  wire \B_PIXEL6[3]_i_1_n_0 ;
  wire \B_PIXEL7[0]_i_1_n_0 ;
  wire \B_PIXEL7[1]_i_1_n_0 ;
  wire \B_PIXEL7[2]_i_1_n_0 ;
  wire \B_PIXEL7[3]_i_1_n_0 ;
  wire \B_PIXEL7_reg[0]_0 ;
  wire [0:0]\B_PIXEL7_reg[0]_1 ;
  wire \B_PIXEL7_reg[0]_2 ;
  wire \B_PIXEL7_reg[1]_0 ;
  wire \B_PIXEL7_reg[2]_0 ;
  wire \B_PIXEL7_reg[3]_0 ;
  wire \B_PIXEL7_reg[3]_1 ;
  wire \B_PIXEL7_reg_n_0_[0] ;
  wire \B_PIXEL7_reg_n_0_[1] ;
  wire \B_PIXEL7_reg_n_0_[2] ;
  wire \B_PIXEL7_reg_n_0_[3] ;
  wire [0:0]\B_TILELINELATCH_reg[31]_0 ;
  wire \B_TILELINELATCH_reg_n_0_[0] ;
  wire \B_TILELINELATCH_reg_n_0_[10] ;
  wire \B_TILELINELATCH_reg_n_0_[11] ;
  wire \B_TILELINELATCH_reg_n_0_[12] ;
  wire \B_TILELINELATCH_reg_n_0_[13] ;
  wire \B_TILELINELATCH_reg_n_0_[14] ;
  wire \B_TILELINELATCH_reg_n_0_[15] ;
  wire \B_TILELINELATCH_reg_n_0_[16] ;
  wire \B_TILELINELATCH_reg_n_0_[17] ;
  wire \B_TILELINELATCH_reg_n_0_[18] ;
  wire \B_TILELINELATCH_reg_n_0_[19] ;
  wire \B_TILELINELATCH_reg_n_0_[1] ;
  wire \B_TILELINELATCH_reg_n_0_[20] ;
  wire \B_TILELINELATCH_reg_n_0_[21] ;
  wire \B_TILELINELATCH_reg_n_0_[22] ;
  wire \B_TILELINELATCH_reg_n_0_[23] ;
  wire \B_TILELINELATCH_reg_n_0_[24] ;
  wire \B_TILELINELATCH_reg_n_0_[25] ;
  wire \B_TILELINELATCH_reg_n_0_[26] ;
  wire \B_TILELINELATCH_reg_n_0_[27] ;
  wire \B_TILELINELATCH_reg_n_0_[28] ;
  wire \B_TILELINELATCH_reg_n_0_[29] ;
  wire \B_TILELINELATCH_reg_n_0_[2] ;
  wire \B_TILELINELATCH_reg_n_0_[30] ;
  wire \B_TILELINELATCH_reg_n_0_[31] ;
  wire \B_TILELINELATCH_reg_n_0_[3] ;
  wire \B_TILELINELATCH_reg_n_0_[4] ;
  wire \B_TILELINELATCH_reg_n_0_[5] ;
  wire \B_TILELINELATCH_reg_n_0_[6] ;
  wire \B_TILELINELATCH_reg_n_0_[7] ;
  wire \B_TILELINELATCH_reg_n_0_[8] ;
  wire \B_TILELINELATCH_reg_n_0_[9] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\cen_register_reg[0] ;
  wire i_EMU_MCLK;
  wire [3:0]o_A_PIXEL;
  wire \o_A_PIXEL_reg[0]__0_0 ;
  wire \o_A_PIXEL_reg[0]__0_1 ;
  wire [0:0]\o_A_PIXEL_reg[0]__0_2 ;
  wire \o_A_PIXEL_reg[2]__0_0 ;
  wire \o_CD[10]_i_11 ;
  wire \o_CD[10]_i_26_n_0 ;
  wire [3:0]p_0_in;

  FDRE ABS_2H_dl_reg
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(Q),
        .Q(ABS_2H_dl),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF404)) 
    \A_PIXEL0[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL1[0]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(p_0_in[0]),
        .O(\A_PIXEL0[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \A_PIXEL0[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL1[1]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(p_0_in[1]),
        .O(\A_PIXEL0[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \A_PIXEL0[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL1[2]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(p_0_in[2]),
        .O(\A_PIXEL0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \A_PIXEL0[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL1[3]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(p_0_in[3]),
        .O(\A_PIXEL0[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL0_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL0[0]_i_1_n_0 ),
        .Q(\A_PIXEL0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL0_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL0[1]_i_1_n_0 ),
        .Q(\A_PIXEL0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL0_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL0[2]_i_1_n_0 ),
        .Q(\A_PIXEL0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL0_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL0[3]_i_1_n_0 ),
        .Q(\A_PIXEL0_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL1[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(\A_PIXEL0_reg_n_0_[0] ),
        .I3(A_PIXEL2[0]),
        .I4(\A_TILELINELATCH_reg_n_0_[24] ),
        .O(\A_PIXEL1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL1[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(\A_PIXEL0_reg_n_0_[1] ),
        .I3(A_PIXEL2[1]),
        .I4(\A_TILELINELATCH_reg_n_0_[25] ),
        .O(\A_PIXEL1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL1[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(\A_PIXEL0_reg_n_0_[2] ),
        .I3(A_PIXEL2[2]),
        .I4(\A_TILELINELATCH_reg_n_0_[26] ),
        .O(\A_PIXEL1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL1[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(\A_PIXEL0_reg_n_0_[3] ),
        .I3(A_PIXEL2[3]),
        .I4(\A_TILELINELATCH_reg_n_0_[27] ),
        .O(\A_PIXEL1[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL1_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL1[0]_i_1_n_0 ),
        .Q(A_PIXEL1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL1_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL1[1]_i_1_n_0 ),
        .Q(A_PIXEL1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL1_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL1[2]_i_1_n_0 ),
        .Q(A_PIXEL1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL1_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL1[3]_i_1_n_0 ),
        .Q(A_PIXEL1[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL2[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL1[0]),
        .I3(A_PIXEL3[0]),
        .I4(\A_TILELINELATCH_reg_n_0_[20] ),
        .O(\A_PIXEL2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL2[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL1[1]),
        .I3(A_PIXEL3[1]),
        .I4(\A_TILELINELATCH_reg_n_0_[21] ),
        .O(\A_PIXEL2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL2[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL1[2]),
        .I3(A_PIXEL3[2]),
        .I4(\A_TILELINELATCH_reg_n_0_[22] ),
        .O(\A_PIXEL2[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL2[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL1[3]),
        .I3(A_PIXEL3[3]),
        .I4(\A_TILELINELATCH_reg_n_0_[23] ),
        .O(\A_PIXEL2[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL2_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL2[0]_i_1_n_0 ),
        .Q(A_PIXEL2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL2_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL2[1]_i_1_n_0 ),
        .Q(A_PIXEL2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL2_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL2[2]_i_1_n_0 ),
        .Q(A_PIXEL2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL2_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL2[3]_i_1_n_0 ),
        .Q(A_PIXEL2[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL3[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL2[0]),
        .I3(A_PIXEL4[0]),
        .I4(\A_TILELINELATCH_reg_n_0_[16] ),
        .O(\A_PIXEL3[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL3[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL2[1]),
        .I3(A_PIXEL4[1]),
        .I4(\A_TILELINELATCH_reg_n_0_[17] ),
        .O(\A_PIXEL3[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL3[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL2[2]),
        .I3(A_PIXEL4[2]),
        .I4(\A_TILELINELATCH_reg_n_0_[18] ),
        .O(\A_PIXEL3[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL3[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL2[3]),
        .I3(A_PIXEL4[3]),
        .I4(\A_TILELINELATCH_reg_n_0_[19] ),
        .O(\A_PIXEL3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL3_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL3[0]_i_1_n_0 ),
        .Q(A_PIXEL3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL3_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL3[1]_i_1_n_0 ),
        .Q(A_PIXEL3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL3_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL3[2]_i_1_n_0 ),
        .Q(A_PIXEL3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL3_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL3[3]_i_1_n_0 ),
        .Q(A_PIXEL3[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL4[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL3[0]),
        .I3(A_PIXEL5[0]),
        .I4(\A_TILELINELATCH_reg_n_0_[12] ),
        .O(\A_PIXEL4[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL4[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL3[1]),
        .I3(A_PIXEL5[1]),
        .I4(\A_TILELINELATCH_reg_n_0_[13] ),
        .O(\A_PIXEL4[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL4[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL3[2]),
        .I3(A_PIXEL5[2]),
        .I4(\A_TILELINELATCH_reg_n_0_[14] ),
        .O(\A_PIXEL4[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL4[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL3[3]),
        .I3(A_PIXEL5[3]),
        .I4(\A_TILELINELATCH_reg_n_0_[15] ),
        .O(\A_PIXEL4[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL4_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL4[0]_i_1_n_0 ),
        .Q(A_PIXEL4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL4_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL4[1]_i_1_n_0 ),
        .Q(A_PIXEL4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL4_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL4[2]_i_1_n_0 ),
        .Q(A_PIXEL4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL4_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL4[3]_i_1_n_0 ),
        .Q(A_PIXEL4[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL5[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL4[0]),
        .I3(A_PIXEL6[0]),
        .I4(\A_TILELINELATCH_reg_n_0_[8] ),
        .O(\A_PIXEL5[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL5[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL4[1]),
        .I3(A_PIXEL6[1]),
        .I4(\A_TILELINELATCH_reg_n_0_[9] ),
        .O(\A_PIXEL5[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL5[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL4[2]),
        .I3(A_PIXEL6[2]),
        .I4(\A_TILELINELATCH_reg_n_0_[10] ),
        .O(\A_PIXEL5[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL5[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL4[3]),
        .I3(A_PIXEL6[3]),
        .I4(\A_TILELINELATCH_reg_n_0_[11] ),
        .O(\A_PIXEL5[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL5_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL5[0]_i_1_n_0 ),
        .Q(A_PIXEL5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL5_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL5[1]_i_1_n_0 ),
        .Q(A_PIXEL5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL5_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL5[2]_i_1_n_0 ),
        .Q(A_PIXEL5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL5_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL5[3]_i_1_n_0 ),
        .Q(A_PIXEL5[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL6[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL5[0]),
        .I3(\A_PIXEL7_reg_n_0_[0] ),
        .I4(\A_TILELINELATCH_reg_n_0_[4] ),
        .O(\A_PIXEL6[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL6[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL5[1]),
        .I3(\A_PIXEL7_reg_n_0_[1] ),
        .I4(\A_TILELINELATCH_reg_n_0_[5] ),
        .O(\A_PIXEL6[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL6[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL5[2]),
        .I3(\A_PIXEL7_reg_n_0_[2] ),
        .I4(\A_TILELINELATCH_reg_n_0_[6] ),
        .O(\A_PIXEL6[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \A_PIXEL6[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(\A_PIXEL7_reg[0]_1 ),
        .I2(A_PIXEL5[3]),
        .I3(\A_PIXEL7_reg_n_0_[3] ),
        .I4(\A_TILELINELATCH_reg_n_0_[7] ),
        .O(\A_PIXEL6[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL6_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL6[0]_i_1_n_0 ),
        .Q(A_PIXEL6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL6_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL6[1]_i_1_n_0 ),
        .Q(A_PIXEL6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL6_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL6[2]_i_1_n_0 ),
        .Q(A_PIXEL6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL6_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL6[3]_i_1_n_0 ),
        .Q(A_PIXEL6[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF808)) 
    \A_PIXEL7[0]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL6[0]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(\A_TILELINELATCH_reg_n_0_[0] ),
        .O(\A_PIXEL7[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \A_PIXEL7[1]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL6[1]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(\A_TILELINELATCH_reg_n_0_[1] ),
        .O(\A_PIXEL7[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \A_PIXEL7[2]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL6[2]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(\A_TILELINELATCH_reg_n_0_[2] ),
        .O(\A_PIXEL7[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \A_PIXEL7[3]_i_1 
       (.I0(\A_PIXEL7_reg[0]_0 ),
        .I1(A_PIXEL6[3]),
        .I2(\A_PIXEL7_reg[0]_1 ),
        .I3(\A_TILELINELATCH_reg_n_0_[3] ),
        .O(\A_PIXEL7[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL7_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL7[0]_i_1_n_0 ),
        .Q(\A_PIXEL7_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL7_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL7[1]_i_1_n_0 ),
        .Q(\A_PIXEL7_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL7_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL7[2]_i_1_n_0 ),
        .Q(\A_PIXEL7_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \A_PIXEL7_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL7[3]_i_1_n_0 ),
        .Q(\A_PIXEL7_reg_n_0_[3] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg " *) 
  (* srl_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[0]_srl3 " *) 
  SRL16E \A_PIXEL_DELAY3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\cen_register_reg[0] ),
        .CLK(i_EMU_MCLK),
        .D(\A_PIXEL_DELAY3_reg[0]_srl3_i_1_n_0 ),
        .Q(\A_PIXEL_DELAY3_reg[0]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A_PIXEL_DELAY3_reg[0]_srl3_i_1 
       (.I0(\A_PIXEL7_reg_n_0_[0] ),
        .I1(\A_PIXEL7_reg[0]_0 ),
        .I2(\A_PIXEL0_reg_n_0_[0] ),
        .O(\A_PIXEL_DELAY3_reg[0]_srl3_i_1_n_0 ));
  (* srl_bus_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg " *) 
  (* srl_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[1]_srl3 " *) 
  SRL16E \A_PIXEL_DELAY3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\cen_register_reg[0] ),
        .CLK(i_EMU_MCLK),
        .D(\A_PIXEL_DELAY3_reg[1]_srl3_i_1_n_0 ),
        .Q(\A_PIXEL_DELAY3_reg[1]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A_PIXEL_DELAY3_reg[1]_srl3_i_1 
       (.I0(\A_PIXEL7_reg_n_0_[1] ),
        .I1(\A_PIXEL7_reg[0]_0 ),
        .I2(\A_PIXEL0_reg_n_0_[1] ),
        .O(\A_PIXEL_DELAY3_reg[1]_srl3_i_1_n_0 ));
  (* srl_bus_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg " *) 
  (* srl_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[2]_srl3 " *) 
  SRL16E \A_PIXEL_DELAY3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\cen_register_reg[0] ),
        .CLK(i_EMU_MCLK),
        .D(\A_PIXEL_DELAY3_reg[2]_srl3_i_1_n_0 ),
        .Q(\A_PIXEL_DELAY3_reg[2]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A_PIXEL_DELAY3_reg[2]_srl3_i_1 
       (.I0(\A_PIXEL7_reg_n_0_[2] ),
        .I1(\A_PIXEL7_reg[0]_0 ),
        .I2(\A_PIXEL0_reg_n_0_[2] ),
        .O(\A_PIXEL_DELAY3_reg[2]_srl3_i_1_n_0 ));
  (* srl_bus_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg " *) 
  (* srl_name = "\inst/video_main/tilemapsr_main/A_PIXEL_DELAY3_reg[3]_srl3 " *) 
  SRL16E \A_PIXEL_DELAY3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\cen_register_reg[0] ),
        .CLK(i_EMU_MCLK),
        .D(\A_PIXEL_DELAY3_reg[3]_srl3_i_1_n_0 ),
        .Q(\A_PIXEL_DELAY3_reg[3]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A_PIXEL_DELAY3_reg[3]_srl3_i_1 
       (.I0(\A_PIXEL7_reg_n_0_[3] ),
        .I1(\A_PIXEL7_reg[0]_0 ),
        .I2(\A_PIXEL0_reg_n_0_[3] ),
        .O(\A_PIXEL_DELAY3_reg[3]_srl3_i_1_n_0 ));
  FDRE \A_TILELINELATCH_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[0]),
        .Q(\A_TILELINELATCH_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[10]),
        .Q(\A_TILELINELATCH_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[11]),
        .Q(\A_TILELINELATCH_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[12]),
        .Q(\A_TILELINELATCH_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[13]),
        .Q(\A_TILELINELATCH_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[14]),
        .Q(\A_TILELINELATCH_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[15] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[15]),
        .Q(\A_TILELINELATCH_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[16] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[16]),
        .Q(\A_TILELINELATCH_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[17] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[17]),
        .Q(\A_TILELINELATCH_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[18] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[18]),
        .Q(\A_TILELINELATCH_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[19] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[19]),
        .Q(\A_TILELINELATCH_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[1]),
        .Q(\A_TILELINELATCH_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[20] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[20]),
        .Q(\A_TILELINELATCH_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[21] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[21]),
        .Q(\A_TILELINELATCH_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[22] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[22]),
        .Q(\A_TILELINELATCH_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[23] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[23]),
        .Q(\A_TILELINELATCH_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[24] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[24]),
        .Q(\A_TILELINELATCH_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[25] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[25]),
        .Q(\A_TILELINELATCH_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[26] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[26]),
        .Q(\A_TILELINELATCH_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[27] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[27]),
        .Q(\A_TILELINELATCH_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[28] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[28]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[29] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[29]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[2]),
        .Q(\A_TILELINELATCH_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[30] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[30]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[31] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[31]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[3]),
        .Q(\A_TILELINELATCH_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[4]),
        .Q(\A_TILELINELATCH_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[5]),
        .Q(\A_TILELINELATCH_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[6]),
        .Q(\A_TILELINELATCH_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[7]),
        .Q(\A_TILELINELATCH_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[8]),
        .Q(\A_TILELINELATCH_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \A_TILELINELATCH_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(E),
        .D(D[9]),
        .Q(\A_TILELINELATCH_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF404)) 
    \B_PIXEL0[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL1[0]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[28] ),
        .O(\B_PIXEL0[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \B_PIXEL0[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL1[1]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[29] ),
        .O(\B_PIXEL0[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \B_PIXEL0[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL1[2]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[30] ),
        .O(\B_PIXEL0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \B_PIXEL0[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL1[3]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[31] ),
        .O(\B_PIXEL0[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL0_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL0[0]_i_1_n_0 ),
        .Q(\B_PIXEL0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL0_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL0[1]_i_1_n_0 ),
        .Q(\B_PIXEL0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL0_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL0[2]_i_1_n_0 ),
        .Q(\B_PIXEL0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL0_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL0[3]_i_1_n_0 ),
        .Q(\B_PIXEL0_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL1[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(\B_PIXEL0_reg_n_0_[0] ),
        .I3(B_PIXEL2[0]),
        .I4(\B_TILELINELATCH_reg_n_0_[24] ),
        .O(\B_PIXEL1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL1[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(\B_PIXEL0_reg_n_0_[1] ),
        .I3(B_PIXEL2[1]),
        .I4(\B_TILELINELATCH_reg_n_0_[25] ),
        .O(\B_PIXEL1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL1[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(\B_PIXEL0_reg_n_0_[2] ),
        .I3(B_PIXEL2[2]),
        .I4(\B_TILELINELATCH_reg_n_0_[26] ),
        .O(\B_PIXEL1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL1[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(\B_PIXEL0_reg_n_0_[3] ),
        .I3(B_PIXEL2[3]),
        .I4(\B_TILELINELATCH_reg_n_0_[27] ),
        .O(\B_PIXEL1[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL1_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL1[0]_i_1_n_0 ),
        .Q(B_PIXEL1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL1_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL1[1]_i_1_n_0 ),
        .Q(B_PIXEL1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL1_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL1[2]_i_1_n_0 ),
        .Q(B_PIXEL1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL1_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL1[3]_i_1_n_0 ),
        .Q(B_PIXEL1[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL2[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL1[0]),
        .I3(B_PIXEL3[0]),
        .I4(\B_TILELINELATCH_reg_n_0_[20] ),
        .O(\B_PIXEL2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL2[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL1[1]),
        .I3(B_PIXEL3[1]),
        .I4(\B_TILELINELATCH_reg_n_0_[21] ),
        .O(\B_PIXEL2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL2[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL1[2]),
        .I3(B_PIXEL3[2]),
        .I4(\B_TILELINELATCH_reg_n_0_[22] ),
        .O(\B_PIXEL2[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL2[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL1[3]),
        .I3(B_PIXEL3[3]),
        .I4(\B_TILELINELATCH_reg_n_0_[23] ),
        .O(\B_PIXEL2[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL2_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL2[0]_i_1_n_0 ),
        .Q(B_PIXEL2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL2_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL2[1]_i_1_n_0 ),
        .Q(B_PIXEL2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL2_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL2[2]_i_1_n_0 ),
        .Q(B_PIXEL2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL2_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL2[3]_i_1_n_0 ),
        .Q(B_PIXEL2[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL3[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL2[0]),
        .I3(B_PIXEL4[0]),
        .I4(\B_TILELINELATCH_reg_n_0_[16] ),
        .O(\B_PIXEL3[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL3[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL2[1]),
        .I3(B_PIXEL4[1]),
        .I4(\B_TILELINELATCH_reg_n_0_[17] ),
        .O(\B_PIXEL3[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL3[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL2[2]),
        .I3(B_PIXEL4[2]),
        .I4(\B_TILELINELATCH_reg_n_0_[18] ),
        .O(\B_PIXEL3[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL3[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL2[3]),
        .I3(B_PIXEL4[3]),
        .I4(\B_TILELINELATCH_reg_n_0_[19] ),
        .O(\B_PIXEL3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL3_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL3[0]_i_1_n_0 ),
        .Q(B_PIXEL3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL3_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL3[1]_i_1_n_0 ),
        .Q(B_PIXEL3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL3_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL3[2]_i_1_n_0 ),
        .Q(B_PIXEL3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL3_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL3[3]_i_1_n_0 ),
        .Q(B_PIXEL3[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL4[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL3[0]),
        .I3(B_PIXEL5[0]),
        .I4(\B_TILELINELATCH_reg_n_0_[12] ),
        .O(\B_PIXEL4[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL4[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL3[1]),
        .I3(B_PIXEL5[1]),
        .I4(\B_TILELINELATCH_reg_n_0_[13] ),
        .O(\B_PIXEL4[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL4[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL3[2]),
        .I3(B_PIXEL5[2]),
        .I4(\B_TILELINELATCH_reg_n_0_[14] ),
        .O(\B_PIXEL4[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL4[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL3[3]),
        .I3(B_PIXEL5[3]),
        .I4(\B_TILELINELATCH_reg_n_0_[15] ),
        .O(\B_PIXEL4[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL4_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL4[0]_i_1_n_0 ),
        .Q(B_PIXEL4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL4_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL4[1]_i_1_n_0 ),
        .Q(B_PIXEL4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL4_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL4[2]_i_1_n_0 ),
        .Q(B_PIXEL4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL4_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL4[3]_i_1_n_0 ),
        .Q(B_PIXEL4[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL5[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL4[0]),
        .I3(B_PIXEL6[0]),
        .I4(\B_TILELINELATCH_reg_n_0_[8] ),
        .O(\B_PIXEL5[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL5[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL4[1]),
        .I3(B_PIXEL6[1]),
        .I4(\B_TILELINELATCH_reg_n_0_[9] ),
        .O(\B_PIXEL5[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL5[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL4[2]),
        .I3(B_PIXEL6[2]),
        .I4(\B_TILELINELATCH_reg_n_0_[10] ),
        .O(\B_PIXEL5[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL5[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL4[3]),
        .I3(B_PIXEL6[3]),
        .I4(\B_TILELINELATCH_reg_n_0_[11] ),
        .O(\B_PIXEL5[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL5_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL5[0]_i_1_n_0 ),
        .Q(B_PIXEL5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL5_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL5[1]_i_1_n_0 ),
        .Q(B_PIXEL5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL5_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL5[2]_i_1_n_0 ),
        .Q(B_PIXEL5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL5_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL5[3]_i_1_n_0 ),
        .Q(B_PIXEL5[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL6[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL5[0]),
        .I3(\B_PIXEL7_reg_n_0_[0] ),
        .I4(\B_TILELINELATCH_reg_n_0_[4] ),
        .O(\B_PIXEL6[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL6[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL5[1]),
        .I3(\B_PIXEL7_reg_n_0_[1] ),
        .I4(\B_TILELINELATCH_reg_n_0_[5] ),
        .O(\B_PIXEL6[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL6[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL5[2]),
        .I3(\B_PIXEL7_reg_n_0_[2] ),
        .I4(\B_TILELINELATCH_reg_n_0_[6] ),
        .O(\B_PIXEL6[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \B_PIXEL6[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(\B_PIXEL7_reg[0]_2 ),
        .I2(B_PIXEL5[3]),
        .I3(\B_PIXEL7_reg_n_0_[3] ),
        .I4(\B_TILELINELATCH_reg_n_0_[7] ),
        .O(\B_PIXEL6[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL6_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL6[0]_i_1_n_0 ),
        .Q(B_PIXEL6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL6_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL6[1]_i_1_n_0 ),
        .Q(B_PIXEL6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL6_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL6[2]_i_1_n_0 ),
        .Q(B_PIXEL6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL6_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL6[3]_i_1_n_0 ),
        .Q(B_PIXEL6[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF808)) 
    \B_PIXEL7[0]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL6[0]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[0] ),
        .O(\B_PIXEL7[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \B_PIXEL7[1]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL6[1]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[1] ),
        .O(\B_PIXEL7[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \B_PIXEL7[2]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL6[2]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[2] ),
        .O(\B_PIXEL7[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF808)) 
    \B_PIXEL7[3]_i_1 
       (.I0(\B_PIXEL7_reg[0]_1 ),
        .I1(B_PIXEL6[3]),
        .I2(\B_PIXEL7_reg[0]_2 ),
        .I3(\B_TILELINELATCH_reg_n_0_[3] ),
        .O(\B_PIXEL7[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL7_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL7[0]_i_1_n_0 ),
        .Q(\B_PIXEL7_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL7_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL7[1]_i_1_n_0 ),
        .Q(\B_PIXEL7_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL7_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL7[2]_i_1_n_0 ),
        .Q(\B_PIXEL7_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \B_PIXEL7_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\B_PIXEL7[3]_i_1_n_0 ),
        .Q(\B_PIXEL7_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[0]),
        .Q(\B_TILELINELATCH_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[10] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[10]),
        .Q(\B_TILELINELATCH_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[11] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[11]),
        .Q(\B_TILELINELATCH_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[12] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[12]),
        .Q(\B_TILELINELATCH_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[13] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[13]),
        .Q(\B_TILELINELATCH_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[14] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[14]),
        .Q(\B_TILELINELATCH_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[15] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[15]),
        .Q(\B_TILELINELATCH_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[16] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[16]),
        .Q(\B_TILELINELATCH_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[17] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[17]),
        .Q(\B_TILELINELATCH_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[18] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[18]),
        .Q(\B_TILELINELATCH_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[19] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[19]),
        .Q(\B_TILELINELATCH_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[1]),
        .Q(\B_TILELINELATCH_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[20] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[20]),
        .Q(\B_TILELINELATCH_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[21] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[21]),
        .Q(\B_TILELINELATCH_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[22] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[22]),
        .Q(\B_TILELINELATCH_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[23] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[23]),
        .Q(\B_TILELINELATCH_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[24] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[24]),
        .Q(\B_TILELINELATCH_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[25] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[25]),
        .Q(\B_TILELINELATCH_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[26] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[26]),
        .Q(\B_TILELINELATCH_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[27] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[27]),
        .Q(\B_TILELINELATCH_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[28] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[28]),
        .Q(\B_TILELINELATCH_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[29] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[29]),
        .Q(\B_TILELINELATCH_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[2]),
        .Q(\B_TILELINELATCH_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[30] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[30]),
        .Q(\B_TILELINELATCH_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[31] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[31]),
        .Q(\B_TILELINELATCH_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[3]),
        .Q(\B_TILELINELATCH_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[4]),
        .Q(\B_TILELINELATCH_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[5]),
        .Q(\B_TILELINELATCH_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[6]),
        .Q(\B_TILELINELATCH_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[7]),
        .Q(\B_TILELINELATCH_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[8]),
        .Q(\B_TILELINELATCH_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_TILELINELATCH_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(\B_TILELINELATCH_reg[31]_0 ),
        .D(D[9]),
        .Q(\B_TILELINELATCH_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \o_A_PIXEL_reg[0]__0 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL_DELAY3_reg[0]_srl3_n_0 ),
        .Q(o_A_PIXEL[0]),
        .R(1'b0));
  FDRE \o_A_PIXEL_reg[1]__0 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL_DELAY3_reg[1]_srl3_n_0 ),
        .Q(o_A_PIXEL[1]),
        .R(1'b0));
  FDRE \o_A_PIXEL_reg[2]__0 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL_DELAY3_reg[2]_srl3_n_0 ),
        .Q(o_A_PIXEL[2]),
        .R(1'b0));
  FDRE \o_A_PIXEL_reg[3]__0 
       (.C(i_EMU_MCLK),
        .CE(\cen_register_reg[0] ),
        .D(\A_PIXEL_DELAY3_reg[3]_srl3_n_0 ),
        .Q(o_A_PIXEL[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[0]_i_3 
       (.I0(\B_PIXEL7_reg_n_0_[0] ),
        .I1(\B_PIXEL7_reg[0]_1 ),
        .I2(\B_PIXEL0_reg_n_0_[0] ),
        .O(\B_PIXEL7_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \o_CD[10]_i_17 
       (.I0(\B_PIXEL7_reg_n_0_[3] ),
        .I1(\B_PIXEL7_reg[0]_1 ),
        .I2(\B_PIXEL0_reg_n_0_[3] ),
        .I3(\B_PIXEL7_reg_n_0_[2] ),
        .I4(\B_PIXEL0_reg_n_0_[2] ),
        .I5(\o_CD[10]_i_26_n_0 ),
        .O(\B_PIXEL7_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_CD[10]_i_18 
       (.I0(o_A_PIXEL[0]),
        .I1(o_A_PIXEL[3]),
        .I2(o_A_PIXEL[1]),
        .I3(o_A_PIXEL[2]),
        .O(\o_A_PIXEL_reg[0]__0_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \o_CD[10]_i_24 
       (.I0(\B_PIXEL7_reg[3]_0 ),
        .I1(\o_CD[10]_i_11 ),
        .I2(o_A_PIXEL[2]),
        .I3(o_A_PIXEL[1]),
        .I4(o_A_PIXEL[3]),
        .I5(o_A_PIXEL[0]),
        .O(\o_A_PIXEL_reg[2]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \o_CD[10]_i_26 
       (.I0(\B_PIXEL0_reg_n_0_[1] ),
        .I1(\B_PIXEL7_reg_n_0_[1] ),
        .I2(\B_PIXEL0_reg_n_0_[0] ),
        .I3(\B_PIXEL7_reg[0]_1 ),
        .I4(\B_PIXEL7_reg_n_0_[0] ),
        .O(\o_CD[10]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[1]_i_3 
       (.I0(\B_PIXEL7_reg_n_0_[1] ),
        .I1(\B_PIXEL7_reg[0]_1 ),
        .I2(\B_PIXEL0_reg_n_0_[1] ),
        .O(\B_PIXEL7_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[2]_i_3 
       (.I0(\B_PIXEL7_reg_n_0_[2] ),
        .I1(\B_PIXEL7_reg[0]_1 ),
        .I2(\B_PIXEL0_reg_n_0_[2] ),
        .O(\B_PIXEL7_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_CD[3]_i_3 
       (.I0(\B_PIXEL7_reg_n_0_[3] ),
        .I1(\B_PIXEL7_reg[0]_1 ),
        .I2(\B_PIXEL0_reg_n_0_[3] ),
        .O(\B_PIXEL7_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rgblatch[14]_i_1 
       (.I0(\o_A_PIXEL_reg[0]__0_1 ),
        .I1(\o_A_PIXEL_reg[0]__0_2 ),
        .O(\cen_register_reg[0] ));
endmodule

(* ORIG_REF_NAME = "timinggen" *) 
module termprj_top_gfx_top_0_0_timinggen
   (VBLANK,
    VBLANKH_n,
    Q,
    \horizontal_counter_reg[0]_0 ,
    E,
    WEA,
    \vertical_counter_reg[8]_0 ,
    \sprite_engine_state_reg[1] ,
    \horizontal_counter_reg[1]_0 ,
    \horizontal_counter_reg[1]_1 ,
    \horizontal_counter_reg[8]_0 ,
    \vertical_counter_reg[6]_0 ,
    D,
    \horizontal_counter_reg[0]_1 ,
    \horizontal_counter_reg[0]_2 ,
    \horizontal_counter_reg[1]_2 ,
    \horizontal_counter_reg[2]_0 ,
    \horizontal_counter_reg[0]_3 ,
    \horizontal_counter_reg[1]_3 ,
    \OBJ_reg[4] ,
    \horizontal_counter_reg[0]_4 ,
    \horizontal_counter_reg[0]_5 ,
    o_VBLANK_n_reg_0,
    \horizontal_counter_reg[8]_1 ,
    \horizontal_counter_reg[2]_1 ,
    \horizontal_counter_reg[2]_2 ,
    ADDRARDADDR,
    \horizontal_counter_reg[0]_6 ,
    hsize_parity_reg,
    o_VBLANKH_n_reg_0,
    o_VBLANKH_n_reg_1,
    \horizontal_counter_reg[0]_7 ,
    \sprite_engine_state_reg[1]_0 ,
    \horizontal_counter_reg[1]_4 ,
    \horizontal_counter_reg[8]_2 ,
    charram_addr,
    \horizontal_counter_reg[2]_3 ,
    TIMING_E0,
    \horizontal_counter_reg[1]_5 ,
    S,
    o_AXI_CPU_VBLANK_IRQ,
    DI,
    \horizontal_counter_reg[2]_4 ,
    \vertical_counter_reg[3]_0 ,
    \horizontal_counter_reg[1]_6 ,
    \horizontal_counter_reg[1]_7 ,
    \horizontal_counter_reg[1]_8 ,
    \horizontal_counter_reg[1]_9 ,
    \horizontal_counter_reg[1]_10 ,
    \horizontal_counter_reg[1]_11 ,
    \horizontal_counter_reg[1]_12 ,
    \horizontal_counter_reg[1]_13 ,
    \horizontal_counter_reg[1]_14 ,
    \horizontal_counter_reg[1]_15 ,
    \horizontal_counter_reg[1]_16 ,
    \horizontal_counter_reg[1]_17 ,
    \horizontal_counter_reg[1]_18 ,
    \horizontal_counter_reg[1]_19 ,
    \horizontal_counter_reg[1]_20 ,
    \horizontal_counter_reg[1]_21 ,
    \horizontal_counter_reg[6]_0 ,
    async_uds_n_reg,
    \vertical_counter_reg[4]_0 ,
    o_VBLANKH_n_reg_2,
    async_uds_n_reg_0,
    end_of_line_reg,
    start_of_frame_reg,
    i_EMU_MCLK,
    SR,
    \horizontal_counter_reg[0]_8 ,
    i_MRST_n,
    \buffer_x_screencounter_reg[0] ,
    \sprite_engine_state[0]_i_2 ,
    o_PIXELLATCH_WAIT_n_reg_inv,
    CO,
    \hzoom_acc[9]_i_4 ,
    \_inferred__2/i__carry__0 ,
    \_inferred__2/i__carry__0_0 ,
    vertical_tile_addr_carry__0,
    \OBJ_reg[0] ,
    \OBJ_reg[0]_0 ,
    prev_hblank,
    ABS_2H_dl,
    RAM_reg,
    RAM_reg_0,
    \sprite_engine_state[0]_i_2_0 ,
    \sprite_engine_state[0]_i_2_1 ,
    \hzoom_acc[9]_i_4_0 ,
    DMA_4H_CLKD_n_reg,
    \sprite_engine_state[2]_i_9 ,
    \ROW_ADDR_reg[1]_rep ,
    \ROW_ADDR_reg[1]_rep_0 ,
    \ROW_ADDR_reg[2]_rep ,
    \ROW_ADDR_reg[2]_rep_0 ,
    \ROW_ADDR_reg[4]_rep ,
    \ROW_ADDR_reg[4]_rep_0 ,
    \ROW_ADDR_reg[6]_rep ,
    \ROW_ADDR_reg[6]_rep_0 ,
    TIMING_D,
    CHACS_n,
    O,
    \ROW_ADDR_reg[5]_rep ,
    \ROW_ADDR_reg[5]_rep_0 ,
    \ROW_ADDR_reg[3]_rep ,
    \ROW_ADDR_reg[3]_rep_0 ,
    \ROW_ADDR_reg[0]_rep ,
    \ROW_ADDR_reg[7]_rep__6 ,
    \ROW_ADDR_reg[7]_rep ,
    CPU_LDS_n,
    dtack2_n_reg,
    charramu_en_reg,
    dtack2_n__0,
    TIMING_A__0,
    charramu_en,
    end_of_line_reg_0,
    start_of_frame_reg_0,
    vsync_dlyd);
  output VBLANK;
  output VBLANKH_n;
  output [8:0]Q;
  output [0:0]\horizontal_counter_reg[0]_0 ;
  output [0:0]E;
  output [0:0]WEA;
  output [7:0]\vertical_counter_reg[8]_0 ;
  output \sprite_engine_state_reg[1] ;
  output \horizontal_counter_reg[1]_0 ;
  output \horizontal_counter_reg[1]_1 ;
  output [1:0]\horizontal_counter_reg[8]_0 ;
  output \vertical_counter_reg[6]_0 ;
  output [1:0]D;
  output [0:0]\horizontal_counter_reg[0]_1 ;
  output [1:0]\horizontal_counter_reg[0]_2 ;
  output [1:0]\horizontal_counter_reg[1]_2 ;
  output [0:0]\horizontal_counter_reg[2]_0 ;
  output [0:0]\horizontal_counter_reg[0]_3 ;
  output [0:0]\horizontal_counter_reg[1]_3 ;
  output [0:0]\OBJ_reg[4] ;
  output [0:0]\horizontal_counter_reg[0]_4 ;
  output [0:0]\horizontal_counter_reg[0]_5 ;
  output [0:0]o_VBLANK_n_reg_0;
  output [0:0]\horizontal_counter_reg[8]_1 ;
  output [0:0]\horizontal_counter_reg[2]_1 ;
  output [0:0]\horizontal_counter_reg[2]_2 ;
  output [7:0]ADDRARDADDR;
  output [10:0]\horizontal_counter_reg[0]_6 ;
  output hsize_parity_reg;
  output o_VBLANKH_n_reg_0;
  output o_VBLANKH_n_reg_1;
  output \horizontal_counter_reg[0]_7 ;
  output \sprite_engine_state_reg[1]_0 ;
  output \horizontal_counter_reg[1]_4 ;
  output [0:0]\horizontal_counter_reg[8]_2 ;
  output [5:0]charram_addr;
  output \horizontal_counter_reg[2]_3 ;
  output TIMING_E0;
  output \horizontal_counter_reg[1]_5 ;
  output [0:0]S;
  output o_AXI_CPU_VBLANK_IRQ;
  output [0:0]DI;
  output [4:0]\horizontal_counter_reg[2]_4 ;
  output [10:0]\vertical_counter_reg[3]_0 ;
  output \horizontal_counter_reg[1]_6 ;
  output \horizontal_counter_reg[1]_7 ;
  output \horizontal_counter_reg[1]_8 ;
  output \horizontal_counter_reg[1]_9 ;
  output \horizontal_counter_reg[1]_10 ;
  output \horizontal_counter_reg[1]_11 ;
  output \horizontal_counter_reg[1]_12 ;
  output \horizontal_counter_reg[1]_13 ;
  output \horizontal_counter_reg[1]_14 ;
  output \horizontal_counter_reg[1]_15 ;
  output \horizontal_counter_reg[1]_16 ;
  output \horizontal_counter_reg[1]_17 ;
  output \horizontal_counter_reg[1]_18 ;
  output \horizontal_counter_reg[1]_19 ;
  output \horizontal_counter_reg[1]_20 ;
  output \horizontal_counter_reg[1]_21 ;
  output [3:0]\horizontal_counter_reg[6]_0 ;
  output async_uds_n_reg;
  output \vertical_counter_reg[4]_0 ;
  output o_VBLANKH_n_reg_2;
  output async_uds_n_reg_0;
  output end_of_line_reg;
  output start_of_frame_reg;
  input i_EMU_MCLK;
  input [0:0]SR;
  input [0:0]\horizontal_counter_reg[0]_8 ;
  input i_MRST_n;
  input \buffer_x_screencounter_reg[0] ;
  input \sprite_engine_state[0]_i_2 ;
  input [1:0]o_PIXELLATCH_WAIT_n_reg_inv;
  input [0:0]CO;
  input \hzoom_acc[9]_i_4 ;
  input [8:0]\_inferred__2/i__carry__0 ;
  input [5:0]\_inferred__2/i__carry__0_0 ;
  input [3:0]vertical_tile_addr_carry__0;
  input [7:0]\OBJ_reg[0] ;
  input [0:0]\OBJ_reg[0]_0 ;
  input prev_hblank;
  input ABS_2H_dl;
  input [7:0]RAM_reg;
  input [11:0]RAM_reg_0;
  input \sprite_engine_state[0]_i_2_0 ;
  input \sprite_engine_state[0]_i_2_1 ;
  input \hzoom_acc[9]_i_4_0 ;
  input DMA_4H_CLKD_n_reg;
  input [0:0]\sprite_engine_state[2]_i_9 ;
  input \ROW_ADDR_reg[1]_rep ;
  input \ROW_ADDR_reg[1]_rep_0 ;
  input \ROW_ADDR_reg[2]_rep ;
  input \ROW_ADDR_reg[2]_rep_0 ;
  input \ROW_ADDR_reg[4]_rep ;
  input \ROW_ADDR_reg[4]_rep_0 ;
  input \ROW_ADDR_reg[6]_rep ;
  input \ROW_ADDR_reg[6]_rep_0 ;
  input TIMING_D;
  input CHACS_n;
  input [3:0]O;
  input \ROW_ADDR_reg[5]_rep ;
  input \ROW_ADDR_reg[5]_rep_0 ;
  input \ROW_ADDR_reg[3]_rep ;
  input \ROW_ADDR_reg[3]_rep_0 ;
  input \ROW_ADDR_reg[0]_rep ;
  input \ROW_ADDR_reg[7]_rep__6 ;
  input \ROW_ADDR_reg[7]_rep ;
  input CPU_LDS_n;
  input [0:0]dtack2_n_reg;
  input charramu_en_reg;
  input dtack2_n__0;
  input TIMING_A__0;
  input charramu_en;
  input end_of_line_reg_0;
  input start_of_frame_reg_0;
  input vsync_dlyd;

  wire ABS_2H_dl;
  wire ABS_n1H;
  wire [7:0]ADDRARDADDR;
  wire CHACS_n;
  wire [0:0]CO;
  wire CPU_LDS_n;
  wire [1:0]D;
  wire [0:0]DI;
  wire DMA_4H_CLKD_n_reg;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]\OBJ_reg[0] ;
  wire [0:0]\OBJ_reg[0]_0 ;
  wire [0:0]\OBJ_reg[4] ;
  wire [8:0]Q;
  wire [7:0]RAM_reg;
  wire [11:0]RAM_reg_0;
  wire RAM_reg_i_13__0_n_0;
  wire RAM_reg_i_14_n_0;
  wire RAM_reg_i_15_n_0;
  wire \ROW_ADDR_reg[0]_rep ;
  wire \ROW_ADDR_reg[1]_rep ;
  wire \ROW_ADDR_reg[1]_rep_0 ;
  wire \ROW_ADDR_reg[2]_rep ;
  wire \ROW_ADDR_reg[2]_rep_0 ;
  wire \ROW_ADDR_reg[3]_rep ;
  wire \ROW_ADDR_reg[3]_rep_0 ;
  wire \ROW_ADDR_reg[4]_rep ;
  wire \ROW_ADDR_reg[4]_rep_0 ;
  wire \ROW_ADDR_reg[5]_rep ;
  wire \ROW_ADDR_reg[5]_rep_0 ;
  wire \ROW_ADDR_reg[6]_rep ;
  wire \ROW_ADDR_reg[6]_rep_0 ;
  wire \ROW_ADDR_reg[7]_rep ;
  wire \ROW_ADDR_reg[7]_rep__6 ;
  wire [0:0]S;
  wire [0:0]SR;
  wire TIMING_A__0;
  wire TIMING_D;
  wire TIMING_E0;
  wire VBLANK;
  wire VBLANKH_n;
  wire [0:0]WEA;
  wire [8:0]\_inferred__2/i__carry__0 ;
  wire [5:0]\_inferred__2/i__carry__0_0 ;
  wire async_uds_n_reg;
  wire async_uds_n_reg_0;
  wire \buffer_x_screencounter_reg[0] ;
  wire [5:0]charram_addr;
  wire charramu_en;
  wire charramu_en_reg;
  wire dtack2_n__0;
  wire [0:0]dtack2_n_reg;
  wire end_of_line_i_2_n_0;
  wire end_of_line_i_3_n_0;
  wire end_of_line_reg;
  wire end_of_line_reg_0;
  wire \horizontal_counter[8]_i_1_n_0 ;
  wire \horizontal_counter[8]_i_3_n_0 ;
  wire \horizontal_counter[8]_i_4_n_0 ;
  wire [0:0]\horizontal_counter_reg[0]_0 ;
  wire [0:0]\horizontal_counter_reg[0]_1 ;
  wire [1:0]\horizontal_counter_reg[0]_2 ;
  wire [0:0]\horizontal_counter_reg[0]_3 ;
  wire [0:0]\horizontal_counter_reg[0]_4 ;
  wire [0:0]\horizontal_counter_reg[0]_5 ;
  wire [10:0]\horizontal_counter_reg[0]_6 ;
  wire \horizontal_counter_reg[0]_7 ;
  wire [0:0]\horizontal_counter_reg[0]_8 ;
  wire \horizontal_counter_reg[1]_0 ;
  wire \horizontal_counter_reg[1]_1 ;
  wire \horizontal_counter_reg[1]_10 ;
  wire \horizontal_counter_reg[1]_11 ;
  wire \horizontal_counter_reg[1]_12 ;
  wire \horizontal_counter_reg[1]_13 ;
  wire \horizontal_counter_reg[1]_14 ;
  wire \horizontal_counter_reg[1]_15 ;
  wire \horizontal_counter_reg[1]_16 ;
  wire \horizontal_counter_reg[1]_17 ;
  wire \horizontal_counter_reg[1]_18 ;
  wire \horizontal_counter_reg[1]_19 ;
  wire [1:0]\horizontal_counter_reg[1]_2 ;
  wire \horizontal_counter_reg[1]_20 ;
  wire \horizontal_counter_reg[1]_21 ;
  wire [0:0]\horizontal_counter_reg[1]_3 ;
  wire \horizontal_counter_reg[1]_4 ;
  wire \horizontal_counter_reg[1]_5 ;
  wire \horizontal_counter_reg[1]_6 ;
  wire \horizontal_counter_reg[1]_7 ;
  wire \horizontal_counter_reg[1]_8 ;
  wire \horizontal_counter_reg[1]_9 ;
  wire [0:0]\horizontal_counter_reg[2]_0 ;
  wire [0:0]\horizontal_counter_reg[2]_1 ;
  wire [0:0]\horizontal_counter_reg[2]_2 ;
  wire \horizontal_counter_reg[2]_3 ;
  wire [4:0]\horizontal_counter_reg[2]_4 ;
  wire [3:0]\horizontal_counter_reg[6]_0 ;
  wire [1:0]\horizontal_counter_reg[8]_0 ;
  wire [0:0]\horizontal_counter_reg[8]_1 ;
  wire [0:0]\horizontal_counter_reg[8]_2 ;
  wire hsize_parity_reg;
  wire hsync_clken_n_i_1_n_0;
  wire hsync_clken_n_i_2_n_0;
  wire hsync_clken_n_i_3_n_0;
  wire hsync_clken_n_i_4_n_0;
  wire hsync_clken_n_reg_n_0;
  wire hsync_i_1_n_0;
  wire hsync_i_2_n_0;
  wire hsync_i_3_n_0;
  wire hsync_reg_n_0;
  wire \hzoom_acc[9]_i_4 ;
  wire \hzoom_acc[9]_i_4_0 ;
  wire i_EMU_MCLK;
  wire i_MRST_n;
  wire narrow_hsync_on_vsync_clken_n_i_1_n_0;
  wire narrow_hsync_on_vsync_clken_n_i_2_n_0;
  wire narrow_hsync_on_vsync_clken_n_reg_n_0;
  wire narrow_hsync_on_vsync_i_1_n_0;
  wire narrow_hsync_on_vsync_i_2_n_0;
  wire narrow_hsync_on_vsync_reg_n_0;
  wire o_AXI_CPU_VBLANK_IRQ;
  wire o_FRAMEPARITY_i_1_n_0;
  wire o_FRAMEPARITY_i_2_n_0;
  wire o_FRAMEPARITY_reg_n_0;
  wire [1:0]o_PIXELLATCH_WAIT_n_reg_inv;
  wire o_VBLANKH_n_i_1_n_0;
  wire o_VBLANKH_n_reg_0;
  wire o_VBLANKH_n_reg_1;
  wire o_VBLANKH_n_reg_2;
  wire o_VBLANK_n_i_1_n_0;
  wire o_VBLANK_n_i_2_n_0;
  wire [0:0]o_VBLANK_n_reg_0;
  wire [8:1]p_0_in;
  wire [8:0]p_0_in__0;
  wire prev_hblank;
  wire \sprite_engine_state[0]_i_2 ;
  wire \sprite_engine_state[0]_i_2_0 ;
  wire \sprite_engine_state[0]_i_2_1 ;
  wire [0:0]\sprite_engine_state[2]_i_9 ;
  wire \sprite_engine_state_reg[1] ;
  wire \sprite_engine_state_reg[1]_0 ;
  wire start_of_frame_reg;
  wire start_of_frame_reg_0;
  wire vertical_counter;
  wire \vertical_counter[7]_i_2_n_0 ;
  wire \vertical_counter[8]_i_1_n_0 ;
  wire \vertical_counter[8]_i_4_n_0 ;
  wire \vertical_counter[8]_i_5_n_0 ;
  wire \vertical_counter[8]_i_6_n_0 ;
  wire \vertical_counter[8]_i_7_n_0 ;
  wire \vertical_counter[8]_i_8_n_0 ;
  wire \vertical_counter[8]_i_9_n_0 ;
  wire [10:0]\vertical_counter_reg[3]_0 ;
  wire \vertical_counter_reg[4]_0 ;
  wire \vertical_counter_reg[6]_0 ;
  wire [7:0]\vertical_counter_reg[8]_0 ;
  wire \vertical_counter_reg_n_0_[7] ;
  wire [3:0]vertical_tile_addr_carry__0;
  wire vsync_dlyd;

  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \A_PIXEL0[3]_i_2 
       (.I0(Q[2]),
        .I1(\_inferred__2/i__carry__0 [2]),
        .I2(\_inferred__2/i__carry__0 [0]),
        .I3(Q[0]),
        .I4(\_inferred__2/i__carry__0 [1]),
        .I5(Q[1]),
        .O(\horizontal_counter_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \A_PROPERTY_DELAY2[11]_i_1 
       (.I0(Q[0]),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\horizontal_counter_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \A_TILELINELATCH[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\horizontal_counter_reg[0]_8 ),
        .I3(ABS_2H_dl),
        .O(\horizontal_counter_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_TILELINELATCH[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\horizontal_counter_reg[0]_8 ),
        .I3(ABS_2H_dl),
        .O(\horizontal_counter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFBFFF0000)) 
    DMA_4H_CLKD_n_i_1
       (.I0(\vertical_counter_reg[8]_0 [4]),
        .I1(\vertical_counter_reg[8]_0 [5]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [6]),
        .I4(\horizontal_counter_reg[0]_3 ),
        .I5(DMA_4H_CLKD_n_reg),
        .O(\vertical_counter_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_SUSPEND_DLY[0]_i_1 
       (.I0(Q[8]),
        .I1(VBLANKH_n),
        .O(\horizontal_counter_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_SUSPEND_DLY[1]_i_1 
       (.I0(Q[0]),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\horizontal_counter_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \OBJ[7]_i_1 
       (.I0(Q[0]),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg_n_0_[7] ),
        .I5(\vertical_counter_reg[8]_0 [6]),
        .O(\horizontal_counter_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    \OBJ[7]_i_2 
       (.I0(\OBJ_reg[0] [4]),
        .I1(\OBJ_reg[0] [7]),
        .I2(\OBJ_reg[0] [5]),
        .I3(\OBJ_reg[0] [6]),
        .I4(\horizontal_counter_reg[0]_4 ),
        .I5(\OBJ_reg[0]_0 ),
        .O(\OBJ_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    RAM_reg_i_10__0
       (.I0(\vertical_counter_reg[8]_0 [2]),
        .I1(RAM_reg_i_13__0_n_0),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(RAM_reg_0[2]),
        .O(\horizontal_counter_reg[0]_6 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_10__3
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(RAM_reg_0[2]),
        .O(\vertical_counter_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    RAM_reg_i_11__0
       (.I0(\vertical_counter_reg[8]_0 [1]),
        .I1(RAM_reg_i_13__0_n_0),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(RAM_reg_0[1]),
        .O(\horizontal_counter_reg[0]_6 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_11__2
       (.I0(O[3]),
        .I1(Q[1]),
        .I2(RAM_reg_0[3]),
        .O(\horizontal_counter_reg[2]_4 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_11__3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(RAM_reg_0[1]),
        .O(\vertical_counter_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    RAM_reg_i_12__0
       (.I0(\vertical_counter_reg[8]_0 [0]),
        .I1(RAM_reg_i_13__0_n_0),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(RAM_reg_0[0]),
        .O(\horizontal_counter_reg[0]_6 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_12__2
       (.I0(O[2]),
        .I1(Q[1]),
        .I2(RAM_reg_0[2]),
        .O(\horizontal_counter_reg[2]_4 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_12__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(RAM_reg_0[0]),
        .O(\vertical_counter_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    RAM_reg_i_13
       (.I0(\vertical_counter_reg[8]_0 [6]),
        .I1(\vertical_counter_reg_n_0_[7] ),
        .I2(\vertical_counter_reg[8]_0 [5]),
        .I3(\vertical_counter_reg[8]_0 [4]),
        .O(\vertical_counter_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hABA8A8A8)) 
    RAM_reg_i_13__0
       (.I0(hsync_reg_n_0),
        .I1(o_FRAMEPARITY_reg_n_0),
        .I2(RAM_reg_i_14_n_0),
        .I3(narrow_hsync_on_vsync_reg_n_0),
        .I4(Q[8]),
        .O(RAM_reg_i_13__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_13__1
       (.I0(O[1]),
        .I1(Q[1]),
        .I2(RAM_reg_0[1]),
        .O(\horizontal_counter_reg[2]_4 [1]));
  LUT6 #(
    .INIT(64'h888888080C0C0C0C)) 
    RAM_reg_i_14
       (.I0(\vertical_counter[8]_i_6_n_0 ),
        .I1(\vertical_counter_reg[8]_0 [7]),
        .I2(RAM_reg_i_15_n_0),
        .I3(\vertical_counter_reg[8]_0 [1]),
        .I4(\vertical_counter_reg[8]_0 [2]),
        .I5(\vertical_counter_reg[8]_0 [3]),
        .O(RAM_reg_i_14_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_14__0
       (.I0(O[0]),
        .I1(Q[1]),
        .I2(RAM_reg_0[0]),
        .O(\horizontal_counter_reg[2]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    RAM_reg_i_15
       (.I0(\vertical_counter_reg_n_0_[7] ),
        .I1(\vertical_counter_reg[8]_0 [4]),
        .I2(\vertical_counter_reg[8]_0 [6]),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .O(RAM_reg_i_15_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    RAM_reg_i_1__2
       (.I0(Q[0]),
        .I1(\vertical_counter_reg[8]_0 [4]),
        .I2(\vertical_counter_reg[8]_0 [5]),
        .I3(\vertical_counter_reg_n_0_[7] ),
        .I4(\vertical_counter_reg[8]_0 [6]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_2__0
       (.I0(RAM_reg[7]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'h74)) 
    RAM_reg_i_2__1
       (.I0(RAM_reg_i_13__0_n_0),
        .I1(Q[0]),
        .I2(RAM_reg_0[10]),
        .O(\horizontal_counter_reg[0]_6 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_2__3
       (.I0(\vertical_counter_reg[8]_0 [3]),
        .I1(Q[0]),
        .I2(RAM_reg_0[10]),
        .O(\vertical_counter_reg[3]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_3
       (.I0(RAM_reg[6]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [6]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hFC5C)) 
    RAM_reg_i_3__0
       (.I0(RAM_reg_i_13__0_n_0),
        .I1(RAM_reg_0[9]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\horizontal_counter_reg[0]_6 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_3__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(RAM_reg_0[11]),
        .O(\horizontal_counter_reg[2]_4 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_3__3
       (.I0(\vertical_counter_reg[8]_0 [2]),
        .I1(Q[0]),
        .I2(RAM_reg_0[9]),
        .O(\vertical_counter_reg[3]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_4
       (.I0(RAM_reg[5]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [5]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hFC5C)) 
    RAM_reg_i_4__0
       (.I0(RAM_reg_i_13__0_n_0),
        .I1(RAM_reg_0[8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\horizontal_counter_reg[0]_6 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_4__3
       (.I0(\vertical_counter_reg[8]_0 [1]),
        .I1(Q[0]),
        .I2(RAM_reg_0[8]),
        .O(\vertical_counter_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_5
       (.I0(RAM_reg[4]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hFC5C)) 
    RAM_reg_i_5__0
       (.I0(RAM_reg_i_13__0_n_0),
        .I1(RAM_reg_0[7]),
        .I2(Q[0]),
        .I3(\vertical_counter_reg_n_0_[7] ),
        .O(\horizontal_counter_reg[0]_6 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_5__3
       (.I0(\vertical_counter_reg[8]_0 [0]),
        .I1(Q[0]),
        .I2(RAM_reg_0[7]),
        .O(\vertical_counter_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_6
       (.I0(RAM_reg[3]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    RAM_reg_i_6__0
       (.I0(\vertical_counter_reg[8]_0 [6]),
        .I1(RAM_reg_i_13__0_n_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(RAM_reg_0[6]),
        .O(\horizontal_counter_reg[0]_6 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_6__3
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(RAM_reg_0[6]),
        .O(\vertical_counter_reg[3]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_7
       (.I0(RAM_reg[2]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    RAM_reg_i_7__0
       (.I0(\vertical_counter_reg[8]_0 [5]),
        .I1(RAM_reg_i_13__0_n_0),
        .I2(Q[8]),
        .I3(Q[0]),
        .I4(RAM_reg_0[5]),
        .O(\horizontal_counter_reg[0]_6 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_7__3
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(RAM_reg_0[5]),
        .O(\vertical_counter_reg[3]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_8
       (.I0(RAM_reg[1]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    RAM_reg_i_8__0
       (.I0(\vertical_counter_reg[8]_0 [4]),
        .I1(RAM_reg_i_13__0_n_0),
        .I2(Q[7]),
        .I3(Q[0]),
        .I4(RAM_reg_0[4]),
        .O(\horizontal_counter_reg[0]_6 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_8__3
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(RAM_reg_0[4]),
        .O(\vertical_counter_reg[3]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    RAM_reg_i_9
       (.I0(RAM_reg[0]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg[8]_0 [4]),
        .I5(\OBJ_reg[0] [0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    RAM_reg_i_9__0
       (.I0(\vertical_counter_reg[8]_0 [3]),
        .I1(RAM_reg_i_13__0_n_0),
        .I2(Q[6]),
        .I3(Q[0]),
        .I4(RAM_reg_0[3]),
        .O(\horizontal_counter_reg[0]_6 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_i_9__3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(RAM_reg_0[3]),
        .O(\vertical_counter_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep__0_i_1 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep__1_i_1 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_8 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep__2_i_1 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep__3_i_1 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep__4_i_1 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep__5_i_1 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep__6_i_1 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \ROW_ADDR[0]_rep_i_2 
       (.I0(\ROW_ADDR_reg[0]_rep ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[1]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep__0_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_15 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep__1_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_16 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep__2_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_17 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep__3_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_18 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep__4_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_19 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep__5_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_20 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep__6_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_21 ));
  LUT6 #(
    .INIT(64'hFCFFFCFFB8BBB888)) 
    \ROW_ADDR[7]_rep_i_1 
       (.I0(\ROW_ADDR_reg[7]_rep ),
        .I1(Q[1]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(CHACS_n),
        .I4(RAM_reg_0[8]),
        .I5(\ROW_ADDR_reg[7]_rep__6 ),
        .O(\horizontal_counter_reg[1]_14 ));
  MUXF7 \ROW_ADDR_reg[1]_rep_i_1 
       (.I0(\ROW_ADDR_reg[1]_rep ),
        .I1(\ROW_ADDR_reg[1]_rep_0 ),
        .O(charram_addr[0]),
        .S(Q[1]));
  MUXF7 \ROW_ADDR_reg[2]_rep_i_1 
       (.I0(\ROW_ADDR_reg[2]_rep ),
        .I1(\ROW_ADDR_reg[2]_rep_0 ),
        .O(charram_addr[1]),
        .S(Q[1]));
  MUXF7 \ROW_ADDR_reg[3]_rep_i_1 
       (.I0(\ROW_ADDR_reg[3]_rep ),
        .I1(\ROW_ADDR_reg[3]_rep_0 ),
        .O(charram_addr[2]),
        .S(Q[1]));
  MUXF7 \ROW_ADDR_reg[4]_rep_i_1 
       (.I0(\ROW_ADDR_reg[4]_rep ),
        .I1(\ROW_ADDR_reg[4]_rep_0 ),
        .O(charram_addr[3]),
        .S(Q[1]));
  MUXF7 \ROW_ADDR_reg[5]_rep_i_1 
       (.I0(\ROW_ADDR_reg[5]_rep ),
        .I1(\ROW_ADDR_reg[5]_rep_0 ),
        .O(charram_addr[4]),
        .S(Q[1]));
  MUXF7 \ROW_ADDR_reg[6]_rep_i_1 
       (.I0(\ROW_ADDR_reg[6]_rep ),
        .I1(\ROW_ADDR_reg[6]_rep_0 ),
        .O(charram_addr[5]),
        .S(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    TIMING_A_i_1
       (.I0(VBLANKH_n),
        .I1(Q[8]),
        .I2(\horizontal_counter[8]_i_4_n_0 ),
        .I3(\horizontal_counter_reg[0]_8 ),
        .I4(TIMING_A__0),
        .O(o_VBLANKH_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    TIMING_E_i_1
       (.I0(VBLANK),
        .I1(TIMING_D),
        .O(TIMING_E0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \TMAB_VSCROLL_VALUE[7]_i_1 
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\horizontal_counter_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \TMA_HSCROLL_VALUE[7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\horizontal_counter_reg[0]_8 ),
        .I3(Q[1]),
        .I4(RAM_reg_i_13__0_n_0),
        .O(\horizontal_counter_reg[1]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \TMA_HSCROLL_VALUE[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\horizontal_counter_reg[0]_8 ),
        .I3(Q[0]),
        .I4(RAM_reg_i_13__0_n_0),
        .O(\horizontal_counter_reg[1]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \TMB_HSCROLL_VALUE[7]_i_1 
       (.I0(Q[1]),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(Q[0]),
        .I3(RAM_reg_i_13__0_n_0),
        .I4(Q[2]),
        .O(\horizontal_counter_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \TMB_HSCROLL_VALUE[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\horizontal_counter_reg[0]_8 ),
        .I3(RAM_reg_i_13__0_n_0),
        .I4(Q[2]),
        .O(\horizontal_counter_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    \async_din[15]_i_11 
       (.I0(Q[1]),
        .I1(CHACS_n),
        .O(\horizontal_counter_reg[1]_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \attr_latch_en_sr[6]_i_1 
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(Q[0]),
        .O(\horizontal_counter_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \buffer_x_screencounter[6]_i_1 
       (.I0(Q[0]),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(\buffer_x_screencounter_reg[0] ),
        .O(\horizontal_counter_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \buffer_x_screencounter[6]_i_2 
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_y_screencounter[7]_i_1 
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(VBLANK),
        .O(o_VBLANK_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_y_screencounter[7]_i_2 
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(Q[8]),
        .I2(prev_hblank),
        .O(\horizontal_counter_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    charramu_en_i_1
       (.I0(CPU_LDS_n),
        .I1(dtack2_n_reg),
        .I2(charramu_en_reg),
        .I3(Q[0]),
        .I4(charramu_en),
        .O(async_uds_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    dtack2_n_i_1
       (.I0(CPU_LDS_n),
        .I1(dtack2_n_reg),
        .I2(charramu_en_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(dtack2_n__0),
        .O(async_uds_n_reg));
  LUT5 #(
    .INIT(32'h3000AAAA)) 
    end_of_line_i_1
       (.I0(end_of_line_reg_0),
        .I1(end_of_line_i_2_n_0),
        .I2(end_of_line_i_3_n_0),
        .I3(i_MRST_n),
        .I4(\horizontal_counter_reg[0]_8 ),
        .O(end_of_line_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    end_of_line_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(end_of_line_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    end_of_line_i_3
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(end_of_line_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \horizontal_counter[0]_i_1 
       (.I0(Q[0]),
        .O(ABS_n1H));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \horizontal_counter[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \horizontal_counter[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \horizontal_counter[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \horizontal_counter[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \horizontal_counter[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \horizontal_counter[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\horizontal_counter_reg[0]_7 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \horizontal_counter[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\horizontal_counter_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \horizontal_counter[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\horizontal_counter[8]_i_4_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \horizontal_counter[8]_i_1 
       (.I0(\horizontal_counter[8]_i_3_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\horizontal_counter[8]_i_4_n_0 ),
        .I4(\horizontal_counter_reg[0]_8 ),
        .I5(i_MRST_n),
        .O(\horizontal_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \horizontal_counter[8]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\horizontal_counter[8]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \horizontal_counter[8]_i_3 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\horizontal_counter[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \horizontal_counter[8]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\horizontal_counter[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(ABS_n1H),
        .Q(Q[0]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .S(\horizontal_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \horizontal_counter_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(\horizontal_counter_reg[0]_8 ),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(\horizontal_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0EEEEEEEEEEEEEEE)) 
    hsync_clken_n_i_1
       (.I0(hsync_clken_n_reg_n_0),
        .I1(hsync_clken_n_i_2_n_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(hsync_clken_n_i_3_n_0),
        .I5(hsync_clken_n_i_4_n_0),
        .O(hsync_clken_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    hsync_clken_n_i_2
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(i_MRST_n),
        .O(hsync_clken_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    hsync_clken_n_i_3
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(hsync_clken_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    hsync_clken_n_i_4
       (.I0(i_MRST_n),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(hsync_clken_n_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    hsync_clken_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(hsync_clken_n_i_1_n_0),
        .Q(hsync_clken_n_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDFFFFF00002000)) 
    hsync_i_1
       (.I0(hsync_i_2_n_0),
        .I1(hsync_i_3_n_0),
        .I2(\horizontal_counter_reg[0]_8 ),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(hsync_reg_n_0),
        .O(hsync_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    hsync_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(hsync_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    hsync_i_3
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(hsync_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hsync_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(hsync_i_1_n_0),
        .Q(hsync_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \hzoom_acc[9]_i_10 
       (.I0(\hzoom_acc[9]_i_4 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\horizontal_counter_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \hzoom_acc[9]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\hzoom_acc[9]_i_4_0 ),
        .O(\horizontal_counter_reg[1]_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .O(DI));
  LUT4 #(
    .INIT(16'hA959)) 
    i__carry__0_i_2
       (.I0(Q[8]),
        .I1(\_inferred__2/i__carry__0 [8]),
        .I2(Q[2]),
        .I3(\_inferred__2/i__carry__0_0 [5]),
        .O(\horizontal_counter_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    i__carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\_inferred__2/i__carry__0 [7]),
        .I4(Q[2]),
        .I5(\_inferred__2/i__carry__0_0 [4]),
        .O(\horizontal_counter_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(\_inferred__2/i__carry__0 [6]),
        .I2(Q[2]),
        .I3(\_inferred__2/i__carry__0_0 [3]),
        .O(\horizontal_counter_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    i__carry_i_2
       (.I0(Q[5]),
        .I1(\_inferred__2/i__carry__0 [5]),
        .I2(Q[2]),
        .I3(\_inferred__2/i__carry__0_0 [2]),
        .O(\horizontal_counter_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    i__carry_i_3
       (.I0(Q[4]),
        .I1(\_inferred__2/i__carry__0 [4]),
        .I2(Q[2]),
        .I3(\_inferred__2/i__carry__0_0 [1]),
        .O(\horizontal_counter_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    i__carry_i_4
       (.I0(Q[3]),
        .I1(\_inferred__2/i__carry__0 [3]),
        .I2(Q[2]),
        .I3(\_inferred__2/i__carry__0_0 [0]),
        .O(\horizontal_counter_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hFAFAFAFAFACAFAFA)) 
    narrow_hsync_on_vsync_clken_n_i_1
       (.I0(narrow_hsync_on_vsync_clken_n_reg_n_0),
        .I1(narrow_hsync_on_vsync_clken_n_i_2_n_0),
        .I2(hsync_clken_n_i_2_n_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(narrow_hsync_on_vsync_clken_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    narrow_hsync_on_vsync_clken_n_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(narrow_hsync_on_vsync_clken_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    narrow_hsync_on_vsync_clken_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(narrow_hsync_on_vsync_clken_n_i_1_n_0),
        .Q(narrow_hsync_on_vsync_clken_n_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF7F0040)) 
    narrow_hsync_on_vsync_i_1
       (.I0(Q[4]),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(\horizontal_counter[8]_i_4_n_0 ),
        .I3(narrow_hsync_on_vsync_i_2_n_0),
        .I4(narrow_hsync_on_vsync_reg_n_0),
        .O(narrow_hsync_on_vsync_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hDFBF)) 
    narrow_hsync_on_vsync_i_2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(narrow_hsync_on_vsync_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    narrow_hsync_on_vsync_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(narrow_hsync_on_vsync_i_1_n_0),
        .Q(narrow_hsync_on_vsync_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    o_AXI_CPU_VBLANK_IRQ_INST_0
       (.I0(VBLANK),
        .O(o_AXI_CPU_VBLANK_IRQ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    o_FRAMEPARITY_i_1
       (.I0(\vertical_counter[8]_i_5_n_0 ),
        .I1(o_FRAMEPARITY_i_2_n_0),
        .I2(\vertical_counter[7]_i_2_n_0 ),
        .I3(\vertical_counter_reg[8]_0 [7]),
        .I4(\vertical_counter_reg[6]_0 ),
        .I5(o_FRAMEPARITY_reg_n_0),
        .O(o_FRAMEPARITY_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h08)) 
    o_FRAMEPARITY_i_2
       (.I0(i_MRST_n),
        .I1(\horizontal_counter_reg[0]_8 ),
        .I2(\vertical_counter[8]_i_4_n_0 ),
        .O(o_FRAMEPARITY_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_FRAMEPARITY_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(o_FRAMEPARITY_i_1_n_0),
        .Q(o_FRAMEPARITY_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h77770070)) 
    o_PIXELLATCH_WAIT_n_inv_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(o_PIXELLATCH_WAIT_n_reg_inv[1]),
        .I3(o_PIXELLATCH_WAIT_n_reg_inv[0]),
        .I4(CO),
        .O(\horizontal_counter_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \o_TILELINEADDR[1]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [1]),
        .I1(vertical_tile_addr_carry__0[1]),
        .I2(vertical_tile_addr_carry__0[0]),
        .I3(\vertical_counter_reg[8]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9996966696669666)) 
    \o_TILELINEADDR[2]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [2]),
        .I1(vertical_tile_addr_carry__0[2]),
        .I2(vertical_tile_addr_carry__0[1]),
        .I3(\vertical_counter_reg[8]_0 [1]),
        .I4(vertical_tile_addr_carry__0[0]),
        .I5(\vertical_counter_reg[8]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    o_VBLANKH_n_i_1
       (.I0(o_VBLANK_n_i_2_n_0),
        .I1(\vertical_counter[8]_i_5_n_0 ),
        .I2(o_FRAMEPARITY_i_2_n_0),
        .I3(VBLANKH_n),
        .O(o_VBLANKH_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    o_VBLANKH_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(o_VBLANKH_n_i_1_n_0),
        .Q(VBLANKH_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    o_VBLANK_n_i_1
       (.I0(\vertical_counter[8]_i_5_n_0 ),
        .I1(o_FRAMEPARITY_i_2_n_0),
        .I2(o_VBLANK_n_i_2_n_0),
        .I3(VBLANK),
        .O(o_VBLANK_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h02AAAAAAAAAAAAA8)) 
    o_VBLANK_n_i_2
       (.I0(\vertical_counter_reg[8]_0 [7]),
        .I1(\vertical_counter_reg[8]_0 [4]),
        .I2(\vertical_counter[7]_i_2_n_0 ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .I4(\vertical_counter_reg_n_0_[7] ),
        .I5(\vertical_counter_reg[8]_0 [6]),
        .O(o_VBLANK_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    o_VBLANK_n_reg
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(o_VBLANK_n_i_1_n_0),
        .Q(VBLANK),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \obj_priority[7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\horizontal_counter_reg[0]_8 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\horizontal_counter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCACACAFFCFCFCFCF)) 
    \sprite_engine_state[0]_i_5 
       (.I0(\sprite_engine_state[0]_i_2_0 ),
        .I1(\horizontal_counter_reg[1]_0 ),
        .I2(\hzoom_acc[9]_i_4 ),
        .I3(o_VBLANKH_n_reg_0),
        .I4(o_VBLANKH_n_reg_1),
        .I5(\horizontal_counter_reg[0]_7 ),
        .O(hsize_parity_reg));
  LUT6 #(
    .INIT(64'h0C0000000C000800)) 
    \sprite_engine_state[0]_i_6 
       (.I0(o_VBLANKH_n_reg_1),
        .I1(\sprite_engine_state[0]_i_2 ),
        .I2(\sprite_engine_state[0]_i_2_1 ),
        .I3(\horizontal_counter_reg[0]_7 ),
        .I4(o_VBLANKH_n_reg_0),
        .I5(\hzoom_acc[9]_i_4_0 ),
        .O(\sprite_engine_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sprite_engine_state[1]_i_5 
       (.I0(VBLANKH_n),
        .I1(DMA_4H_CLKD_n_reg),
        .O(o_VBLANKH_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \sprite_engine_state[1]_i_7 
       (.I0(\sprite_engine_state[0]_i_2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\sprite_engine_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \sprite_engine_state[2]_i_11 
       (.I0(VBLANKH_n),
        .I1(Q[8]),
        .I2(DMA_4H_CLKD_n_reg),
        .I3(\sprite_engine_state[2]_i_9 ),
        .O(o_VBLANKH_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h3000AAAA)) 
    start_of_frame_i_1
       (.I0(start_of_frame_reg_0),
        .I1(\vertical_counter_reg[8]_0 [7]),
        .I2(vsync_dlyd),
        .I3(i_MRST_n),
        .I4(\horizontal_counter_reg[0]_8 ),
        .O(start_of_frame_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \vertical_counter[0]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vertical_counter[1]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [0]),
        .I1(\vertical_counter_reg[8]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vertical_counter[2]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [2]),
        .I1(\vertical_counter_reg[8]_0 [1]),
        .I2(\vertical_counter_reg[8]_0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vertical_counter[3]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [3]),
        .I1(\vertical_counter_reg[8]_0 [0]),
        .I2(\vertical_counter_reg[8]_0 [1]),
        .I3(\vertical_counter_reg[8]_0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vertical_counter[4]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [4]),
        .I1(\vertical_counter_reg[8]_0 [3]),
        .I2(\vertical_counter_reg[8]_0 [2]),
        .I3(\vertical_counter_reg[8]_0 [1]),
        .I4(\vertical_counter_reg[8]_0 [0]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vertical_counter[5]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [5]),
        .I1(\vertical_counter_reg[8]_0 [4]),
        .I2(\vertical_counter_reg[8]_0 [0]),
        .I3(\vertical_counter_reg[8]_0 [1]),
        .I4(\vertical_counter_reg[8]_0 [2]),
        .I5(\vertical_counter_reg[8]_0 [3]),
        .O(p_0_in__0[5]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vertical_counter[6]_i_1 
       (.I0(\vertical_counter_reg[8]_0 [6]),
        .I1(\vertical_counter[7]_i_2_n_0 ),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vertical_counter[7]_i_1 
       (.I0(\vertical_counter_reg_n_0_[7] ),
        .I1(\vertical_counter_reg[8]_0 [5]),
        .I2(\vertical_counter_reg[8]_0 [4]),
        .I3(\vertical_counter[7]_i_2_n_0 ),
        .I4(\vertical_counter_reg[8]_0 [6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \vertical_counter[7]_i_2 
       (.I0(\vertical_counter_reg[8]_0 [0]),
        .I1(\vertical_counter_reg[8]_0 [1]),
        .I2(\vertical_counter_reg[8]_0 [2]),
        .I3(\vertical_counter_reg[8]_0 [3]),
        .O(\vertical_counter[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h02FF)) 
    \vertical_counter[8]_i_1 
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(\vertical_counter[8]_i_4_n_0 ),
        .I2(\vertical_counter[8]_i_5_n_0 ),
        .I3(i_MRST_n),
        .O(\vertical_counter[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vertical_counter[8]_i_2 
       (.I0(\horizontal_counter_reg[0]_8 ),
        .I1(\vertical_counter[8]_i_4_n_0 ),
        .O(vertical_counter));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \vertical_counter[8]_i_3 
       (.I0(\vertical_counter_reg[8]_0 [7]),
        .I1(\vertical_counter[8]_i_6_n_0 ),
        .I2(\vertical_counter_reg[8]_0 [3]),
        .I3(\vertical_counter_reg[8]_0 [2]),
        .I4(\vertical_counter_reg[8]_0 [1]),
        .I5(\vertical_counter_reg[8]_0 [0]),
        .O(p_0_in__0[8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \vertical_counter[8]_i_4 
       (.I0(hsync_clken_n_reg_n_0),
        .I1(o_FRAMEPARITY_reg_n_0),
        .I2(\vertical_counter[8]_i_7_n_0 ),
        .I3(narrow_hsync_on_vsync_clken_n_reg_n_0),
        .O(\vertical_counter[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \vertical_counter[8]_i_5 
       (.I0(\vertical_counter_reg[8]_0 [5]),
        .I1(\vertical_counter_reg_n_0_[7] ),
        .I2(\vertical_counter_reg[8]_0 [6]),
        .I3(\vertical_counter_reg[8]_0 [4]),
        .I4(\vertical_counter[7]_i_2_n_0 ),
        .I5(\vertical_counter_reg[8]_0 [7]),
        .O(\vertical_counter[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \vertical_counter[8]_i_6 
       (.I0(\vertical_counter_reg[8]_0 [4]),
        .I1(\vertical_counter_reg[8]_0 [6]),
        .I2(\vertical_counter_reg_n_0_[7] ),
        .I3(\vertical_counter_reg[8]_0 [5]),
        .O(\vertical_counter[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0505000000050)) 
    \vertical_counter[8]_i_7 
       (.I0(\vertical_counter[8]_i_8_n_0 ),
        .I1(\vertical_counter_reg[8]_0 [0]),
        .I2(\vertical_counter_reg[8]_0 [7]),
        .I3(\vertical_counter[8]_i_9_n_0 ),
        .I4(\vertical_counter_reg[8]_0 [3]),
        .I5(\vertical_counter[8]_i_6_n_0 ),
        .O(\vertical_counter[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \vertical_counter[8]_i_8 
       (.I0(RAM_reg_i_15_n_0),
        .I1(\vertical_counter_reg[8]_0 [1]),
        .I2(\vertical_counter_reg[8]_0 [2]),
        .I3(\vertical_counter_reg[8]_0 [3]),
        .O(\vertical_counter[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \vertical_counter[8]_i_9 
       (.I0(\vertical_counter_reg[8]_0 [2]),
        .I1(\vertical_counter_reg[8]_0 [1]),
        .I2(\vertical_counter_reg[8]_0 [0]),
        .O(\vertical_counter[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vertical_counter_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[0]),
        .Q(\vertical_counter_reg[8]_0 [0]),
        .R(\vertical_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vertical_counter_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[1]),
        .Q(\vertical_counter_reg[8]_0 [1]),
        .R(\vertical_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vertical_counter_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[2]),
        .Q(\vertical_counter_reg[8]_0 [2]),
        .R(\vertical_counter[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \vertical_counter_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[3]),
        .Q(\vertical_counter_reg[8]_0 [3]),
        .S(\vertical_counter[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \vertical_counter_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[4]),
        .Q(\vertical_counter_reg[8]_0 [4]),
        .S(\vertical_counter[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \vertical_counter_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[5]),
        .Q(\vertical_counter_reg[8]_0 [5]),
        .S(\vertical_counter[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \vertical_counter_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[6]),
        .Q(\vertical_counter_reg[8]_0 [6]),
        .S(\vertical_counter[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \vertical_counter_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[7]),
        .Q(\vertical_counter_reg_n_0_[7] ),
        .S(\vertical_counter[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vertical_counter_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(vertical_counter),
        .D(p_0_in__0[8]),
        .Q(\vertical_counter_reg[8]_0 [7]),
        .R(\vertical_counter[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    vertical_tile_addr_carry__0_i_1
       (.I0(\vertical_counter_reg_n_0_[7] ),
        .I1(vertical_tile_addr_carry__0[3]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "tmds_encoder" *) 
module termprj_top_gfx_top_0_0_tmds_encoder
   (Q,
    \disparity_acc_reg[2]_0 ,
    \disparity_acc_reg[3]_0 ,
    \disparity_acc_reg[0]_0 ,
    \disparity_acc_reg[1]_0 ,
    \o_TMDS_reg[9]_0 ,
    \disparity_acc[3]_i_4__1_0 ,
    \disparity_acc_reg[3]_1 ,
    D,
    \disparity_acc_reg[3]_2 ,
    \disparity_acc_reg[3]_3 ,
    \disparity_acc_reg[1]_1 ,
    \disparity_acc_reg[1]_2 ,
    \disparity_acc_reg[1]_3 ,
    \disparity_acc_reg[3]_4 ,
    \disparity_acc_reg[3]_5 ,
    SR,
    clk27mcen,
    i_EMU_MCLK,
    \o_TMDS_reg[9]_1 );
  output [3:0]Q;
  output \disparity_acc_reg[2]_0 ;
  output \disparity_acc_reg[3]_0 ;
  output \disparity_acc_reg[0]_0 ;
  output \disparity_acc_reg[1]_0 ;
  output [9:0]\o_TMDS_reg[9]_0 ;
  input \disparity_acc[3]_i_4__1_0 ;
  input \disparity_acc_reg[3]_1 ;
  input [2:0]D;
  input \disparity_acc_reg[3]_2 ;
  input \disparity_acc_reg[3]_3 ;
  input \disparity_acc_reg[1]_1 ;
  input \disparity_acc_reg[1]_2 ;
  input \disparity_acc_reg[1]_3 ;
  input \disparity_acc_reg[3]_4 ;
  input \disparity_acc_reg[3]_5 ;
  input [0:0]SR;
  input clk27mcen;
  input i_EMU_MCLK;
  input [9:0]\o_TMDS_reg[9]_1 ;

  wire [2:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk27mcen;
  wire \disparity_acc[1]_i_6_n_0 ;
  wire \disparity_acc[3]_i_10_n_0 ;
  wire \disparity_acc[3]_i_3__1_n_0 ;
  wire \disparity_acc[3]_i_4__1_0 ;
  wire \disparity_acc[3]_i_4__1_n_0 ;
  wire \disparity_acc[3]_i_9_n_0 ;
  wire [3:3]disparity_acc_new;
  wire \disparity_acc_reg[0]_0 ;
  wire \disparity_acc_reg[1]_0 ;
  wire \disparity_acc_reg[1]_1 ;
  wire \disparity_acc_reg[1]_2 ;
  wire \disparity_acc_reg[1]_3 ;
  wire \disparity_acc_reg[2]_0 ;
  wire \disparity_acc_reg[3]_0 ;
  wire \disparity_acc_reg[3]_1 ;
  wire \disparity_acc_reg[3]_2 ;
  wire \disparity_acc_reg[3]_3 ;
  wire \disparity_acc_reg[3]_4 ;
  wire \disparity_acc_reg[3]_5 ;
  wire i_EMU_MCLK;
  wire [9:0]\o_TMDS_reg[9]_0 ;
  wire [9:0]\o_TMDS_reg[9]_1 ;

  LUT6 #(
    .INIT(64'h6666633633333993)) 
    \disparity_acc[1]_i_3__0 
       (.I0(Q[0]),
        .I1(\disparity_acc[1]_i_6_n_0 ),
        .I2(\disparity_acc_reg[1]_3 ),
        .I3(\disparity_acc_reg[3]_0 ),
        .I4(\disparity_acc_reg[1]_2 ),
        .I5(\disparity_acc_reg[1]_1 ),
        .O(\disparity_acc_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \disparity_acc[1]_i_6 
       (.I0(Q[1]),
        .I1(\disparity_acc[3]_i_4__1_0 ),
        .O(\disparity_acc[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \disparity_acc[2]_i_4__0 
       (.I0(Q[2]),
        .I1(\disparity_acc_reg[3]_1 ),
        .O(\disparity_acc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h7575755175517575)) 
    \disparity_acc[3]_i_10 
       (.I0(\disparity_acc[1]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(\disparity_acc_reg[1]_1 ),
        .I3(\disparity_acc_reg[1]_2 ),
        .I4(\disparity_acc_reg[3]_0 ),
        .I5(\disparity_acc_reg[1]_3 ),
        .O(\disparity_acc[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \disparity_acc[3]_i_15 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\disparity_acc_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA9A9A95656A9A9A9)) 
    \disparity_acc[3]_i_3__1 
       (.I0(Q[3]),
        .I1(\disparity_acc_reg[1]_3 ),
        .I2(\disparity_acc_reg[3]_2 ),
        .I3(\disparity_acc_reg[3]_4 ),
        .I4(\disparity_acc_reg[3]_5 ),
        .I5(Q[2]),
        .O(\disparity_acc[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h42424DB2D4D4DB24)) 
    \disparity_acc[3]_i_4__1 
       (.I0(\disparity_acc[3]_i_9_n_0 ),
        .I1(\disparity_acc[3]_i_10_n_0 ),
        .I2(\disparity_acc_reg[3]_1 ),
        .I3(Q[3]),
        .I4(\disparity_acc_reg[3]_3 ),
        .I5(Q[2]),
        .O(\disparity_acc[3]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \disparity_acc[3]_i_6__1 
       (.I0(Q[3]),
        .I1(\disparity_acc_reg[3]_1 ),
        .O(\disparity_acc_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \disparity_acc[3]_i_9 
       (.I0(Q[1]),
        .I1(\disparity_acc[3]_i_4__1_0 ),
        .O(\disparity_acc[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(disparity_acc_new),
        .Q(Q[3]),
        .R(SR));
  MUXF7 \disparity_acc_reg[3]_i_1__0 
       (.I0(\disparity_acc[3]_i_3__1_n_0 ),
        .I1(\disparity_acc[3]_i_4__1_n_0 ),
        .O(disparity_acc_new),
        .S(\disparity_acc_reg[3]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [0]),
        .Q(\o_TMDS_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [1]),
        .Q(\o_TMDS_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [2]),
        .Q(\o_TMDS_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [3]),
        .Q(\o_TMDS_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [4]),
        .Q(\o_TMDS_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [5]),
        .Q(\o_TMDS_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [6]),
        .Q(\o_TMDS_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [7]),
        .Q(\o_TMDS_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [8]),
        .Q(\o_TMDS_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[9] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[9]_1 [9]),
        .Q(\o_TMDS_reg[9]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "tmds_encoder" *) 
module termprj_top_gfx_top_0_0_tmds_encoder_2
   (\disparity_acc_reg[1]_0 ,
    Q,
    \o_TMDS_reg[3]_0 ,
    \o_TMDS_reg[1]_0 ,
    \o_TMDS_reg[7]_0 ,
    \o_TMDS_reg[5]_0 ,
    \o_TMDS_reg[0]_0 ,
    \o_TMDS_reg[8]_0 ,
    \o_TMDS_reg[6]_0 ,
    \o_TMDS_reg[4]_0 ,
    \o_TMDS_reg[2]_0 ,
    SR,
    clk27mcen,
    D,
    i_EMU_MCLK,
    \o_TMDS_reg[3]_1 ,
    \o_TMDS_reg[1]_1 ,
    \o_TMDS_reg[7]_1 ,
    \o_TMDS_reg[5]_1 ,
    \o_TMDS_reg[0]_1 ,
    \o_TMDS_reg[8]_1 ,
    \o_TMDS_reg[6]_1 ,
    \o_TMDS_reg[4]_1 ,
    \o_TMDS_reg[2]_1 ,
    hdmi_de);
  output \disparity_acc_reg[1]_0 ;
  output [3:0]Q;
  output \o_TMDS_reg[3]_0 ;
  output \o_TMDS_reg[1]_0 ;
  output \o_TMDS_reg[7]_0 ;
  output \o_TMDS_reg[5]_0 ;
  output \o_TMDS_reg[0]_0 ;
  output \o_TMDS_reg[8]_0 ;
  output \o_TMDS_reg[6]_0 ;
  output \o_TMDS_reg[4]_0 ;
  output \o_TMDS_reg[2]_0 ;
  input [0:0]SR;
  input clk27mcen;
  input [3:0]D;
  input i_EMU_MCLK;
  input \o_TMDS_reg[3]_1 ;
  input \o_TMDS_reg[1]_1 ;
  input \o_TMDS_reg[7]_1 ;
  input \o_TMDS_reg[5]_1 ;
  input \o_TMDS_reg[0]_1 ;
  input \o_TMDS_reg[8]_1 ;
  input \o_TMDS_reg[6]_1 ;
  input \o_TMDS_reg[4]_1 ;
  input \o_TMDS_reg[2]_1 ;
  input hdmi_de;

  wire [3:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk27mcen;
  wire \disparity_acc_reg[1]_0 ;
  wire hdmi_de;
  wire i_EMU_MCLK;
  wire \o_TMDS[2]_i_1_n_0 ;
  wire \o_TMDS_reg[0]_0 ;
  wire \o_TMDS_reg[0]_1 ;
  wire \o_TMDS_reg[1]_0 ;
  wire \o_TMDS_reg[1]_1 ;
  wire \o_TMDS_reg[2]_0 ;
  wire \o_TMDS_reg[2]_1 ;
  wire \o_TMDS_reg[3]_0 ;
  wire \o_TMDS_reg[3]_1 ;
  wire \o_TMDS_reg[4]_0 ;
  wire \o_TMDS_reg[4]_1 ;
  wire \o_TMDS_reg[5]_0 ;
  wire \o_TMDS_reg[5]_1 ;
  wire \o_TMDS_reg[6]_0 ;
  wire \o_TMDS_reg[6]_1 ;
  wire \o_TMDS_reg[7]_0 ;
  wire \o_TMDS_reg[7]_1 ;
  wire \o_TMDS_reg[8]_0 ;
  wire \o_TMDS_reg[8]_1 ;

  LUT4 #(
    .INIT(16'h0001)) 
    \disparity_acc[3]_i_7__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\disparity_acc_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h3FAA)) 
    \o_TMDS[2]_i_1 
       (.I0(\o_TMDS_reg[2]_0 ),
        .I1(\o_TMDS_reg[2]_1 ),
        .I2(hdmi_de),
        .I3(clk27mcen),
        .O(\o_TMDS[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[0]_1 ),
        .Q(\o_TMDS_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[1]_1 ),
        .Q(\o_TMDS_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\o_TMDS[2]_i_1_n_0 ),
        .Q(\o_TMDS_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[3]_1 ),
        .Q(\o_TMDS_reg[3]_0 ),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[4]_1 ),
        .Q(\o_TMDS_reg[4]_0 ),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[5]_1 ),
        .Q(\o_TMDS_reg[5]_0 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[6]_1 ),
        .Q(\o_TMDS_reg[6]_0 ),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[7]_1 ),
        .Q(\o_TMDS_reg[7]_0 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[8]_1 ),
        .Q(\o_TMDS_reg[8]_0 ),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "tmds_encoder" *) 
module termprj_top_gfx_top_0_0_tmds_encoder_3
   (SR,
    \disparity_acc_reg[1]_0 ,
    Q,
    \disparity_acc_reg[2]_0 ,
    \disparity_acc_reg[1]_1 ,
    o_TMDS,
    clk27mcen,
    hdmi_de,
    \disparity_acc_reg[2]_1 ,
    \disparity_acc_reg[2]_2 ,
    \disparity_acc_reg[0]_0 ,
    D,
    i_EMU_MCLK,
    \o_TMDS_reg[5]_0 ,
    \o_TMDS_reg[3]_0 ,
    \o_TMDS_reg[0]_0 ,
    \o_TMDS_reg[7]_0 ,
    \o_TMDS_reg[1]_0 ,
    \o_TMDS_reg[6]_0 ,
    \o_TMDS_reg[8]_0 ,
    \o_TMDS_reg[4]_0 );
  output [0:0]SR;
  output \disparity_acc_reg[1]_0 ;
  output [3:0]Q;
  output \disparity_acc_reg[2]_0 ;
  output \disparity_acc_reg[1]_1 ;
  output [8:0]o_TMDS;
  input clk27mcen;
  input hdmi_de;
  input \disparity_acc_reg[2]_1 ;
  input \disparity_acc_reg[2]_2 ;
  input \disparity_acc_reg[0]_0 ;
  input [2:0]D;
  input i_EMU_MCLK;
  input \o_TMDS_reg[5]_0 ;
  input \o_TMDS_reg[3]_0 ;
  input \o_TMDS_reg[0]_0 ;
  input \o_TMDS_reg[7]_0 ;
  input \o_TMDS_reg[1]_0 ;
  input \o_TMDS_reg[6]_0 ;
  input \o_TMDS_reg[8]_0 ;
  input \o_TMDS_reg[4]_0 ;

  wire [2:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk27mcen;
  wire \disparity_acc[0]_i_1_n_0 ;
  wire \disparity_acc_reg[0]_0 ;
  wire \disparity_acc_reg[1]_0 ;
  wire \disparity_acc_reg[1]_1 ;
  wire \disparity_acc_reg[2]_0 ;
  wire \disparity_acc_reg[2]_1 ;
  wire \disparity_acc_reg[2]_2 ;
  wire hdmi_de;
  wire i_EMU_MCLK;
  wire [8:0]o_TMDS;
  wire \o_TMDS[4]_i_1_n_0 ;
  wire \o_TMDS[8]_i_1_n_0 ;
  wire \o_TMDS_reg[0]_0 ;
  wire \o_TMDS_reg[1]_0 ;
  wire \o_TMDS_reg[3]_0 ;
  wire \o_TMDS_reg[4]_0 ;
  wire \o_TMDS_reg[5]_0 ;
  wire \o_TMDS_reg[6]_0 ;
  wire \o_TMDS_reg[7]_0 ;
  wire \o_TMDS_reg[8]_0 ;

  LUT3 #(
    .INIT(8'h82)) 
    \disparity_acc[0]_i_1 
       (.I0(hdmi_de),
        .I1(Q[0]),
        .I2(\disparity_acc_reg[0]_0 ),
        .O(\disparity_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \disparity_acc[2]_i_3__1 
       (.I0(Q[1]),
        .I1(\disparity_acc_reg[2]_1 ),
        .I2(\disparity_acc_reg[2]_2 ),
        .I3(Q[2]),
        .O(\disparity_acc_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \disparity_acc[3]_i_1 
       (.I0(clk27mcen),
        .I1(hdmi_de),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \disparity_acc[3]_i_7 
       (.I0(Q[2]),
        .I1(\disparity_acc_reg[2]_2 ),
        .O(\disparity_acc_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\disparity_acc[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \disparity_acc_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \o_TMDS[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\disparity_acc_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hC3FFAAAA)) 
    \o_TMDS[4]_i_1 
       (.I0(o_TMDS[4]),
        .I1(\o_TMDS_reg[0]_0 ),
        .I2(\o_TMDS_reg[4]_0 ),
        .I3(hdmi_de),
        .I4(clk27mcen),
        .O(\o_TMDS[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3FAA)) 
    \o_TMDS[8]_i_1 
       (.I0(o_TMDS[8]),
        .I1(\o_TMDS_reg[8]_0 ),
        .I2(hdmi_de),
        .I3(clk27mcen),
        .O(\o_TMDS[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[0] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[0]_0 ),
        .Q(o_TMDS[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[1] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[1]_0 ),
        .Q(o_TMDS[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[2] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[0]_0 ),
        .Q(o_TMDS[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[3] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[3]_0 ),
        .Q(o_TMDS[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[4] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\o_TMDS[4]_i_1_n_0 ),
        .Q(o_TMDS[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[5] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[5]_0 ),
        .Q(o_TMDS[5]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[6] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[6]_0 ),
        .Q(o_TMDS[6]),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[7] 
       (.C(i_EMU_MCLK),
        .CE(clk27mcen),
        .D(\o_TMDS_reg[7]_0 ),
        .Q(o_TMDS[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \o_TMDS_reg[8] 
       (.C(i_EMU_MCLK),
        .CE(1'b1),
        .D(\o_TMDS[8]_i_1_n_0 ),
        .Q(o_TMDS[8]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
