// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sign_picnic1_HH_
#define _sign_picnic1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "computeSeeds_2.h"
#include "createRandomTape.h"
#include "H3_2.h"
#include "createRandomTape_1.h"
#include "Commit_2.h"
#include "mpc_LowMC_2.h"
#include "prove_25.h"
#include "crypto_sign_urem_bAo.h"
#include "crypto_sign_mux_4bBo.h"
#include "sign_picnic1_viewbtn.h"
#include "sign_picnic1_viewbun.h"
#include "sign_picnic1_viewbvn.h"
#include "sign_picnic1_as_hbwn.h"
#include "sign_picnic1_seedbxn.h"
#include "sign_picnic1_tapebyn.h"
#include "sign_picnic1_tmp_0.h"
#include "sign_picnic1_tmp_1.h"
#include "sign_picnic1_slabbzo.h"
#include "matrix_mul_prod.h"

namespace ap_rtl {

struct sign_picnic1 : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > privateKey_address0;
    sc_out< sc_logic > privateKey_ce0;
    sc_in< sc_lv<32> > privateKey_q0;
    sc_out< sc_lv<3> > pubKey_address0;
    sc_out< sc_logic > pubKey_ce0;
    sc_in< sc_lv<32> > pubKey_q0;
    sc_out< sc_lv<3> > plaintext_address0;
    sc_out< sc_logic > plaintext_ce0;
    sc_in< sc_lv<32> > plaintext_q0;
    sc_out< sc_lv<12> > message_address0;
    sc_out< sc_logic > message_ce0;
    sc_in< sc_lv<8> > message_q0;
    sc_in< sc_lv<64> > messageByteLength;
    sc_out< sc_lv<12> > sig_0_proofs_seed1_address0;
    sc_out< sc_logic > sig_0_proofs_seed1_ce0;
    sc_out< sc_logic > sig_0_proofs_seed1_we0;
    sc_out< sc_lv<8> > sig_0_proofs_seed1_d0;
    sc_out< sc_lv<12> > sig_0_proofs_seed2_address0;
    sc_out< sc_logic > sig_0_proofs_seed2_ce0;
    sc_out< sc_logic > sig_0_proofs_seed2_we0;
    sc_out< sc_lv<8> > sig_0_proofs_seed2_d0;
    sc_out< sc_lv<10> > sig_0_proofs_inputS_address0;
    sc_out< sc_logic > sig_0_proofs_inputS_ce0;
    sc_out< sc_logic > sig_0_proofs_inputS_we0;
    sc_out< sc_lv<32> > sig_0_proofs_inputS_d0;
    sc_out< sc_lv<15> > sig_0_proofs_commun_address0;
    sc_out< sc_logic > sig_0_proofs_commun_ce0;
    sc_out< sc_logic > sig_0_proofs_commun_we0;
    sc_out< sc_lv<8> > sig_0_proofs_commun_d0;
    sc_out< sc_lv<13> > sig_0_proofs_view3C_address0;
    sc_out< sc_logic > sig_0_proofs_view3C_ce0;
    sc_out< sc_logic > sig_0_proofs_view3C_we0;
    sc_out< sc_lv<8> > sig_0_proofs_view3C_d0;
    sc_out< sc_lv<6> > sig_0_challengeBits_address0;
    sc_out< sc_logic > sig_0_challengeBits_ce0;
    sc_out< sc_logic > sig_0_challengeBits_we0;
    sc_out< sc_lv<8> > sig_0_challengeBits_d0;
    sc_in< sc_lv<8> > sig_0_challengeBits_q0;
    sc_out< sc_lv<5> > sig_0_salt_address0;
    sc_out< sc_logic > sig_0_salt_ce0;
    sc_out< sc_logic > sig_0_salt_we0;
    sc_out< sc_lv<8> > sig_0_salt_d0;
    sc_in< sc_lv<8> > sig_0_salt_q0;
    sc_out< sc_lv<14> > viewOutputs_address0;
    sc_out< sc_logic > viewOutputs_ce0;
    sc_out< sc_logic > viewOutputs_we0;
    sc_out< sc_lv<32> > viewOutputs_d0;
    sc_in< sc_lv<32> > viewOutputs_q0;
    sc_out< sc_lv<14> > viewOutputs_address1;
    sc_out< sc_logic > viewOutputs_ce1;
    sc_in< sc_lv<32> > viewOutputs_q1;
    sc_out< sc_lv<1> > ap_return;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<7> > ap_var_for_const0;


    // Module declarations
    sign_picnic1(sc_module_name name);
    SC_HAS_PROCESS(sign_picnic1);

    ~sign_picnic1();

    sc_trace_file* mVcdFile;

    sign_picnic1_viewbtn* views_inputShare_U;
    sign_picnic1_viewbun* views_communicatedBi_U;
    sign_picnic1_viewbvn* views_outputShare_U;
    sign_picnic1_as_hbwn* as_hashes_U;
    sign_picnic1_seedbxn* seeds_seed_U;
    sign_picnic1_tapebyn* tape_tape_U;
    sign_picnic1_tmp_0* tmp_0_U;
    sign_picnic1_tmp_1* tmp_1_U;
    sign_picnic1_tmp_1* tmp_2_U;
    sign_picnic1_tmp_1* tmp_3_U;
    sign_picnic1_slabbzo* slab_assign_U;
    matrix_mul_prod* output_U;
    computeSeeds_2* grp_computeSeeds_2_fu_635;
    createRandomTape* grp_createRandomTape_fu_657;
    H3_2* grp_H3_2_fu_680;
    createRandomTape_1* grp_createRandomTape_1_fu_701;
    Commit_2* grp_Commit_2_fu_717;
    mpc_LowMC_2* grp_mpc_LowMC_2_fu_760;
    prove_25* grp_prove_25_fu_779;
    crypto_sign_urem_bAo<1,11,7,7,7>* crypto_sign_urem_bAo_U186;
    crypto_sign_mux_4bBo<1,1,8,8,8,8,32,8>* crypto_sign_mux_4bBo_U187;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > loop_0_reg_521;
    sc_signal< sc_lv<7> > loop_1_reg_533;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter11;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter2_reg;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter3_reg;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter4_reg;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter5_reg;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter6_reg;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter7_reg;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter8_reg;
    sc_signal< sc_lv<7> > loop_1_reg_533_pp1_iter9_reg;
    sc_signal< sc_lv<12> > indvar_flatten19_reg_556;
    sc_signal< sc_lv<8> > i_0_reg_567;
    sc_signal< sc_lv<5> > indvar_flatten_reg_578;
    sc_signal< sc_lv<2> > j1_0_reg_589;
    sc_signal< sc_lv<3> > loop_2_reg_600;
    sc_signal< sc_lv<1> > icmp_ln1761_fu_800_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > k_fu_806_p2;
    sc_signal< sc_lv<8> > k_reg_1541;
    sc_signal< sc_lv<12> > sext_ln1772_fu_838_p1;
    sc_signal< sc_lv<12> > sext_ln1772_reg_1546;
    sc_signal< sc_lv<13> > sub_ln1786_fu_854_p2;
    sc_signal< sc_lv<13> > sub_ln1786_reg_1551;
    sc_signal< sc_lv<13> > add_ln1786_fu_860_p2;
    sc_signal< sc_lv<13> > add_ln1786_reg_1556;
    sc_signal< sc_lv<13> > add_ln1786_1_fu_866_p2;
    sc_signal< sc_lv<13> > add_ln1786_1_reg_1561;
    sc_signal< sc_lv<9> > add_ln1763_fu_872_p2;
    sc_signal< sc_lv<9> > add_ln1763_reg_1566;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > j_3_fu_886_p2;
    sc_signal< sc_lv<2> > j_3_reg_1574;
    sc_signal< sc_lv<12> > add_ln1772_fu_896_p2;
    sc_signal< sc_lv<12> > add_ln1772_reg_1579;
    sc_signal< sc_lv<1> > tmp_7_fu_878_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_901_p3;
    sc_signal< sc_lv<1> > tmp_11_reg_1584;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > trunc_ln1771_fu_909_p1;
    sc_signal< sc_lv<4> > trunc_ln1771_reg_1588;
    sc_signal< sc_lv<2> > trunc_ln1_reg_1604;
    sc_signal< sc_lv<8> > tmp_0_q0;
    sc_signal< sc_lv<8> > tmp_0_load_reg_1609;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > tmp_0_q1;
    sc_signal< sc_lv<8> > tmp_0_load_1_reg_1614;
    sc_signal< sc_lv<5> > loop_fu_959_p2;
    sc_signal< sc_lv<5> > loop_reg_1629;
    sc_signal< sc_lv<1> > icmp_ln1774_fu_987_p2;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln1774_reg_1634_pp1_iter10_reg;
    sc_signal< sc_lv<7> > loop_4_fu_993_p2;
    sc_signal< sc_lv<7> > loop_4_reg_1638;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<7> > add_ln1775_fu_999_p2;
    sc_signal< sc_lv<3> > tmp_15_reg_1648;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter1_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter2_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter3_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter4_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter5_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter6_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter7_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter8_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter9_reg;
    sc_signal< sc_lv<3> > tmp_15_reg_1648_pp1_iter10_reg;
    sc_signal< sc_lv<9> > add_ln1775_1_fu_1043_p2;
    sc_signal< sc_lv<9> > add_ln1775_1_reg_1673;
    sc_signal< sc_lv<3> > j_fu_1081_p2;
    sc_signal< sc_lv<3> > j_reg_1681;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > icmp_ln1785_fu_1075_p2;
    sc_signal< sc_lv<13> > add_ln1786_4_fu_1116_p2;
    sc_signal< sc_lv<13> > add_ln1786_4_reg_1696;
    sc_signal< sc_lv<1> > icmp_ln1808_fu_1170_p2;
    sc_signal< sc_lv<1> > icmp_ln1808_reg_1706;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state35_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln1808_reg_1706_pp2_iter1_reg;
    sc_signal< sc_lv<12> > add_ln1808_fu_1176_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > select_ln1808_1_fu_1202_p3;
    sc_signal< sc_lv<8> > select_ln1808_1_reg_1715;
    sc_signal< sc_lv<3> > select_ln1809_fu_1270_p3;
    sc_signal< sc_lv<3> > select_ln1809_reg_1722;
    sc_signal< sc_lv<3> > select_ln1809_reg_1722_pp2_iter1_reg;
    sc_signal< sc_lv<2> > select_ln1809_1_fu_1282_p3;
    sc_signal< sc_lv<2> > select_ln1809_1_reg_1728;
    sc_signal< sc_lv<11> > select_ln1809_2_fu_1304_p3;
    sc_signal< sc_lv<11> > select_ln1809_2_reg_1734;
    sc_signal< sc_lv<11> > select_ln1809_2_reg_1734_pp2_iter1_reg;
    sc_signal< sc_lv<3> > loop_3_fu_1312_p2;
    sc_signal< sc_lv<5> > select_ln1809_3_fu_1324_p3;
    sc_signal< sc_lv<3> > j_5_fu_1402_p2;
    sc_signal< sc_lv<3> > j_5_reg_1757;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<64> > zext_ln1817_fu_1408_p1;
    sc_signal< sc_lv<64> > zext_ln1817_reg_1762;
    sc_signal< sc_lv<1> > icmp_ln1816_fu_1396_p2;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > viewOutputs_load_reg_1782;
    sc_signal< sc_lv<8> > i_1_fu_1449_p2;
    sc_signal< sc_lv<8> > i_1_reg_1790;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<1> > icmp_ln1826_fu_1443_p2;
    sc_signal< sc_lv<2> > or_ln_fu_1522_p3;
    sc_signal< sc_lv<2> > or_ln_reg_1800;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_ap_ready;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state33;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<12> > views_inputShare_address0;
    sc_signal< sc_logic > views_inputShare_ce0;
    sc_signal< sc_logic > views_inputShare_we0;
    sc_signal< sc_lv<32> > views_inputShare_d0;
    sc_signal< sc_lv<32> > views_inputShare_q0;
    sc_signal< sc_lv<12> > views_inputShare_address1;
    sc_signal< sc_logic > views_inputShare_ce1;
    sc_signal< sc_logic > views_inputShare_we1;
    sc_signal< sc_lv<32> > views_inputShare_d1;
    sc_signal< sc_lv<32> > views_inputShare_q1;
    sc_signal< sc_lv<16> > views_communicatedBi_address0;
    sc_signal< sc_logic > views_communicatedBi_ce0;
    sc_signal< sc_logic > views_communicatedBi_we0;
    sc_signal< sc_lv<8> > views_communicatedBi_q0;
    sc_signal< sc_lv<12> > views_outputShare_address0;
    sc_signal< sc_logic > views_outputShare_ce0;
    sc_signal< sc_logic > views_outputShare_we0;
    sc_signal< sc_lv<32> > views_outputShare_q0;
    sc_signal< sc_lv<15> > as_hashes_address0;
    sc_signal< sc_logic > as_hashes_ce0;
    sc_signal< sc_logic > as_hashes_we0;
    sc_signal< sc_lv<8> > as_hashes_q0;
    sc_signal< sc_lv<14> > seeds_seed_address0;
    sc_signal< sc_logic > seeds_seed_ce0;
    sc_signal< sc_logic > seeds_seed_we0;
    sc_signal< sc_lv<8> > seeds_seed_q0;
    sc_signal< sc_lv<9> > tape_tape_address0;
    sc_signal< sc_logic > tape_tape_ce0;
    sc_signal< sc_logic > tape_tape_we0;
    sc_signal< sc_lv<8> > tape_tape_d0;
    sc_signal< sc_lv<8> > tape_tape_q0;
    sc_signal< sc_logic > tape_tape_ce1;
    sc_signal< sc_lv<8> > tape_tape_q1;
    sc_signal< sc_lv<6> > tmp_0_address0;
    sc_signal< sc_logic > tmp_0_ce0;
    sc_signal< sc_logic > tmp_0_we0;
    sc_signal< sc_lv<6> > tmp_0_address1;
    sc_signal< sc_logic > tmp_0_ce1;
    sc_signal< sc_lv<6> > tmp_1_address0;
    sc_signal< sc_logic > tmp_1_ce0;
    sc_signal< sc_logic > tmp_1_we0;
    sc_signal< sc_lv<8> > tmp_1_q0;
    sc_signal< sc_lv<6> > tmp_2_address0;
    sc_signal< sc_logic > tmp_2_ce0;
    sc_signal< sc_logic > tmp_2_we0;
    sc_signal< sc_lv<8> > tmp_2_q0;
    sc_signal< sc_lv<6> > tmp_3_address0;
    sc_signal< sc_logic > tmp_3_ce0;
    sc_signal< sc_logic > tmp_3_we0;
    sc_signal< sc_lv<8> > tmp_3_q0;
    sc_signal< sc_lv<32> > slab_assign_q0;
    sc_signal< sc_lv<32> > slab_assign_q1;
    sc_signal< sc_lv<6> > output_address0;
    sc_signal< sc_logic > output_ce0;
    sc_signal< sc_logic > output_we0;
    sc_signal< sc_lv<32> > output_d0;
    sc_signal< sc_lv<32> > output_q0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_ap_start;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_ap_done;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_ap_idle;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_ap_ready;
    sc_signal< sc_lv<14> > grp_computeSeeds_2_fu_635_allSeeds_seed_address0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_allSeeds_seed_ce0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_allSeeds_seed_we0;
    sc_signal< sc_lv<8> > grp_computeSeeds_2_fu_635_allSeeds_seed_d0;
    sc_signal< sc_lv<5> > grp_computeSeeds_2_fu_635_salt_0_address0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_salt_0_ce0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_salt_0_we0;
    sc_signal< sc_lv<8> > grp_computeSeeds_2_fu_635_salt_0_d0;
    sc_signal< sc_lv<3> > grp_computeSeeds_2_fu_635_privateKey_address0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_privateKey_ce0;
    sc_signal< sc_lv<3> > grp_computeSeeds_2_fu_635_publicKey_address0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_publicKey_ce0;
    sc_signal< sc_lv<3> > grp_computeSeeds_2_fu_635_plaintext_address0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_plaintext_ce0;
    sc_signal< sc_lv<12> > grp_computeSeeds_2_fu_635_message_address0;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_message_ce0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_ap_start;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_ap_idle;
    sc_signal< sc_lv<14> > grp_createRandomTape_fu_657_seed_address0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_seed_ce0;
    sc_signal< sc_lv<5> > grp_createRandomTape_fu_657_salt_0_address0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_salt_0_ce0;
    sc_signal< sc_lv<6> > grp_createRandomTape_fu_657_tape_0_address0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_0_ce0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_0_we0;
    sc_signal< sc_lv<8> > grp_createRandomTape_fu_657_tape_0_d0;
    sc_signal< sc_lv<6> > grp_createRandomTape_fu_657_tape_1_address0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_1_ce0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_1_we0;
    sc_signal< sc_lv<8> > grp_createRandomTape_fu_657_tape_1_d0;
    sc_signal< sc_lv<6> > grp_createRandomTape_fu_657_tape_2_address0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_2_ce0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_2_we0;
    sc_signal< sc_lv<8> > grp_createRandomTape_fu_657_tape_2_d0;
    sc_signal< sc_lv<6> > grp_createRandomTape_fu_657_tape_3_address0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_3_ce0;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_tape_3_we0;
    sc_signal< sc_lv<8> > grp_createRandomTape_fu_657_tape_3_d0;
    sc_signal< sc_logic > grp_H3_2_fu_680_ap_start;
    sc_signal< sc_logic > grp_H3_2_fu_680_ap_done;
    sc_signal< sc_logic > grp_H3_2_fu_680_ap_idle;
    sc_signal< sc_logic > grp_H3_2_fu_680_ap_ready;
    sc_signal< sc_lv<6> > grp_H3_2_fu_680_circuitOutput_address0;
    sc_signal< sc_logic > grp_H3_2_fu_680_circuitOutput_ce0;
    sc_signal< sc_lv<3> > grp_H3_2_fu_680_plaintext_address0;
    sc_signal< sc_logic > grp_H3_2_fu_680_plaintext_ce0;
    sc_signal< sc_lv<15> > grp_H3_2_fu_680_as_hashes_address0;
    sc_signal< sc_logic > grp_H3_2_fu_680_as_hashes_ce0;
    sc_signal< sc_lv<6> > grp_H3_2_fu_680_challengeBits_0_address0;
    sc_signal< sc_logic > grp_H3_2_fu_680_challengeBits_0_ce0;
    sc_signal< sc_logic > grp_H3_2_fu_680_challengeBits_0_we0;
    sc_signal< sc_lv<8> > grp_H3_2_fu_680_challengeBits_0_d0;
    sc_signal< sc_lv<5> > grp_H3_2_fu_680_salt_0_address0;
    sc_signal< sc_logic > grp_H3_2_fu_680_salt_0_ce0;
    sc_signal< sc_lv<12> > grp_H3_2_fu_680_message_address0;
    sc_signal< sc_logic > grp_H3_2_fu_680_message_ce0;
    sc_signal< sc_lv<14> > grp_H3_2_fu_680_viewOutputs_address0;
    sc_signal< sc_logic > grp_H3_2_fu_680_viewOutputs_ce0;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_ap_start;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_ap_done;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_ap_idle;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_ap_ready;
    sc_signal< sc_lv<14> > grp_createRandomTape_1_fu_701_seed_address0;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_seed_ce0;
    sc_signal< sc_lv<5> > grp_createRandomTape_1_fu_701_salt_0_address0;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_salt_0_ce0;
    sc_signal< sc_lv<9> > grp_createRandomTape_1_fu_701_tape_address0;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_tape_ce0;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_tape_we0;
    sc_signal< sc_lv<8> > grp_createRandomTape_1_fu_701_tape_d0;
    sc_signal< sc_logic > grp_Commit_2_fu_717_ap_start;
    sc_signal< sc_logic > grp_Commit_2_fu_717_ap_done;
    sc_signal< sc_logic > grp_Commit_2_fu_717_ap_idle;
    sc_signal< sc_logic > grp_Commit_2_fu_717_ap_ready;
    sc_signal< sc_lv<14> > grp_Commit_2_fu_717_seed_address0;
    sc_signal< sc_logic > grp_Commit_2_fu_717_seed_ce0;
    sc_signal< sc_lv<3> > grp_Commit_2_fu_717_seed_offset1;
    sc_signal< sc_lv<12> > grp_Commit_2_fu_717_view_inputShare_address0;
    sc_signal< sc_logic > grp_Commit_2_fu_717_view_inputShare_ce0;
    sc_signal< sc_lv<3> > grp_Commit_2_fu_717_view_inputShare_offset3;
    sc_signal< sc_lv<16> > grp_Commit_2_fu_717_view_communicatedBits_address0;
    sc_signal< sc_logic > grp_Commit_2_fu_717_view_communicatedBits_ce0;
    sc_signal< sc_lv<3> > grp_Commit_2_fu_717_view_communicatedBits_offset4;
    sc_signal< sc_lv<12> > grp_Commit_2_fu_717_view_outputShare_address0;
    sc_signal< sc_logic > grp_Commit_2_fu_717_view_outputShare_ce0;
    sc_signal< sc_lv<3> > grp_Commit_2_fu_717_view_outputShare_offset5;
    sc_signal< sc_lv<15> > grp_Commit_2_fu_717_hash_address0;
    sc_signal< sc_logic > grp_Commit_2_fu_717_hash_ce0;
    sc_signal< sc_logic > grp_Commit_2_fu_717_hash_we0;
    sc_signal< sc_lv<8> > grp_Commit_2_fu_717_hash_d0;
    sc_signal< sc_lv<3> > grp_Commit_2_fu_717_hash_offset6;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_ap_start;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_ap_done;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_ap_idle;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_ap_ready;
    sc_signal< sc_lv<9> > grp_mpc_LowMC_2_fu_760_tapes_tape_address0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_tapes_tape_ce0;
    sc_signal< sc_lv<9> > grp_mpc_LowMC_2_fu_760_tapes_tape_address1;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_tapes_tape_ce1;
    sc_signal< sc_lv<12> > grp_mpc_LowMC_2_fu_760_views_inputShare_address0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_views_inputShare_ce0;
    sc_signal< sc_lv<16> > grp_mpc_LowMC_2_fu_760_views_communicatedBi_address0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_views_communicatedBi_ce0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_views_communicatedBi_we0;
    sc_signal< sc_lv<8> > grp_mpc_LowMC_2_fu_760_views_communicatedBi_d0;
    sc_signal< sc_lv<12> > grp_mpc_LowMC_2_fu_760_views_outputShare_address0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_views_outputShare_ce0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_views_outputShare_we0;
    sc_signal< sc_lv<32> > grp_mpc_LowMC_2_fu_760_views_outputShare_d0;
    sc_signal< sc_lv<3> > grp_mpc_LowMC_2_fu_760_plaintext_address0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_plaintext_ce0;
    sc_signal< sc_lv<6> > grp_mpc_LowMC_2_fu_760_slab_address0;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_slab_ce0;
    sc_signal< sc_lv<4> > grp_mpc_LowMC_2_fu_760_slab_we0;
    sc_signal< sc_lv<32> > grp_mpc_LowMC_2_fu_760_slab_d0;
    sc_signal< sc_lv<6> > grp_mpc_LowMC_2_fu_760_slab_address1;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_slab_ce1;
    sc_signal< sc_lv<4> > grp_mpc_LowMC_2_fu_760_slab_we1;
    sc_signal< sc_lv<32> > grp_mpc_LowMC_2_fu_760_slab_d1;
    sc_signal< sc_logic > grp_prove_25_fu_779_ap_start;
    sc_signal< sc_logic > grp_prove_25_fu_779_ap_done;
    sc_signal< sc_logic > grp_prove_25_fu_779_ap_idle;
    sc_signal< sc_logic > grp_prove_25_fu_779_ap_ready;
    sc_signal< sc_lv<12> > grp_prove_25_fu_779_proof_0_seed1_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_seed1_ce0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_seed1_we0;
    sc_signal< sc_lv<8> > grp_prove_25_fu_779_proof_0_seed1_d0;
    sc_signal< sc_lv<12> > grp_prove_25_fu_779_proof_0_seed2_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_seed2_ce0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_seed2_we0;
    sc_signal< sc_lv<8> > grp_prove_25_fu_779_proof_0_seed2_d0;
    sc_signal< sc_lv<10> > grp_prove_25_fu_779_proof_0_inputShare_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_inputShare_ce0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_inputShare_we0;
    sc_signal< sc_lv<32> > grp_prove_25_fu_779_proof_0_inputShare_d0;
    sc_signal< sc_lv<15> > grp_prove_25_fu_779_proof_0_communicatedBits_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_communicatedBits_ce0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_communicatedBits_we0;
    sc_signal< sc_lv<8> > grp_prove_25_fu_779_proof_0_communicatedBits_d0;
    sc_signal< sc_lv<13> > grp_prove_25_fu_779_proof_0_view3Commitment_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_view3Commitment_ce0;
    sc_signal< sc_logic > grp_prove_25_fu_779_proof_0_view3Commitment_we0;
    sc_signal< sc_lv<8> > grp_prove_25_fu_779_proof_0_view3Commitment_d0;
    sc_signal< sc_lv<14> > grp_prove_25_fu_779_seeds_seed_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_seeds_seed_ce0;
    sc_signal< sc_lv<12> > grp_prove_25_fu_779_views_inputShare_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_views_inputShare_ce0;
    sc_signal< sc_lv<16> > grp_prove_25_fu_779_views_communicatedBits_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_views_communicatedBits_ce0;
    sc_signal< sc_lv<15> > grp_prove_25_fu_779_commitments_hashes_address0;
    sc_signal< sc_logic > grp_prove_25_fu_779_commitments_hashes_ce0;
    sc_signal< sc_lv<8> > k_0_reg_485;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<2> > j_0_reg_497;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<9> > phi_mul_reg_509;
    sc_signal< sc_lv<5> > ap_phi_mux_loop_0_phi_fu_525_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<7> > ap_phi_mux_loop_1_phi_fu_537_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<3> > j_1_reg_545;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<8> > ap_phi_mux_i_0_phi_fu_571_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_j1_0_phi_fu_593_p4;
    sc_signal< sc_lv<3> > j_2_reg_611;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<8> > round_assign_reg_623;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > grp_computeSeeds_2_fu_635_ap_start_reg;
    sc_signal< sc_logic > grp_createRandomTape_fu_657_ap_start_reg;
    sc_signal< sc_logic > grp_H3_2_fu_680_ap_start_reg;
    sc_signal< sc_logic > grp_createRandomTape_1_fu_701_ap_start_reg;
    sc_signal< sc_logic > grp_Commit_2_fu_717_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > grp_mpc_LowMC_2_fu_760_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > grp_prove_25_fu_779_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln1772_fu_913_p1;
    sc_signal< sc_lv<64> > zext_ln1772_1_fu_924_p1;
    sc_signal< sc_lv<64> > zext_ln1772_2_fu_944_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln1772_3_fu_954_p1;
    sc_signal< sc_lv<64> > sext_ln1772_1_fu_982_p1;
    sc_signal< sc_lv<64> > zext_ln1775_fu_1031_p1;
    sc_signal< sc_lv<64> > zext_ln1775_4_fu_1071_p1;
    sc_signal< sc_lv<64> > sext_ln1786_fu_1101_p1;
    sc_signal< sc_lv<64> > sext_ln1786_1_fu_1111_p1;
    sc_signal< sc_lv<64> > zext_ln1786_fu_1087_p1;
    sc_signal< sc_lv<64> > sext_ln1786_2_fu_1121_p1;
    sc_signal< sc_lv<64> > zext_ln1811_6_fu_1378_p1;
    sc_signal< sc_lv<64> > sext_ln1811_fu_1391_p1;
    sc_signal< sc_lv<64> > tmp_13_fu_1413_p3;
    sc_signal< sc_lv<64> > tmp_14_fu_1422_p3;
    sc_signal< sc_lv<64> > zext_ln54_fu_1465_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_1056_p6;
    sc_signal< sc_lv<10> > tmp_5_fu_816_p3;
    sc_signal< sc_lv<11> > zext_ln1772_6_fu_828_p1;
    sc_signal< sc_lv<11> > zext_ln1772_4_fu_812_p1;
    sc_signal< sc_lv<11> > sub_ln1772_fu_832_p2;
    sc_signal< sc_lv<12> > tmp_6_fu_842_p3;
    sc_signal< sc_lv<13> > zext_ln1786_1_fu_850_p1;
    sc_signal< sc_lv<13> > zext_ln1772_5_fu_824_p1;
    sc_signal< sc_lv<12> > zext_ln1772_7_fu_892_p1;
    sc_signal< sc_lv<4> > or_ln1772_fu_918_p2;
    sc_signal< sc_lv<4> > or_ln1772_1_fu_939_p2;
    sc_signal< sc_lv<4> > or_ln1772_2_fu_949_p2;
    sc_signal< sc_lv<14> > tmp_12_fu_976_p3;
    sc_signal< sc_lv<7> > mul_ln1775_fu_1009_p0;
    sc_signal< sc_lv<16> > mul_ln1775_fu_1009_p2;
    sc_signal< sc_lv<7> > grp_fu_1025_p2;
    sc_signal< sc_lv<9> > zext_ln1775_3_fu_1039_p1;
    sc_signal< sc_lv<7> > sext_ln1775_fu_1049_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_1056_p5;
    sc_signal< sc_lv<13> > zext_ln1786_2_fu_1092_p1;
    sc_signal< sc_lv<13> > add_ln1786_2_fu_1096_p2;
    sc_signal< sc_lv<13> > add_ln1786_3_fu_1106_p2;
    sc_signal< sc_lv<32> > xor_ln1786_fu_1125_p2;
    sc_signal< sc_lv<10> > shl_ln_fu_1142_p3;
    sc_signal< sc_lv<11> > zext_ln1811_fu_1150_p1;
    sc_signal< sc_lv<11> > zext_ln1808_fu_1138_p1;
    sc_signal< sc_lv<11> > sub_ln1811_fu_1154_p2;
    sc_signal< sc_lv<11> > zext_ln1809_fu_1160_p1;
    sc_signal< sc_lv<1> > icmp_ln1809_fu_1188_p2;
    sc_signal< sc_lv<8> > i_fu_1182_p2;
    sc_signal< sc_lv<10> > shl_ln1811_mid1_fu_1214_p3;
    sc_signal< sc_lv<11> > zext_ln1811_3_fu_1222_p1;
    sc_signal< sc_lv<11> > zext_ln1808_1_fu_1210_p1;
    sc_signal< sc_lv<11> > sub_ln1811_2_fu_1226_p2;
    sc_signal< sc_lv<1> > icmp_ln1810_fu_1246_p2;
    sc_signal< sc_lv<1> > xor_ln1808_fu_1240_p2;
    sc_signal< sc_lv<2> > select_ln1808_fu_1194_p3;
    sc_signal< sc_lv<1> > and_ln1808_fu_1252_p2;
    sc_signal< sc_lv<1> > or_ln1809_fu_1264_p2;
    sc_signal< sc_lv<2> > j_6_fu_1258_p2;
    sc_signal< sc_lv<11> > select_ln1808_2_fu_1232_p3;
    sc_signal< sc_lv<11> > zext_ln1809_1_fu_1278_p1;
    sc_signal< sc_lv<11> > add_ln1811_fu_1164_p2;
    sc_signal< sc_lv<11> > add_ln1811_2_fu_1290_p2;
    sc_signal< sc_lv<11> > select_ln1808_3_fu_1296_p3;
    sc_signal< sc_lv<5> > add_ln1809_1_fu_1318_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_1335_p3;
    sc_signal< sc_lv<11> > zext_ln1811_2_fu_1342_p1;
    sc_signal< sc_lv<11> > zext_ln1811_1_fu_1332_p1;
    sc_signal< sc_lv<11> > sub_ln1811_1_fu_1346_p2;
    sc_signal< sc_lv<11> > zext_ln1811_4_fu_1352_p1;
    sc_signal< sc_lv<11> > add_ln1811_1_fu_1355_p2;
    sc_signal< sc_lv<13> > tmp_12_cast_fu_1361_p3;
    sc_signal< sc_lv<13> > zext_ln1811_5_fu_1369_p1;
    sc_signal< sc_lv<13> > add_ln1811_3_fu_1372_p2;
    sc_signal< sc_lv<15> > tmp_10_fu_1383_p4;
    sc_signal< sc_lv<32> > xor_ln1817_fu_1431_p2;
    sc_signal< sc_lv<6> > trunc_ln2_fu_1455_p4;
    sc_signal< sc_lv<2> > trunc_ln386_fu_1470_p1;
    sc_signal< sc_lv<3> > bitNumber_assign_fu_1474_p3;
    sc_signal< sc_lv<3> > xor_ln54_fu_1482_p2;
    sc_signal< sc_lv<8> > zext_ln54_1_fu_1488_p1;
    sc_signal< sc_lv<8> > lshr_ln54_fu_1492_p2;
    sc_signal< sc_lv<3> > xor_ln54_1_fu_1502_p2;
    sc_signal< sc_lv<8> > zext_ln54_2_fu_1508_p1;
    sc_signal< sc_lv<8> > lshr_ln54_1_fu_1512_p2;
    sc_signal< sc_lv<1> > trunc_ln386_1_fu_1498_p1;
    sc_signal< sc_lv<1> > trunc_ln54_fu_1518_p1;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<16> > mul_ln1775_fu_1009_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_state2;
    static const sc_lv<29> ap_ST_fsm_state3;
    static const sc_lv<29> ap_ST_fsm_state4;
    static const sc_lv<29> ap_ST_fsm_state5;
    static const sc_lv<29> ap_ST_fsm_pp0_stage0;
    static const sc_lv<29> ap_ST_fsm_pp0_stage1;
    static const sc_lv<29> ap_ST_fsm_state9;
    static const sc_lv<29> ap_ST_fsm_pp1_stage0;
    static const sc_lv<29> ap_ST_fsm_state22;
    static const sc_lv<29> ap_ST_fsm_state23;
    static const sc_lv<29> ap_ST_fsm_state24;
    static const sc_lv<29> ap_ST_fsm_state25;
    static const sc_lv<29> ap_ST_fsm_state26;
    static const sc_lv<29> ap_ST_fsm_state27;
    static const sc_lv<29> ap_ST_fsm_state28;
    static const sc_lv<29> ap_ST_fsm_state29;
    static const sc_lv<29> ap_ST_fsm_state30;
    static const sc_lv<29> ap_ST_fsm_state31;
    static const sc_lv<29> ap_ST_fsm_state32;
    static const sc_lv<29> ap_ST_fsm_pp2_stage0;
    static const sc_lv<29> ap_ST_fsm_state36;
    static const sc_lv<29> ap_ST_fsm_state37;
    static const sc_lv<29> ap_ST_fsm_state38;
    static const sc_lv<29> ap_ST_fsm_state39;
    static const sc_lv<29> ap_ST_fsm_state40;
    static const sc_lv<29> ap_ST_fsm_state41;
    static const sc_lv<29> ap_ST_fsm_state42;
    static const sc_lv<29> ap_ST_fsm_state43;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<8> ap_const_lv8_DB;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<13> ap_const_lv13_4;
    static const sc_lv<13> ap_const_lv13_8;
    static const sc_lv<9> ap_const_lv9_A6;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<7> ap_const_lv7_4B;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<16> ap_const_lv16_E4;
    static const sc_lv<7> ap_const_lv7_24;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<12> ap_const_lv12_A44;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<61> ap_const_lv61_2;
    static const sc_lv<61> ap_const_lv61_4;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1763_fu_872_p2();
    void thread_add_ln1772_fu_896_p2();
    void thread_add_ln1775_1_fu_1043_p2();
    void thread_add_ln1775_fu_999_p2();
    void thread_add_ln1786_1_fu_866_p2();
    void thread_add_ln1786_2_fu_1096_p2();
    void thread_add_ln1786_3_fu_1106_p2();
    void thread_add_ln1786_4_fu_1116_p2();
    void thread_add_ln1786_fu_860_p2();
    void thread_add_ln1808_fu_1176_p2();
    void thread_add_ln1809_1_fu_1318_p2();
    void thread_add_ln1811_1_fu_1355_p2();
    void thread_add_ln1811_2_fu_1290_p2();
    void thread_add_ln1811_3_fu_1372_p2();
    void thread_add_ln1811_fu_1164_p2();
    void thread_and_ln1808_fu_1252_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter0();
    void thread_ap_block_state11_pp1_stage0_iter1();
    void thread_ap_block_state12_pp1_stage0_iter2();
    void thread_ap_block_state13_pp1_stage0_iter3();
    void thread_ap_block_state14_pp1_stage0_iter4();
    void thread_ap_block_state15_pp1_stage0_iter5();
    void thread_ap_block_state16_pp1_stage0_iter6();
    void thread_ap_block_state17_pp1_stage0_iter7();
    void thread_ap_block_state18_pp1_stage0_iter8();
    void thread_ap_block_state19_pp1_stage0_iter9();
    void thread_ap_block_state20_pp1_stage0_iter10();
    void thread_ap_block_state21_pp1_stage0_iter11();
    void thread_ap_block_state33_pp2_stage0_iter0();
    void thread_ap_block_state34_pp2_stage0_iter1();
    void thread_ap_block_state35_pp2_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state7_pp0_stage1_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_condition_pp1_exit_iter0_state10();
    void thread_ap_condition_pp2_exit_iter0_state33();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i_0_phi_fu_571_p4();
    void thread_ap_phi_mux_j1_0_phi_fu_593_p4();
    void thread_ap_phi_mux_loop_0_phi_fu_525_p4();
    void thread_ap_phi_mux_loop_1_phi_fu_537_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_as_hashes_address0();
    void thread_as_hashes_ce0();
    void thread_as_hashes_we0();
    void thread_bitNumber_assign_fu_1474_p3();
    void thread_grp_Commit_2_fu_717_ap_start();
    void thread_grp_Commit_2_fu_717_hash_offset6();
    void thread_grp_Commit_2_fu_717_seed_offset1();
    void thread_grp_Commit_2_fu_717_view_communicatedBits_offset4();
    void thread_grp_Commit_2_fu_717_view_inputShare_offset3();
    void thread_grp_Commit_2_fu_717_view_outputShare_offset5();
    void thread_grp_H3_2_fu_680_ap_start();
    void thread_grp_computeSeeds_2_fu_635_ap_start();
    void thread_grp_createRandomTape_1_fu_701_ap_start();
    void thread_grp_createRandomTape_fu_657_ap_start();
    void thread_grp_mpc_LowMC_2_fu_760_ap_start();
    void thread_grp_prove_25_fu_779_ap_start();
    void thread_i_1_fu_1449_p2();
    void thread_i_fu_1182_p2();
    void thread_icmp_ln1761_fu_800_p2();
    void thread_icmp_ln1774_fu_987_p2();
    void thread_icmp_ln1785_fu_1075_p2();
    void thread_icmp_ln1808_fu_1170_p2();
    void thread_icmp_ln1809_fu_1188_p2();
    void thread_icmp_ln1810_fu_1246_p2();
    void thread_icmp_ln1816_fu_1396_p2();
    void thread_icmp_ln1826_fu_1443_p2();
    void thread_j_3_fu_886_p2();
    void thread_j_5_fu_1402_p2();
    void thread_j_6_fu_1258_p2();
    void thread_j_fu_1081_p2();
    void thread_k_fu_806_p2();
    void thread_loop_3_fu_1312_p2();
    void thread_loop_4_fu_993_p2();
    void thread_loop_fu_959_p2();
    void thread_lshr_ln54_1_fu_1512_p2();
    void thread_lshr_ln54_fu_1492_p2();
    void thread_message_address0();
    void thread_message_ce0();
    void thread_mul_ln1775_fu_1009_p0();
    void thread_mul_ln1775_fu_1009_p00();
    void thread_mul_ln1775_fu_1009_p2();
    void thread_or_ln1772_1_fu_939_p2();
    void thread_or_ln1772_2_fu_949_p2();
    void thread_or_ln1772_fu_918_p2();
    void thread_or_ln1809_fu_1264_p2();
    void thread_or_ln_fu_1522_p3();
    void thread_output_address0();
    void thread_output_ce0();
    void thread_output_d0();
    void thread_output_we0();
    void thread_plaintext_address0();
    void thread_plaintext_ce0();
    void thread_privateKey_address0();
    void thread_privateKey_ce0();
    void thread_pubKey_address0();
    void thread_pubKey_ce0();
    void thread_seeds_seed_address0();
    void thread_seeds_seed_ce0();
    void thread_seeds_seed_we0();
    void thread_select_ln1808_1_fu_1202_p3();
    void thread_select_ln1808_2_fu_1232_p3();
    void thread_select_ln1808_3_fu_1296_p3();
    void thread_select_ln1808_fu_1194_p3();
    void thread_select_ln1809_1_fu_1282_p3();
    void thread_select_ln1809_2_fu_1304_p3();
    void thread_select_ln1809_3_fu_1324_p3();
    void thread_select_ln1809_fu_1270_p3();
    void thread_sext_ln1772_1_fu_982_p1();
    void thread_sext_ln1772_fu_838_p1();
    void thread_sext_ln1775_fu_1049_p1();
    void thread_sext_ln1786_1_fu_1111_p1();
    void thread_sext_ln1786_2_fu_1121_p1();
    void thread_sext_ln1786_fu_1101_p1();
    void thread_sext_ln1811_fu_1391_p1();
    void thread_shl_ln1811_mid1_fu_1214_p3();
    void thread_shl_ln_fu_1142_p3();
    void thread_sig_0_challengeBits_address0();
    void thread_sig_0_challengeBits_ce0();
    void thread_sig_0_challengeBits_d0();
    void thread_sig_0_challengeBits_we0();
    void thread_sig_0_proofs_commun_address0();
    void thread_sig_0_proofs_commun_ce0();
    void thread_sig_0_proofs_commun_d0();
    void thread_sig_0_proofs_commun_we0();
    void thread_sig_0_proofs_inputS_address0();
    void thread_sig_0_proofs_inputS_ce0();
    void thread_sig_0_proofs_inputS_d0();
    void thread_sig_0_proofs_inputS_we0();
    void thread_sig_0_proofs_seed1_address0();
    void thread_sig_0_proofs_seed1_ce0();
    void thread_sig_0_proofs_seed1_d0();
    void thread_sig_0_proofs_seed1_we0();
    void thread_sig_0_proofs_seed2_address0();
    void thread_sig_0_proofs_seed2_ce0();
    void thread_sig_0_proofs_seed2_d0();
    void thread_sig_0_proofs_seed2_we0();
    void thread_sig_0_proofs_view3C_address0();
    void thread_sig_0_proofs_view3C_ce0();
    void thread_sig_0_proofs_view3C_d0();
    void thread_sig_0_proofs_view3C_we0();
    void thread_sig_0_salt_address0();
    void thread_sig_0_salt_ce0();
    void thread_sig_0_salt_d0();
    void thread_sig_0_salt_we0();
    void thread_sub_ln1772_fu_832_p2();
    void thread_sub_ln1786_fu_854_p2();
    void thread_sub_ln1811_1_fu_1346_p2();
    void thread_sub_ln1811_2_fu_1226_p2();
    void thread_sub_ln1811_fu_1154_p2();
    void thread_tape_tape_address0();
    void thread_tape_tape_ce0();
    void thread_tape_tape_ce1();
    void thread_tape_tape_d0();
    void thread_tape_tape_we0();
    void thread_tmp_0_address0();
    void thread_tmp_0_address1();
    void thread_tmp_0_ce0();
    void thread_tmp_0_ce1();
    void thread_tmp_0_we0();
    void thread_tmp_10_fu_1383_p4();
    void thread_tmp_11_fu_901_p3();
    void thread_tmp_12_cast_fu_1361_p3();
    void thread_tmp_12_fu_976_p3();
    void thread_tmp_13_fu_1413_p3();
    void thread_tmp_14_fu_1422_p3();
    void thread_tmp_1_address0();
    void thread_tmp_1_ce0();
    void thread_tmp_1_we0();
    void thread_tmp_2_address0();
    void thread_tmp_2_ce0();
    void thread_tmp_2_we0();
    void thread_tmp_3_address0();
    void thread_tmp_3_ce0();
    void thread_tmp_3_we0();
    void thread_tmp_4_fu_1056_p5();
    void thread_tmp_5_fu_816_p3();
    void thread_tmp_6_fu_842_p3();
    void thread_tmp_7_fu_878_p3();
    void thread_tmp_8_fu_1335_p3();
    void thread_trunc_ln1771_fu_909_p1();
    void thread_trunc_ln2_fu_1455_p4();
    void thread_trunc_ln386_1_fu_1498_p1();
    void thread_trunc_ln386_fu_1470_p1();
    void thread_trunc_ln54_fu_1518_p1();
    void thread_viewOutputs_address0();
    void thread_viewOutputs_address1();
    void thread_viewOutputs_ce0();
    void thread_viewOutputs_ce1();
    void thread_viewOutputs_d0();
    void thread_viewOutputs_we0();
    void thread_views_communicatedBi_address0();
    void thread_views_communicatedBi_ce0();
    void thread_views_communicatedBi_we0();
    void thread_views_inputShare_address0();
    void thread_views_inputShare_address1();
    void thread_views_inputShare_ce0();
    void thread_views_inputShare_ce1();
    void thread_views_inputShare_d0();
    void thread_views_inputShare_d1();
    void thread_views_inputShare_we0();
    void thread_views_inputShare_we1();
    void thread_views_outputShare_address0();
    void thread_views_outputShare_ce0();
    void thread_views_outputShare_we0();
    void thread_xor_ln1786_fu_1125_p2();
    void thread_xor_ln1808_fu_1240_p2();
    void thread_xor_ln1817_fu_1431_p2();
    void thread_xor_ln54_1_fu_1502_p2();
    void thread_xor_ln54_fu_1482_p2();
    void thread_zext_ln1772_1_fu_924_p1();
    void thread_zext_ln1772_2_fu_944_p1();
    void thread_zext_ln1772_3_fu_954_p1();
    void thread_zext_ln1772_4_fu_812_p1();
    void thread_zext_ln1772_5_fu_824_p1();
    void thread_zext_ln1772_6_fu_828_p1();
    void thread_zext_ln1772_7_fu_892_p1();
    void thread_zext_ln1772_fu_913_p1();
    void thread_zext_ln1775_3_fu_1039_p1();
    void thread_zext_ln1775_4_fu_1071_p1();
    void thread_zext_ln1775_fu_1031_p1();
    void thread_zext_ln1786_1_fu_850_p1();
    void thread_zext_ln1786_2_fu_1092_p1();
    void thread_zext_ln1786_fu_1087_p1();
    void thread_zext_ln1808_1_fu_1210_p1();
    void thread_zext_ln1808_fu_1138_p1();
    void thread_zext_ln1809_1_fu_1278_p1();
    void thread_zext_ln1809_fu_1160_p1();
    void thread_zext_ln1811_1_fu_1332_p1();
    void thread_zext_ln1811_2_fu_1342_p1();
    void thread_zext_ln1811_3_fu_1222_p1();
    void thread_zext_ln1811_4_fu_1352_p1();
    void thread_zext_ln1811_5_fu_1369_p1();
    void thread_zext_ln1811_6_fu_1378_p1();
    void thread_zext_ln1811_fu_1150_p1();
    void thread_zext_ln1817_fu_1408_p1();
    void thread_zext_ln54_1_fu_1488_p1();
    void thread_zext_ln54_2_fu_1508_p1();
    void thread_zext_ln54_fu_1465_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
