{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503551651763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503551651778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 15:14:03 2017 " "Processing started: Thu Aug 24 15:14:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503551651778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503551651778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB204 -c LAB204 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB204 -c LAB204" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503551651778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503551654107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab204.vhd 14 7 " "Found 14 design units, including 7 entities, in source file lab204.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB204-Behavior " "Found design unit 1: LAB204-Behavior" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-Behavior " "Found design unit 2: full_adder-Behavior" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 circuit_b-Behavior " "Found design unit 3: circuit_b-Behavior" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mul_2to1-Behavior " "Found design unit 4: mul_2to1-Behavior" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 circuit_a-Behavior " "Found design unit 5: circuit_a-Behavior" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 comparator-Behavior " "Found design unit 6: comparator-Behavior" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 char_7seg-Behavior " "Found design unit 7: char_7seg-Behavior" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 207 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB204 " "Found entity 1: LAB204" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_ENTITY_NAME" "3 circuit_b " "Found entity 3: circuit_b" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_ENTITY_NAME" "4 mul_2to1 " "Found entity 4: mul_2to1" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_ENTITY_NAME" "5 circuit_a " "Found entity 5: circuit_a" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_ENTITY_NAME" "6 comparator " "Found entity 6: comparator" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""} { "Info" "ISGN_ENTITY_NAME" "7 char_7seg " "Found entity 7: char_7seg" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503551654935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB204 " "Elaborating entity \"LAB204\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503551655075 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..5\] LAB204.vhd(11) " "Using initial value X (don't care) for net \"LEDG\[6..5\]\" at LAB204.vhd(11)" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503551655075 "|LAB204"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:step0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:step0\"" {  } { { "LAB204.vhd" "step0" { Text "Z:/COMP3222LAB204/LAB204.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503551655107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:M0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:M0\"" {  } { { "LAB204.vhd" "M0" { Text "Z:/COMP3222LAB204/LAB204.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503551655169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_a circuit_a:M1 " "Elaborating entity \"circuit_a\" for hierarchy \"circuit_a:M1\"" {  } { { "LAB204.vhd" "M1" { Text "Z:/COMP3222LAB204/LAB204.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503551655185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_2to1 mul_2to1:M2 " "Elaborating entity \"mul_2to1\" for hierarchy \"mul_2to1:M2\"" {  } { { "LAB204.vhd" "M2" { Text "Z:/COMP3222LAB204/LAB204.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503551655200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:M3 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:M3\"" {  } { { "LAB204.vhd" "M3" { Text "Z:/COMP3222LAB204/LAB204.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503551655216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_b circuit_b:M4 " "Elaborating entity \"circuit_b\" for hierarchy \"circuit_b:M4\"" {  } { { "LAB204.vhd" "M4" { Text "Z:/COMP3222LAB204/LAB204.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503551655232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503551656263 "|LAB204|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503551656263 "|LAB204|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503551656263 "|LAB204|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503551656263 "|LAB204|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "LAB204.vhd" "" { Text "Z:/COMP3222LAB204/LAB204.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503551656263 "|LAB204|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503551656263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503551657013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503551657013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503551657185 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503551657185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503551657185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503551657185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503551657247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 15:14:17 2017 " "Processing ended: Thu Aug 24 15:14:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503551657247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503551657247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503551657247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503551657247 ""}
