pub const IrqId = struct {
    pub const Reset = 1;
    pub const NMI = 2;
    pub const HardFault = 3;
    pub const MemManageFault = 4;
    pub const BusFault = 5;
    pub const UsageFault = 6;
    pub const SVCall = 11;
    pub const DebugMonitor = 12;
    pub const PendSV = 14;
    pub const SysTick = 15;

    pub const WWDG = 16;
    pub const PVD = 17;
    pub const TAMP_STAMP = 18;
    pub const RTC_WKUP = 19;
    pub const FLASH = 20;
    pub const RCC = 21;
    pub const EXTI0 = 22;
    pub const EXTI1 = 23;
    pub const EXTI2 = 24;
    pub const EXTI3 = 25;
    pub const EXTI4 = 26;
    pub const DMA1_Stream_0 = 27;
    pub const DMA1_Stream_1 = 28;
    pub const DMA1_Stream_2 = 29;
    pub const DMA1_Stream_3 = 30;
    pub const DMA1_Stream_4 = 31;
    pub const DMA1_Stream_5 = 32;
    pub const DMA1_Stream_6 = 33;
    pub const ADC = 34;
    pub const CAN1_TX = 35;
    pub const CAN1_RX0 = 36;
    pub const CAN1_RX1 = 37;
    pub const CAN1_SCE = 38;
    pub const EXTI9_5 = 39;
    pub const TIM1_BRK_TIM9 = 40;
    pub const TIM1_UP_TIM10 = 41;
    pub const TIM1_TRG_COM_TIM11 = 42;
    pub const TIM1_CC = 43;
    pub const TIM2 = 44;
    pub const TIM3 = 45;
    pub const TIM4 = 46;
    pub const I2C1_Event = 47;
    pub const I2C1_Error = 48;
    pub const I2C2_Event = 49;
    pub const I2C2_Error = 50;
    pub const SPI1 = 51;
    pub const SPI2 = 52;
    pub const USART1 = 53;
    pub const USART2 = 54;
    pub const USART3 = 55;
    pub const EXTI15_10 = 56;
    pub const RTC_Alarm = 57;
    pub const OTG_FS_WKUP = 58;
    pub const TIM8_BRK_TIM12 = 59;
    pub const TIM8_UP_TIM13 = 60;
    pub const TIM8_TRG_COM_TIM14 = 61;
    pub const TIM8_CC = 62;
    pub const DMA1_Stream7 = 63;
    pub const FSMC = 64;
    pub const SDIO = 65;
    pub const TIM5 = 66;
    pub const SPI3 = 67;
    pub const UART4 = 68;
    pub const UART5 = 69;
    pub const TIM6_DAC = 70;
    pub const TIM7 = 71;
    pub const DMA2_Stream0 = 72;
    pub const DMA2_Stream1 = 73;
    pub const DMA2_Stream2 = 74;
    pub const DMA2_Stream3 = 75;
    pub const DMA2_Stream4 = 76;
    pub const ETH = 77;
    pub const ETH_WKUP = 78;
    pub const CAN2_TX = 79;
    pub const CAN2_RX0 = 80;
    pub const CAN2_RX1 = 81;
    pub const CAN2_SCE = 82;
    pub const OTG_FS = 83;
    pub const DMA2_Stream5 = 84;
    pub const DMA2_Stream6 = 85;
    pub const DMA2_Stream7 = 86;
    pub const USART6 = 87;
    pub const I2C3_Event = 88;
    pub const I2C3_Error = 89;
    pub const OTG_HS_EP1_OUT = 90;
    pub const OTG_HS_EP1_IN = 91;
    pub const OTG_HS_WKUP = 92;
    pub const OTG_HS = 93;
    pub const DCMI = 94;
    pub const CRYP = 95;
    pub const HASH_RNG = 96;
    pub const FPU = 97;
};
