{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602482512768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602482512775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 14:01:52 2020 " "Processing started: Mon Oct 12 14:01:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602482512775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482512775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk -c clk " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk -c clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482512775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602482513325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602482513326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482524623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482524623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482524626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482524626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482524628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482524628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482524629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482524629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482524632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482524632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 clk.v(25) " "Verilog HDL Declaration information at clk.v(25): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602482524727 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk.v 1 1 " "Using design file clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482524728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602482524728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk " "Elaborating entity \"clk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602482524730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 clk.v(51) " "Verilog HDL assignment warning at clk.v(51): truncated value with size 32 to match size of target (7)" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524731 "|clk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] clk.v(21) " "Output port \"LEDR\[9..3\]\" at clk.v(21) has no driver" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602482524731 "|clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:div1 " "Elaborating entity \"div\" for hierarchy \"div:div1\"" {  } { { "clk.v" "div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482524732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 div.v(20) " "Verilog HDL assignment warning at div.v(20): truncated value with size 32 to match size of target (25)" {  } { { "div.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/div.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524733 "|clk|div:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:div2 " "Elaborating entity \"div\" for hierarchy \"div:div2\"" {  } { { "clk.v" "div2" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482524734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 div.v(20) " "Verilog HDL assignment warning at div.v(20): truncated value with size 32 to match size of target (25)" {  } { { "div.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/div.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524734 "|clk|div:div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock1 " "Elaborating entity \"clock\" for hierarchy \"clock:clock1\"" {  } { { "clk.v" "clock1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482524735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(18) " "Verilog HDL assignment warning at clock.v(18): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524736 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(23) " "Verilog HDL assignment warning at clock.v(23): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524736 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524736 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(34) " "Verilog HDL assignment warning at clock.v(34): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524737 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(38) " "Verilog HDL assignment warning at clock.v(38): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524737 "|clk|clock:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer1 " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer1\"" {  } { { "clk.v" "timer1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482524759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Timer.v(29) " "Verilog HDL assignment warning at Timer.v(29): truncated value with size 32 to match size of target (20)" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524760 "|clk|Timer:timer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm1 " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm1\"" {  } { { "clk.v" "alarm1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482524761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(16) " "Verilog HDL assignment warning at alarm.v(16): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524762 "|clk|alarm:alarm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(21) " "Verilog HDL assignment warning at alarm.v(21): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524762 "|clk|alarm:alarm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(26) " "Verilog HDL assignment warning at alarm.v(26): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524762 "|clk|alarm:alarm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(30) " "Verilog HDL assignment warning at alarm.v(30): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482524762 "|clk|alarm:alarm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hex decode_hex:hex1 " "Elaborating entity \"decode_hex\" for hierarchy \"decode_hex:hex1\"" {  } { { "clk.v" "hex1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482524763 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(21) " "Verilog HDL Always Construct warning at decode_hex.v(21): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482524764 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(34) " "Verilog HDL Always Construct warning at decode_hex.v(34): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482524764 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(47) " "Verilog HDL Always Construct warning at decode_hex.v(47): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482524764 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(60) " "Verilog HDL Always Construct warning at decode_hex.v(60): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482524764 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(73) " "Verilog HDL Always Construct warning at decode_hex.v(73): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482524764 "|clk|decode_hex:hex1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod0\"" {  } { { "decode_hex.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod1\"" {  } { { "decode_hex.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Div1\"" {  } { { "decode_hex.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod2\"" {  } { { "decode_hex.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod3\"" {  } { { "decode_hex.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Div3\"" {  } { { "decode_hex.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod4\"" {  } { { "decode_hex.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Div4\"" {  } { { "decode_hex.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482525364 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602482525364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod0\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482525410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod0 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525410 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482525410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod1\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482525517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod1 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525517 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482525517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Div1\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482525632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Div1 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525632 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482525632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod2\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482525696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod2 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525696 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482525696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod3\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482525808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod3 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525808 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482525808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Div3\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482525902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Div3 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525902 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482525902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482525954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482525954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Div4\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482525974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Div4 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482525974 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482525974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482526026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482526026 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[0\] Timer:timer1\|count\[0\]~_emulated Timer:timer1\|count\[0\]~1 " "Register \"Timer:timer1\|count\[0\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[0\]~_emulated\" and latch \"Timer:timer1\|count\[0\]~1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[1\] Timer:timer1\|count\[1\]~_emulated Timer:timer1\|count\[1\]~5 " "Register \"Timer:timer1\|count\[1\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[1\]~_emulated\" and latch \"Timer:timer1\|count\[1\]~5\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[2\] Timer:timer1\|count\[2\]~_emulated Timer:timer1\|count\[2\]~9 " "Register \"Timer:timer1\|count\[2\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[2\]~_emulated\" and latch \"Timer:timer1\|count\[2\]~9\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[3\] Timer:timer1\|count\[3\]~_emulated Timer:timer1\|count\[3\]~13 " "Register \"Timer:timer1\|count\[3\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[3\]~_emulated\" and latch \"Timer:timer1\|count\[3\]~13\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[6\] Timer:timer1\|count\[6\]~_emulated Timer:timer1\|count\[6\]~17 " "Register \"Timer:timer1\|count\[6\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[6\]~_emulated\" and latch \"Timer:timer1\|count\[6\]~17\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[5\] Timer:timer1\|count\[5\]~_emulated Timer:timer1\|count\[5\]~21 " "Register \"Timer:timer1\|count\[5\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[5\]~_emulated\" and latch \"Timer:timer1\|count\[5\]~21\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[4\] Timer:timer1\|count\[4\]~_emulated Timer:timer1\|count\[4\]~25 " "Register \"Timer:timer1\|count\[4\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[4\]~_emulated\" and latch \"Timer:timer1\|count\[4\]~25\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[19\] Timer:timer1\|count\[19\]~_emulated Timer:timer1\|count\[19\]~29 " "Register \"Timer:timer1\|count\[19\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[19\]~_emulated\" and latch \"Timer:timer1\|count\[19\]~29\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[18\] Timer:timer1\|count\[18\]~_emulated Timer:timer1\|count\[18\]~33 " "Register \"Timer:timer1\|count\[18\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[18\]~_emulated\" and latch \"Timer:timer1\|count\[18\]~33\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[17\] Timer:timer1\|count\[17\]~_emulated Timer:timer1\|count\[17\]~37 " "Register \"Timer:timer1\|count\[17\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[17\]~_emulated\" and latch \"Timer:timer1\|count\[17\]~37\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[16\] Timer:timer1\|count\[16\]~_emulated Timer:timer1\|count\[16\]~41 " "Register \"Timer:timer1\|count\[16\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[16\]~_emulated\" and latch \"Timer:timer1\|count\[16\]~41\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[15\] Timer:timer1\|count\[15\]~_emulated Timer:timer1\|count\[15\]~45 " "Register \"Timer:timer1\|count\[15\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[15\]~_emulated\" and latch \"Timer:timer1\|count\[15\]~45\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[14\] Timer:timer1\|count\[14\]~_emulated Timer:timer1\|count\[14\]~49 " "Register \"Timer:timer1\|count\[14\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[14\]~_emulated\" and latch \"Timer:timer1\|count\[14\]~49\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[13\] Timer:timer1\|count\[13\]~_emulated Timer:timer1\|count\[13\]~53 " "Register \"Timer:timer1\|count\[13\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[13\]~_emulated\" and latch \"Timer:timer1\|count\[13\]~53\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[12\] Timer:timer1\|count\[12\]~_emulated Timer:timer1\|count\[12\]~57 " "Register \"Timer:timer1\|count\[12\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[12\]~_emulated\" and latch \"Timer:timer1\|count\[12\]~57\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[11\] Timer:timer1\|count\[11\]~_emulated Timer:timer1\|count\[11\]~61 " "Register \"Timer:timer1\|count\[11\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[11\]~_emulated\" and latch \"Timer:timer1\|count\[11\]~61\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[10\] Timer:timer1\|count\[10\]~_emulated Timer:timer1\|count\[10\]~65 " "Register \"Timer:timer1\|count\[10\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[10\]~_emulated\" and latch \"Timer:timer1\|count\[10\]~65\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[9\] Timer:timer1\|count\[9\]~_emulated Timer:timer1\|count\[9\]~69 " "Register \"Timer:timer1\|count\[9\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[9\]~_emulated\" and latch \"Timer:timer1\|count\[9\]~69\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[8\] Timer:timer1\|count\[8\]~_emulated Timer:timer1\|count\[8\]~73 " "Register \"Timer:timer1\|count\[8\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[8\]~_emulated\" and latch \"Timer:timer1\|count\[8\]~73\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[7\] Timer:timer1\|count\[7\]~_emulated Timer:timer1\|count\[7\]~77 " "Register \"Timer:timer1\|count\[7\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[7\]~_emulated\" and latch \"Timer:timer1\|count\[7\]~77\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|pow Timer:timer1\|pow~_emulated Timer:timer1\|pow~1 " "Register \"Timer:timer1\|pow\" is converted into an equivalent circuit using register \"Timer:timer1\|pow~_emulated\" and latch \"Timer:timer1\|pow~1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482526458 "|clk|Timer:timer1|pow"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1602482526458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482527500 "|clk|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482527500 "|clk|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482527500 "|clk|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482527500 "|clk|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482527500 "|clk|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482527500 "|clk|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482527500 "|clk|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602482527500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602482527629 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.map.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp5/clk/clk.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482528550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602482528791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482528791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482528961 "|clk|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602482528961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1901 " "Implemented 1901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602482528968 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602482528968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1831 " "Implemented 1831 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602482528968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602482528968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482529018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 14:02:09 2020 " "Processing ended: Mon Oct 12 14:02:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482529018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482529018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482529018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482529018 ""}
