{
  "design": {
    "design_info": {
      "boundary_crc": "0x2B41CEEDFE3296F0",
      "device": "xcvu13p-fhgb2104-2-i",
      "gen_directory": "../../../../project.gen/sources_1/bd/base",
      "name": "base",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "xdma_0": "",
      "ddr4_0": "",
      "smartconnect_0": "",
      "axi_clock_converter_0": "",
      "proc_sys_reset_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "axi_clock_converter_1": "",
      "axi_clock_converter_2": "",
      "axi_clock_converter_3": "",
      "axi_clock_converter_4": "",
      "axi_clock_converter_5": "",
      "axi_clock_converter_6": "",
      "axi_clock_converter_7": "",
      "ddr4_1": "",
      "ddr4_2": "",
      "ddr4_3": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "proc_sys_reset_3": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_1": "",
      "smartconnect_1": "",
      "util_ds_buf_0": ""
    },
    "interface_ports": {
      "c0_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NO_DM_NO_DBI",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c0_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c0_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c0_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c0_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c0_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c0_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c0_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c0_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c0_ddr4_dm_n",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c0_ddr4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c0_ddr4_dqs_c",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c0_ddr4_dqs_t",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c0_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c0_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c0_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c0_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c0_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "c1_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NO_DM_NO_DBI",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c1_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c1_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c1_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c1_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c1_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c1_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c1_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c1_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c1_ddr4_dm_n",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c1_ddr4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c1_ddr4_dqs_c",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c1_ddr4_dqs_t",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c1_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c1_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c1_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c1_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c1_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "c2_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NO_DM_NO_DBI",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c2_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c2_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c2_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c2_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c2_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c2_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c2_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c2_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c2_ddr4_dm_n",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c2_ddr4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c2_ddr4_dqs_c",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c2_ddr4_dqs_t",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c2_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c2_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c2_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c2_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c2_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "c3_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NO_DM_NO_DBI",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c3_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c3_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c3_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c3_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c3_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c3_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c3_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c3_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c3_ddr4_dm_n",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c3_ddr4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c3_ddr4_dqs_c",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c3_ddr4_dqs_t",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c3_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c3_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c3_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c3_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c3_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "pcie_ref": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_ref_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_ref_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_lane": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_lane_rxn",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_lane_rxp",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_lane_txn",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_lane_txp",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "pcie_perst": {
        "type": "rst",
        "direction": "I"
      },
      "pcie_lnk_up": {
        "direction": "O"
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "base_xdma_0_0",
        "xci_path": "ip/base_xdma_0_0/base_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "axilite_master_en": {
            "value": "true"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "mcap_enablement": {
            "value": "Tandem_PCIe"
          },
          "mcap_fpga_bitstream_version": {
            "value": "00000000"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "pcie_extended_tag": {
            "value": "false"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X16"
          },
          "xdma_num_usr_irq": {
            "value": "8"
          },
          "xdma_rnum_chnl": {
            "value": "4"
          },
          "xdma_wnum_chnl": {
            "value": "4"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "base_ddr4_0_0",
        "xci_path": "ip/base_ddr4_0_0/base_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "C0.DDR4_CasLatency": {
            "value": "16"
          },
          "C0.DDR4_DataWidth": {
            "value": "72"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "2499"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A512M16HA-083E"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
          },
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            },
            "C0_DDR4_MEMORY_MAP_CTRL": {
              "address_blocks": {
                "C0_REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "base_smartconnect_0_0",
        "xci_path": "ip/base_smartconnect_0_0/base_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_clock_converter_0": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_0",
        "xci_path": "ip/base_axi_clock_converter_0_0/base_axi_clock_converter_0_0.xci",
        "inst_hier_path": "axi_clock_converter_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_proc_sys_reset_0_0",
        "xci_path": "ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "base_axi_bram_ctrl_0_0",
        "xci_path": "ip/base_axi_bram_ctrl_0_0/base_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0"
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "base_blk_mem_gen_0_0",
        "xci_path": "ip/base_blk_mem_gen_0_0/base_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi_clock_converter_1": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_1",
        "xci_path": "ip/base_axi_clock_converter_0_1/base_axi_clock_converter_0_1.xci",
        "inst_hier_path": "axi_clock_converter_1",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_clock_converter_2": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_2",
        "xci_path": "ip/base_axi_clock_converter_0_2/base_axi_clock_converter_0_2.xci",
        "inst_hier_path": "axi_clock_converter_2",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_clock_converter_3": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_3",
        "xci_path": "ip/base_axi_clock_converter_0_3/base_axi_clock_converter_0_3.xci",
        "inst_hier_path": "axi_clock_converter_3",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_clock_converter_4": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_4",
        "xci_path": "ip/base_axi_clock_converter_0_4/base_axi_clock_converter_0_4.xci",
        "inst_hier_path": "axi_clock_converter_4",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_clock_converter_5": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_5",
        "xci_path": "ip/base_axi_clock_converter_0_5/base_axi_clock_converter_0_5.xci",
        "inst_hier_path": "axi_clock_converter_5",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_clock_converter_6": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_6",
        "xci_path": "ip/base_axi_clock_converter_0_6/base_axi_clock_converter_0_6.xci",
        "inst_hier_path": "axi_clock_converter_6",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_clock_converter_7": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "base_axi_clock_converter_0_7",
        "xci_path": "ip/base_axi_clock_converter_0_7/base_axi_clock_converter_0_7.xci",
        "inst_hier_path": "axi_clock_converter_7",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ddr4_1": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "base_ddr4_0_1",
        "xci_path": "ip/base_ddr4_0_1/base_ddr4_0_1.xci",
        "inst_hier_path": "ddr4_1",
        "parameters": {
          "C0.DDR4_CasLatency": {
            "value": "16"
          },
          "C0.DDR4_DataWidth": {
            "value": "72"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "2499"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A512M16HA-083E"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
          },
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            },
            "C0_DDR4_MEMORY_MAP_CTRL": {
              "address_blocks": {
                "C0_REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "ddr4_2": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "base_ddr4_0_2",
        "xci_path": "ip/base_ddr4_0_2/base_ddr4_0_2.xci",
        "inst_hier_path": "ddr4_2",
        "parameters": {
          "C0.DDR4_CasLatency": {
            "value": "16"
          },
          "C0.DDR4_DataWidth": {
            "value": "72"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "2499"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A512M16HA-083E"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
          },
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            },
            "C0_DDR4_MEMORY_MAP_CTRL": {
              "address_blocks": {
                "C0_REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "ddr4_3": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "base_ddr4_0_3",
        "xci_path": "ip/base_ddr4_0_3/base_ddr4_0_3.xci",
        "inst_hier_path": "ddr4_3",
        "parameters": {
          "C0.DDR4_CasLatency": {
            "value": "16"
          },
          "C0.DDR4_DataWidth": {
            "value": "72"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "2499"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A512M16HA-083E"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
          },
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            },
            "C0_DDR4_MEMORY_MAP_CTRL": {
              "address_blocks": {
                "C0_REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_proc_sys_reset_0_1",
        "xci_path": "ip/base_proc_sys_reset_0_1/base_proc_sys_reset_0_1.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_proc_sys_reset_0_2",
        "xci_path": "ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2.xci",
        "inst_hier_path": "proc_sys_reset_2"
      },
      "proc_sys_reset_3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_proc_sys_reset_0_3",
        "xci_path": "ip/base_proc_sys_reset_0_3/base_proc_sys_reset_0_3.xci",
        "inst_hier_path": "proc_sys_reset_3"
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "base_axi_bram_ctrl_0_1",
        "xci_path": "ip/base_axi_bram_ctrl_0_1/base_axi_bram_ctrl_0_1.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "base_blk_mem_gen_0_1",
        "xci_path": "ip/base_blk_mem_gen_0_1/base_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "base_smartconnect_0_1",
        "xci_path": "ip/base_smartconnect_0_1/base_smartconnect_0_1.xci",
        "inst_hier_path": "smartconnect_1",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "base_util_ds_buf_0_0",
        "xci_path": "ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTB",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTB": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTB",
          "axi_bram_ctrl_1/BRAM_PORTB"
        ]
      },
      "axi_clock_converter_0_M_AXI": {
        "interface_ports": [
          "ddr4_0/C0_DDR4_S_AXI_CTRL",
          "axi_clock_converter_0/M_AXI"
        ]
      },
      "axi_clock_converter_1_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_1/M_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "axi_clock_converter_2_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_2/M_AXI",
          "ddr4_1/C0_DDR4_S_AXI_CTRL"
        ]
      },
      "axi_clock_converter_3_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_3/M_AXI",
          "ddr4_1/C0_DDR4_S_AXI"
        ]
      },
      "axi_clock_converter_4_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_4/M_AXI",
          "ddr4_2/C0_DDR4_S_AXI_CTRL"
        ]
      },
      "axi_clock_converter_5_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_5/M_AXI",
          "ddr4_2/C0_DDR4_S_AXI"
        ]
      },
      "axi_clock_converter_6_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_6/M_AXI",
          "ddr4_3/C0_DDR4_S_AXI_CTRL"
        ]
      },
      "axi_clock_converter_7_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_7/M_AXI",
          "ddr4_3/C0_DDR4_S_AXI"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "c0_ddr4",
          "ddr4_0/C0_DDR4"
        ]
      },
      "ddr4_1_C0_DDR4": {
        "interface_ports": [
          "c1_ddr4",
          "ddr4_1/C0_DDR4"
        ]
      },
      "ddr4_2_C0_DDR4": {
        "interface_ports": [
          "c2_ddr4",
          "ddr4_2/C0_DDR4"
        ]
      },
      "ddr4_3_C0_DDR4": {
        "interface_ports": [
          "c3_ddr4",
          "ddr4_3/C0_DDR4"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "c0_ddr4_clk",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "diff_clock_rtl_1_1": {
        "interface_ports": [
          "c1_ddr4_clk",
          "ddr4_1/C0_SYS_CLK"
        ]
      },
      "diff_clock_rtl_2_1": {
        "interface_ports": [
          "c2_ddr4_clk",
          "ddr4_2/C0_SYS_CLK"
        ]
      },
      "diff_clock_rtl_3_1": {
        "interface_ports": [
          "c3_ddr4_clk",
          "ddr4_3/C0_SYS_CLK"
        ]
      },
      "pcie_ref_1": {
        "interface_ports": [
          "pcie_ref",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_clock_converter_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_clock_converter_2/S_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_clock_converter_4/S_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_clock_converter_6/S_AXI"
        ]
      },
      "smartconnect_0_M04_AXI": {
        "interface_ports": [
          "smartconnect_0/M04_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "axi_clock_converter_1/S_AXI"
        ]
      },
      "smartconnect_1_M01_AXI": {
        "interface_ports": [
          "smartconnect_1/M01_AXI",
          "axi_clock_converter_3/S_AXI"
        ]
      },
      "smartconnect_1_M02_AXI": {
        "interface_ports": [
          "smartconnect_1/M02_AXI",
          "axi_clock_converter_5/S_AXI"
        ]
      },
      "smartconnect_1_M03_AXI": {
        "interface_ports": [
          "smartconnect_1/M03_AXI",
          "axi_clock_converter_7/S_AXI"
        ]
      },
      "smartconnect_1_M04_AXI": {
        "interface_ports": [
          "smartconnect_1/M04_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "smartconnect_1/S00_AXI"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "smartconnect_0/S00_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_lane",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "proc_sys_reset_3/peripheral_aresetn",
          "axi_clock_converter_6/m_axi_aresetn",
          "axi_clock_converter_7/m_axi_aresetn",
          "ddr4_3/c0_ddr4_aresetn"
        ]
      },
      "Net1": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "axi_clock_converter_2/m_axi_aresetn",
          "axi_clock_converter_3/m_axi_aresetn",
          "ddr4_1/c0_ddr4_aresetn"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_clock_converter_1/m_axi_aclk",
          "axi_clock_converter_0/m_axi_aclk"
        ]
      },
      "ddr4_1_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_1/c0_ddr4_ui_clk",
          "proc_sys_reset_1/slowest_sync_clk",
          "axi_clock_converter_3/m_axi_aclk",
          "axi_clock_converter_2/m_axi_aclk"
        ]
      },
      "ddr4_2_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_2/c0_ddr4_ui_clk",
          "proc_sys_reset_2/slowest_sync_clk",
          "axi_clock_converter_5/m_axi_aclk",
          "axi_clock_converter_4/m_axi_aclk"
        ]
      },
      "ddr4_3_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_3/c0_ddr4_ui_clk",
          "proc_sys_reset_3/slowest_sync_clk",
          "axi_clock_converter_7/m_axi_aclk",
          "axi_clock_converter_6/m_axi_aclk"
        ]
      },
      "pcie_perst_1": {
        "ports": [
          "pcie_perst",
          "xdma_0/sys_rst_n"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "ddr4_0/c0_ddr4_aresetn",
          "axi_clock_converter_1/m_axi_aresetn",
          "axi_clock_converter_0/m_axi_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "ddr4_0/sys_rst"
        ]
      },
      "proc_sys_reset_1_peripheral_reset": {
        "ports": [
          "proc_sys_reset_1/peripheral_reset",
          "ddr4_1/sys_rst"
        ]
      },
      "proc_sys_reset_2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_2/peripheral_aresetn",
          "ddr4_2/c0_ddr4_aresetn",
          "axi_clock_converter_5/m_axi_aresetn",
          "axi_clock_converter_4/m_axi_aresetn"
        ]
      },
      "proc_sys_reset_2_peripheral_reset": {
        "ports": [
          "proc_sys_reset_2/peripheral_reset",
          "ddr4_2/sys_rst"
        ]
      },
      "proc_sys_reset_3_peripheral_reset": {
        "ports": [
          "proc_sys_reset_3/peripheral_reset",
          "ddr4_3/sys_rst"
        ]
      },
      "util_ds_buf_0_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf_0/IBUF_DS_ODIV2",
          "xdma_0/sys_clk"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk_gt"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "smartconnect_1/aclk",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_clock_converter_0/s_axi_aclk",
          "axi_clock_converter_1/s_axi_aclk",
          "axi_clock_converter_2/s_axi_aclk",
          "axi_clock_converter_3/s_axi_aclk",
          "axi_clock_converter_4/s_axi_aclk",
          "axi_clock_converter_5/s_axi_aclk",
          "axi_clock_converter_6/s_axi_aclk",
          "axi_clock_converter_7/s_axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "smartconnect_1/aresetn",
          "smartconnect_0/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_clock_converter_0/s_axi_aresetn",
          "axi_clock_converter_1/s_axi_aresetn",
          "axi_clock_converter_2/s_axi_aresetn",
          "axi_clock_converter_3/s_axi_aresetn",
          "axi_clock_converter_4/s_axi_aresetn",
          "axi_clock_converter_5/s_axi_aresetn",
          "axi_clock_converter_6/s_axi_aresetn",
          "axi_clock_converter_7/s_axi_aresetn",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in",
          "proc_sys_reset_2/ext_reset_in",
          "proc_sys_reset_3/ext_reset_in"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "pcie_lnk_up"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x00000000C0000000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000100000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000200000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_ddr4_2_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_2/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000300000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_ddr4_3_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_3/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000400000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_ddr4_0_C0_REG": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80000000",
                "range": "1M",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
              },
              "SEG_ddr4_1_C0_REG": {
                "address_block": "/ddr4_1/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80100000",
                "range": "1M",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
              },
              "SEG_ddr4_2_C0_REG": {
                "address_block": "/ddr4_2/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80200000",
                "range": "1M",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
              },
              "SEG_ddr4_3_C0_REG": {
                "address_block": "/ddr4_3/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80300000",
                "range": "1M",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_CTRL_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_CTRL_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}