Analysis & Synthesis report for SRAProject
Mon Jun 01 09:27:39 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|cst
  9. State Machine - |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|cstate
 10. State Machine - |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver|CurrentState
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface
 16. Parameter Settings for User Entity Instance: SRAProject_Core:core|PWMCounter:PWMCounter|FreqDividerN:clk
 17. Parameter Settings for User Entity Instance: SRAProject_Core:core|PWM:PWM_Mod
 18. Parameter Settings for User Entity Instance: SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk
 19. Parameter Settings for User Entity Instance: SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1
 20. Parameter Settings for User Entity Instance: SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1
 21. Parameter Settings for Inferred Entity Instance: SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1"
 24. Port Connectivity Checks: "SRAProject_Core:core|PWM:PWM_Mod"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 01 09:27:39 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; SRAProject                                 ;
; Top-level Entity Name              ; SRAProject                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,063                                      ;
;     Total combinational functions  ; 999                                        ;
;     Dedicated logic registers      ; 600                                        ;
; Total registers                    ; 600                                        ;
; Total pins                         ; 64                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; SRAProject         ; SRAProject         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+-------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type               ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+-------------------------+-----------------------------------------------------------------------------------------------+---------+
; LCD/MYROM.vhd                    ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/LCD/MYROM.vhd                ;         ;
; LCD/LCD_INTERFACE.vhd            ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/LCD/LCD_INTERFACE.vhd        ;         ;
; LCD/LCD_Core.vhd                 ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/LCD/LCD_Core.vhd             ;         ;
; LCD/LCD.vhd                      ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/LCD/LCD.vhd                  ;         ;
; LCD/DELAY.vhd                    ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/LCD/DELAY.vhd                ;         ;
; Audio/SoundRom.vhd               ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/Audio/SoundRom.vhd           ;         ;
; Audio/AudioLogicUnit.vhd         ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/Audio/AudioLogicUnit.vhd     ;         ;
; Audio/AudioInterfaceCore.qxp     ; yes             ; User File               ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/Audio/AudioInterfaceCore.qxp ;         ;
; Audio/AudioCore.vhd              ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/Audio/AudioCore.vhd          ;         ;
; SRAProject_Core.vhd              ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/SRAProject_Core.vhd          ;         ;
; SRAProject.vhd                   ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/SRAProject.vhd               ;         ;
; RedVector.vhd                    ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/RedVector.vhd                ;         ;
; PWMCounter.vhd                   ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/PWMCounter.vhd               ;         ;
; PWM.vhd                          ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/PWM.vhd                      ;         ;
; LengthSetter.vhd                 ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/LengthSetter.vhd             ;         ;
; IRReceiver.vhd                   ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/IRReceiver.vhd               ;         ;
; FreqDividerN.vhd                 ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/FreqDividerN.vhd             ;         ;
; Bit4_7SegDec.vhd                 ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/Bit4_7SegDec.vhd             ;         ;
; ActionController.vhd             ; yes             ; User VHDL File          ; C:/Users/Ricardo UA/Desktop/SandraRicardo/IR-LEDController/FVHDL/ActionController.vhd         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;         ;
; aglobal141.inc                   ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;         ;
; multcore.inc                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.inc                                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                                   ;         ;
; altshift.inc                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                                   ;         ;
; multcore.tdf                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.tdf                                   ;         ;
; csa_add.inc                      ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/csa_add.inc                                    ;         ;
; mpar_add.inc                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.inc                                   ;         ;
; muleabz.inc                      ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/muleabz.inc                                    ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/mul_lfrg.inc                                   ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/mul_boothc.inc                                 ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/alt_ded_mult.inc                               ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                             ;         ;
; dffpipe.inc                      ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc                                    ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf                                   ;         ;
; altshift.tdf                     ; yes             ; Megafunction            ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.tdf                                   ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                         ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_control.vhd                            ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                  ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                   ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                         ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                    ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction  ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;         ;
+----------------------------------+-----------------+-------------------------+-----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,063          ;
;                                             ;                ;
; Total combinational functions               ; 999            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 448            ;
;     -- 3 input functions                    ; 91             ;
;     -- <=2 input functions                  ; 460            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 614            ;
;     -- arithmetic mode                      ; 385            ;
;                                             ;                ;
; Total registers                             ; 600            ;
;     -- Dedicated logic registers            ; 600            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 327            ;
; Total fan-out                               ; 5017           ;
; Average fan-out                             ; 2.88           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SRAProject                                    ; 999 (1)           ; 600 (0)      ; 0           ; 0            ; 0       ; 0         ; 64   ; 0            ; |SRAProject                                                                                                                                              ; work         ;
;    |SRAProject_Core:core|                      ; 998 (1)           ; 600 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core                                                                                                                         ; work         ;
;       |ActionController:IRDecoder|             ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|ActionController:IRDecoder                                                                                              ; work         ;
;       |AudioCore:audio_unit|                   ; 278 (0)           ; 209 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit                                                                                                    ; work         ;
;          |AudioInterfaceCore:audio_interface|  ; 176 (0)           ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface                                                                 ; work         ;
;             |Audio_PLL:p1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_PLL:p1                                                    ; work         ;
;                |altpll:altpll_component|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_PLL:p1|altpll:altpll_component                            ; work         ;
;                   |altpll_0q92:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_PLL:p1|altpll:altpll_component|altpll_0q92:auto_generated ; work         ;
;             |Audio_SerDes:u2|                  ; 44 (44)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2                                                 ; work         ;
;             |I2C_Audio_Config:u1|              ; 105 (60)          ; 65 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1                                             ; work         ;
;                |I2C_Controller:u1|             ; 45 (45)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1                           ; work         ;
;             |Reset_Delay:r1|                   ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Reset_Delay:r1                                                  ; work         ;
;          |AudioLogicUnit:audio_logic|          ; 102 (49)          ; 73 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic                                                                         ; work         ;
;             |SoundRom:Sound|                   ; 53 (53)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|SoundRom:Sound                                                          ; work         ;
;       |Bit4_7SegDec:Bit8_7Seg|                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|Bit4_7SegDec:Bit8_7Seg                                                                                                  ; work         ;
;       |IRReceiver:IRReceiver|                  ; 232 (232)         ; 163 (163)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver                                                                                                   ; work         ;
;       |LCD_Core:lcd|                           ; 267 (1)           ; 126 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd                                                                                                            ; work         ;
;          |FreqDividerN:clk|                    ; 34 (34)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk                                                                                           ; work         ;
;          |LCD:lcd|                             ; 232 (110)         ; 93 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd                                                                                                    ; work         ;
;             |FreqDividerN:clk1|                ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1                                                                                  ; work         ;
;             |LCD_INTERFACE:lcd2|               ; 101 (47)          ; 40 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2                                                                                 ; work         ;
;                |DELAY:delay1|                  ; 54 (54)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1                                                                    ; work         ;
;             |MYROM:rom1|                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|MYROM:rom1                                                                                         ; work         ;
;       |LengthSetter:kIn9|                      ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|LengthSetter:kIn9                                                                                                       ; work         ;
;       |PWM:PWM_Mod|                            ; 62 (54)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|PWM:PWM_Mod                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0                                                                                              ; work         ;
;             |multcore:mult_core|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0|multcore:mult_core                                                                           ; work         ;
;       |PWMCounter:PWMCounter|                  ; 66 (15)           ; 41 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|PWMCounter:PWMCounter                                                                                                   ; work         ;
;          |FreqDividerN:clk|                    ; 51 (51)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|PWMCounter:PWMCounter|FreqDividerN:clk                                                                                  ; work         ;
;       |RedVector:RedVector|                    ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAProject|SRAProject_Core:core|RedVector:RedVector                                                                                                     ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|cst  ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; cst.ST05 ; cst.ST04 ; cst.ST03 ; cst.ST02 ; cst.ST01 ; cst.ST00 ;
+----------+----------+----------+----------+----------+----------+----------+
; cst.ST00 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; cst.ST01 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; cst.ST02 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; cst.ST03 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; cst.ST04 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; cst.ST05 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|cstate                                                                                                                                                              ;
+--------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name         ; cstate.ST14 ; cstate.ST13A ; cstate.ST13 ; cstate.ST12 ; cstate.ST11 ; cstate.ST10 ; cstate.ST09 ; cstate.ST08 ; cstate.ST07A ; cstate.ST07 ; cstate.ST06 ; cstate.ST05 ; cstate.ST04 ; cstate.ST03 ; cstate.ST02 ; cstate.ST01 ; cstate.ST00 ;
+--------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; cstate.ST00  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; cstate.ST01  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; cstate.ST02  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; cstate.ST03  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; cstate.ST04  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST05  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST06  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST07  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST07A ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST08  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST09  ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST10  ; 0           ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST11  ; 0           ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST12  ; 0           ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST13  ; 0           ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST13A ; 0           ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; cstate.ST14  ; 1           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+--------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver|CurrentState       ;
+-----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; CurrentState.DataRead ; CurrentState.Guidance ; CurrentState.IDLE ;
+-----------------------+-----------------------+-----------------------+-------------------+
; CurrentState.IDLE     ; 0                     ; 0                     ; 0                 ;
; CurrentState.Guidance ; 0                     ; 1                     ; 1                 ;
; CurrentState.DataRead ; 1                     ; 0                     ; 1                 ;
+-----------------------+-----------------------+-----------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                               ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; SRAProject_Core:core|LengthSetter:kIn9|KValue[4..30]                                    ; Stuck at GND due to stuck port data_in                                                           ;
; SRAProject_Core:core|PWM:PWM_Mod|ChangeSetting[13..30]                                  ; Stuck at GND due to stuck port data_in                                                           ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[0]    ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[0]  ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[10]   ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[10] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[1]    ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[1]  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[30]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[30]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[29]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[29]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[28]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[28]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[27]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[27]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[26]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[26]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[25]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[25]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[24]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[24]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[23]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[23]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[22]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[22]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[21]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[21]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[20]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[20]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[19]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[19]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[18]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[18]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[17]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[17]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[16]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[16]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[15]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[15]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[14]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[14]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[13]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[13]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[12]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[12]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[11]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[11]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[10]            ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[10]                  ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[9]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[9]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[8]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[8]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[7]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[7]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[6]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[6]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[5]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[5]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[2]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[2]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[1]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[1]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[0]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[0]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[4]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[4]                   ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1|s_divCounter[3]             ; Merged with SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[3]                   ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[11]   ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[11] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[12]   ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[12] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[6]     ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[13] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[6,13] ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[13] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[9]     ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[14] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[9,14] ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[14] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[15]   ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[15] ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[8]     ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[2]  ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[2,8]  ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[2]  ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[4,5]   ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[3]  ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[3..5] ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[3]  ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oRightSample[7]    ; Merged with SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[7]  ;
; SRAProject_Core:core|PWM:PWM_Mod|ChangeSetting[0..2]                                    ; Stuck at GND due to stuck port data_in                                                           ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|cstate.ST07A               ; Lost fanout                                                                                      ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|cstate.ST13A               ; Lost fanout                                                                                      ;
; SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|cstate.ST13                ; Stuck at GND due to stuck port data_in                                                           ;
; SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|s_divCounter[0]                      ; Merged with SRAProject_Core:core|PWMCounter:PWMCounter|FreqDividerN:clk|s_divCounter[0]          ;
; Total Number of Removed Registers = 104                                                 ;                                                                                                  ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 600   ;
; Number of registers using Synchronous Clear  ; 254   ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 89    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 299   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; SRAProject_Core:core|LengthSetter:kIn9|KValue[0]                                                                                 ; 5       ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SD_COUNTER[0] ; 17      ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SD_COUNTER[2] ; 18      ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SD_COUNTER[3] ; 20      ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SD_COUNTER[1] ; 14      ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SD_COUNTER[4] ; 12      ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SD_COUNTER[5] ; 11      ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SCLK          ; 3       ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|END           ; 5       ;
; SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|I2C_Audio_Config:u1|I2C_Controller:u1|SDO           ; 4       ;
; Total number of inverted registers = 10                                                                                          ;         ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|ActionController:IRDecoder|oPWM_Action[1]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver|oData[7]                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1|s_divCounter[13]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|initSeq[1]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk|clkOut                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver|data_count[20]                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver|idle_count[23]                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver|state_count[8]                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|PWM:PWM_Mod|Counter[7]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1|s_divCounter[14]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|ActionController:IRDecoder|oSize[3]                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|IRReceiver:IRReceiver|bit_count[8]                                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|TimeCounter[4]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|oLeftSample[7]            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|SoundRom:Sound|Counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|address[1]                                           ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|wordCount[12]                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|wordval[7]                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|wordval[0]                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1|s_divCounter[5]      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |SRAProject|SRAProject_Core:core|PWMCounter:PWMCounter|Counter[2]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SRAProject|SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|Selector15                        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |SRAProject|SRAProject_Core:core|Bit4_7SegDec:Bit8_7Seg|oHEX0[6]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface                                  ;
+--------------------------------------------------------------------------------+--------------------+------+-------------------------+
; Assignment                                                                     ; Value              ; From ; To                      ;
+--------------------------------------------------------------------------------+--------------------+------+-------------------------+
; LOCATION                                                                       ; PIN_D2             ;      ; AUD_ADCDAT              ;
; LOCATION                                                                       ; PIN_C2             ;      ; AUD_ADCLRCK             ;
; LOCATION                                                                       ; PIN_F2             ;      ; AUD_BCLK                ;
; LOCATION                                                                       ; PIN_D1             ;      ; AUD_DACDAT              ;
; LOCATION                                                                       ; PIN_E3             ;      ; AUD_DACLRCK             ;
; LOCATION                                                                       ; PIN_E1             ;      ; AUD_XCK                 ;
; LOCATION                                                                       ; PIN_AG14           ;      ; CLOCK2_50               ;
; LOCATION                                                                       ; PIN_AG15           ;      ; CLOCK3_50               ;
; LOCATION                                                                       ; PIN_Y2             ;      ; CLOCK_50                ;
; LOCATION                                                                       ; PIN_R6             ;      ; DRAM_ADDR[0]            ;
; LOCATION                                                                       ; PIN_R5             ;      ; DRAM_ADDR[10]           ;
; LOCATION                                                                       ; PIN_AA5            ;      ; DRAM_ADDR[11]           ;
; LOCATION                                                                       ; PIN_Y7             ;      ; DRAM_ADDR[12]           ;
; LOCATION                                                                       ; PIN_V8             ;      ; DRAM_ADDR[1]            ;
; LOCATION                                                                       ; PIN_U8             ;      ; DRAM_ADDR[2]            ;
; LOCATION                                                                       ; PIN_P1             ;      ; DRAM_ADDR[3]            ;
; LOCATION                                                                       ; PIN_V5             ;      ; DRAM_ADDR[4]            ;
; LOCATION                                                                       ; PIN_W8             ;      ; DRAM_ADDR[5]            ;
; LOCATION                                                                       ; PIN_W7             ;      ; DRAM_ADDR[6]            ;
; LOCATION                                                                       ; PIN_AA7            ;      ; DRAM_ADDR[7]            ;
; LOCATION                                                                       ; PIN_Y5             ;      ; DRAM_ADDR[8]            ;
; LOCATION                                                                       ; PIN_Y6             ;      ; DRAM_ADDR[9]            ;
; LOCATION                                                                       ; PIN_U7             ;      ; DRAM_BA[0]              ;
; LOCATION                                                                       ; PIN_R4             ;      ; DRAM_BA[1]              ;
; LOCATION                                                                       ; PIN_V7             ;      ; DRAM_CAS_N              ;
; LOCATION                                                                       ; PIN_AA6            ;      ; DRAM_CKE                ;
; LOCATION                                                                       ; PIN_AE5            ;      ; DRAM_CLK                ;
; LOCATION                                                                       ; PIN_T4             ;      ; DRAM_CS_N               ;
; LOCATION                                                                       ; PIN_U2             ;      ; DRAM_DQM[0]             ;
; LOCATION                                                                       ; PIN_W4             ;      ; DRAM_DQM[1]             ;
; LOCATION                                                                       ; PIN_K8             ;      ; DRAM_DQM[2]             ;
; LOCATION                                                                       ; PIN_N8             ;      ; DRAM_DQM[3]             ;
; LOCATION                                                                       ; PIN_W3             ;      ; DRAM_DQ[0]              ;
; LOCATION                                                                       ; PIN_AB1            ;      ; DRAM_DQ[10]             ;
; LOCATION                                                                       ; PIN_AA3            ;      ; DRAM_DQ[11]             ;
; LOCATION                                                                       ; PIN_AB2            ;      ; DRAM_DQ[12]             ;
; LOCATION                                                                       ; PIN_AC1            ;      ; DRAM_DQ[13]             ;
; LOCATION                                                                       ; PIN_AB3            ;      ; DRAM_DQ[14]             ;
; LOCATION                                                                       ; PIN_AC2            ;      ; DRAM_DQ[15]             ;
; LOCATION                                                                       ; PIN_M8             ;      ; DRAM_DQ[16]             ;
; LOCATION                                                                       ; PIN_L8             ;      ; DRAM_DQ[17]             ;
; LOCATION                                                                       ; PIN_P2             ;      ; DRAM_DQ[18]             ;
; LOCATION                                                                       ; PIN_N3             ;      ; DRAM_DQ[19]             ;
; LOCATION                                                                       ; PIN_W2             ;      ; DRAM_DQ[1]              ;
; LOCATION                                                                       ; PIN_N4             ;      ; DRAM_DQ[20]             ;
; LOCATION                                                                       ; PIN_M4             ;      ; DRAM_DQ[21]             ;
; LOCATION                                                                       ; PIN_M7             ;      ; DRAM_DQ[22]             ;
; LOCATION                                                                       ; PIN_L7             ;      ; DRAM_DQ[23]             ;
; LOCATION                                                                       ; PIN_U5             ;      ; DRAM_DQ[24]             ;
; LOCATION                                                                       ; PIN_R7             ;      ; DRAM_DQ[25]             ;
; LOCATION                                                                       ; PIN_R1             ;      ; DRAM_DQ[26]             ;
; LOCATION                                                                       ; PIN_R2             ;      ; DRAM_DQ[27]             ;
; LOCATION                                                                       ; PIN_R3             ;      ; DRAM_DQ[28]             ;
; LOCATION                                                                       ; PIN_T3             ;      ; DRAM_DQ[29]             ;
; LOCATION                                                                       ; PIN_V4             ;      ; DRAM_DQ[2]              ;
; LOCATION                                                                       ; PIN_U4             ;      ; DRAM_DQ[30]             ;
; LOCATION                                                                       ; PIN_U1             ;      ; DRAM_DQ[31]             ;
; LOCATION                                                                       ; PIN_W1             ;      ; DRAM_DQ[3]              ;
; LOCATION                                                                       ; PIN_V3             ;      ; DRAM_DQ[4]              ;
; LOCATION                                                                       ; PIN_V2             ;      ; DRAM_DQ[5]              ;
; LOCATION                                                                       ; PIN_V1             ;      ; DRAM_DQ[6]              ;
; LOCATION                                                                       ; PIN_U3             ;      ; DRAM_DQ[7]              ;
; LOCATION                                                                       ; PIN_Y3             ;      ; DRAM_DQ[8]              ;
; LOCATION                                                                       ; PIN_Y4             ;      ; DRAM_DQ[9]              ;
; LOCATION                                                                       ; PIN_U6             ;      ; DRAM_RAS_N              ;
; LOCATION                                                                       ; PIN_V6             ;      ; DRAM_WE_N               ;
; LOCATION                                                                       ; PIN_D14            ;      ; EEP_I2C_SCLK            ;
; LOCATION                                                                       ; PIN_E14            ;      ; EEP_I2C_SDAT            ;
; LOCATION                                                                       ; PIN_A17            ;      ; ENET0_GTX_CLK           ;
; LOCATION                                                                       ; PIN_A21            ;      ; ENET0_INT_N             ;
; LOCATION                                                                       ; PIN_C14            ;      ; ENET0_LINK100           ;
; LOCATION                                                                       ; PIN_C20            ;      ; ENET0_MDC               ;
; LOCATION                                                                       ; PIN_B21            ;      ; ENET0_MDIO              ;
; LOCATION                                                                       ; PIN_C19            ;      ; ENET0_RESET_N           ;
; LOCATION                                                                       ; PIN_C19            ;      ; ENET0_RST_N             ;
; LOCATION                                                                       ; PIN_A15            ;      ; ENET0_RX_CLK            ;
; LOCATION                                                                       ; PIN_E15            ;      ; ENET0_RX_COL            ;
; LOCATION                                                                       ; PIN_D15            ;      ; ENET0_RX_CRS            ;
; LOCATION                                                                       ; PIN_C16            ;      ; ENET0_RX_DATA[0]        ;
; LOCATION                                                                       ; PIN_D16            ;      ; ENET0_RX_DATA[1]        ;
; LOCATION                                                                       ; PIN_D17            ;      ; ENET0_RX_DATA[2]        ;
; LOCATION                                                                       ; PIN_C15            ;      ; ENET0_RX_DATA[3]        ;
; LOCATION                                                                       ; PIN_C17            ;      ; ENET0_RX_DV             ;
; LOCATION                                                                       ; PIN_D18            ;      ; ENET0_RX_ER             ;
; LOCATION                                                                       ; PIN_B17            ;      ; ENET0_TX_CLK            ;
; LOCATION                                                                       ; PIN_C18            ;      ; ENET0_TX_DATA[0]        ;
; LOCATION                                                                       ; PIN_D19            ;      ; ENET0_TX_DATA[1]        ;
; LOCATION                                                                       ; PIN_A19            ;      ; ENET0_TX_DATA[2]        ;
; LOCATION                                                                       ; PIN_B19            ;      ; ENET0_TX_DATA[3]        ;
; LOCATION                                                                       ; PIN_A18            ;      ; ENET0_TX_EN             ;
; LOCATION                                                                       ; PIN_B18            ;      ; ENET0_TX_ER             ;
; LOCATION                                                                       ; PIN_C23            ;      ; ENET1_GTX_CLK           ;
; LOCATION                                                                       ; PIN_D24            ;      ; ENET1_INT_N             ;
; LOCATION                                                                       ; PIN_D13            ;      ; ENET1_LINK100           ;
; LOCATION                                                                       ; PIN_D23            ;      ; ENET1_MDC               ;
; LOCATION                                                                       ; PIN_D25            ;      ; ENET1_MDIO              ;
; LOCATION                                                                       ; PIN_D22            ;      ; ENET1_RESET_N           ;
; LOCATION                                                                       ; PIN_D22            ;      ; ENET1_RST_N             ;
; LOCATION                                                                       ; PIN_B15            ;      ; ENET1_RX_CLK            ;
; LOCATION                                                                       ; PIN_B22            ;      ; ENET1_RX_COL            ;
; LOCATION                                                                       ; PIN_D20            ;      ; ENET1_RX_CRS            ;
; LOCATION                                                                       ; PIN_B23            ;      ; ENET1_RX_DATA[0]        ;
; LOCATION                                                                       ; PIN_C21            ;      ; ENET1_RX_DATA[1]        ;
; LOCATION                                                                       ; PIN_A23            ;      ; ENET1_RX_DATA[2]        ;
; LOCATION                                                                       ; PIN_D21            ;      ; ENET1_RX_DATA[3]        ;
; LOCATION                                                                       ; PIN_A22            ;      ; ENET1_RX_DV             ;
; LOCATION                                                                       ; PIN_C24            ;      ; ENET1_RX_ER             ;
; LOCATION                                                                       ; PIN_C22            ;      ; ENET1_TX_CLK            ;
; LOCATION                                                                       ; PIN_C25            ;      ; ENET1_TX_DATA[0]        ;
; LOCATION                                                                       ; PIN_A26            ;      ; ENET1_TX_DATA[1]        ;
; LOCATION                                                                       ; PIN_B26            ;      ; ENET1_TX_DATA[2]        ;
; LOCATION                                                                       ; PIN_C26            ;      ; ENET1_TX_DATA[3]        ;
; LOCATION                                                                       ; PIN_B25            ;      ; ENET1_TX_EN             ;
; LOCATION                                                                       ; PIN_A25            ;      ; ENET1_TX_ER             ;
; LOCATION                                                                       ; PIN_A14            ;      ; ENETCLK_25              ;
; LOCATION                                                                       ; PIN_J10            ;      ; EXT_IO[0]               ;
; LOCATION                                                                       ; PIN_J14            ;      ; EXT_IO[1]               ;
; LOCATION                                                                       ; PIN_H13            ;      ; EXT_IO[2]               ;
; LOCATION                                                                       ; PIN_H14            ;      ; EXT_IO[3]               ;
; LOCATION                                                                       ; PIN_F14            ;      ; EXT_IO[4]               ;
; LOCATION                                                                       ; PIN_E10            ;      ; EXT_IO[5]               ;
; LOCATION                                                                       ; PIN_D9             ;      ; EXT_IO[6]               ;
; LOCATION                                                                       ; PIN_J10            ;      ; EX_IO[0]                ;
; LOCATION                                                                       ; PIN_J14            ;      ; EX_IO[1]                ;
; LOCATION                                                                       ; PIN_H13            ;      ; EX_IO[2]                ;
; LOCATION                                                                       ; PIN_H14            ;      ; EX_IO[3]                ;
; LOCATION                                                                       ; PIN_F14            ;      ; EX_IO[4]                ;
; LOCATION                                                                       ; PIN_E10            ;      ; EX_IO[5]                ;
; LOCATION                                                                       ; PIN_D9             ;      ; EX_IO[6]                ;
; LOCATION                                                                       ; PIN_AG12           ;      ; FL_ADDR[0]              ;
; LOCATION                                                                       ; PIN_AE9            ;      ; FL_ADDR[10]             ;
; LOCATION                                                                       ; PIN_AF9            ;      ; FL_ADDR[11]             ;
; LOCATION                                                                       ; PIN_AA10           ;      ; FL_ADDR[12]             ;
; LOCATION                                                                       ; PIN_AD8            ;      ; FL_ADDR[13]             ;
; LOCATION                                                                       ; PIN_AC8            ;      ; FL_ADDR[14]             ;
; LOCATION                                                                       ; PIN_Y10            ;      ; FL_ADDR[15]             ;
; LOCATION                                                                       ; PIN_AA8            ;      ; FL_ADDR[16]             ;
; LOCATION                                                                       ; PIN_AH12           ;      ; FL_ADDR[17]             ;
; LOCATION                                                                       ; PIN_AC12           ;      ; FL_ADDR[18]             ;
; LOCATION                                                                       ; PIN_AD12           ;      ; FL_ADDR[19]             ;
; LOCATION                                                                       ; PIN_AH7            ;      ; FL_ADDR[1]              ;
; LOCATION                                                                       ; PIN_AE10           ;      ; FL_ADDR[20]             ;
; LOCATION                                                                       ; PIN_AD10           ;      ; FL_ADDR[21]             ;
; LOCATION                                                                       ; PIN_AD11           ;      ; FL_ADDR[22]             ;
; LOCATION                                                                       ; PIN_Y13            ;      ; FL_ADDR[2]              ;
; LOCATION                                                                       ; PIN_Y14            ;      ; FL_ADDR[3]              ;
; LOCATION                                                                       ; PIN_Y12            ;      ; FL_ADDR[4]              ;
; LOCATION                                                                       ; PIN_AA13           ;      ; FL_ADDR[5]              ;
; LOCATION                                                                       ; PIN_AA12           ;      ; FL_ADDR[6]              ;
; LOCATION                                                                       ; PIN_AB13           ;      ; FL_ADDR[7]              ;
; LOCATION                                                                       ; PIN_AB12           ;      ; FL_ADDR[8]              ;
; LOCATION                                                                       ; PIN_AB10           ;      ; FL_ADDR[9]              ;
; LOCATION                                                                       ; PIN_AG7            ;      ; FL_CE_N                 ;
; LOCATION                                                                       ; PIN_AH8            ;      ; FL_DQ[0]                ;
; LOCATION                                                                       ; PIN_AF10           ;      ; FL_DQ[1]                ;
; LOCATION                                                                       ; PIN_AG10           ;      ; FL_DQ[2]                ;
; LOCATION                                                                       ; PIN_AH10           ;      ; FL_DQ[3]                ;
; LOCATION                                                                       ; PIN_AF11           ;      ; FL_DQ[4]                ;
; LOCATION                                                                       ; PIN_AG11           ;      ; FL_DQ[5]                ;
; LOCATION                                                                       ; PIN_AH11           ;      ; FL_DQ[6]                ;
; LOCATION                                                                       ; PIN_AF12           ;      ; FL_DQ[7]                ;
; LOCATION                                                                       ; PIN_AG8            ;      ; FL_OE_N                 ;
; LOCATION                                                                       ; PIN_AE11           ;      ; FL_RESET_N              ;
; LOCATION                                                                       ; PIN_AE11           ;      ; FL_RST_N                ;
; LOCATION                                                                       ; PIN_Y1             ;      ; FL_RY                   ;
; LOCATION                                                                       ; PIN_AC10           ;      ; FL_WE_N                 ;
; LOCATION                                                                       ; PIN_AE12           ;      ; FL_WP_N                 ;
; LOCATION                                                                       ; PIN_AB22           ;      ; GPIO[0]                 ;
; LOCATION                                                                       ; PIN_AC19           ;      ; GPIO[10]                ;
; LOCATION                                                                       ; PIN_AF16           ;      ; GPIO[11]                ;
; LOCATION                                                                       ; PIN_AD19           ;      ; GPIO[12]                ;
; LOCATION                                                                       ; PIN_AF15           ;      ; GPIO[13]                ;
; LOCATION                                                                       ; PIN_AF24           ;      ; GPIO[14]                ;
; LOCATION                                                                       ; PIN_AE21           ;      ; GPIO[15]                ;
; LOCATION                                                                       ; PIN_AF25           ;      ; GPIO[16]                ;
; LOCATION                                                                       ; PIN_AC22           ;      ; GPIO[17]                ;
; LOCATION                                                                       ; PIN_AE22           ;      ; GPIO[18]                ;
; LOCATION                                                                       ; PIN_AF21           ;      ; GPIO[19]                ;
; LOCATION                                                                       ; PIN_AC15           ;      ; GPIO[1]                 ;
; LOCATION                                                                       ; PIN_AF22           ;      ; GPIO[20]                ;
; LOCATION                                                                       ; PIN_AD22           ;      ; GPIO[21]                ;
; LOCATION                                                                       ; PIN_AG25           ;      ; GPIO[22]                ;
; LOCATION                                                                       ; PIN_AD25           ;      ; GPIO[23]                ;
; LOCATION                                                                       ; PIN_AH25           ;      ; GPIO[24]                ;
; LOCATION                                                                       ; PIN_AE25           ;      ; GPIO[25]                ;
; LOCATION                                                                       ; PIN_AG22           ;      ; GPIO[26]                ;
; LOCATION                                                                       ; PIN_AE24           ;      ; GPIO[27]                ;
; LOCATION                                                                       ; PIN_AH22           ;      ; GPIO[28]                ;
; LOCATION                                                                       ; PIN_AF26           ;      ; GPIO[29]                ;
; LOCATION                                                                       ; PIN_AB21           ;      ; GPIO[2]                 ;
; LOCATION                                                                       ; PIN_AE20           ;      ; GPIO[30]                ;
; LOCATION                                                                       ; PIN_AG23           ;      ; GPIO[31]                ;
; LOCATION                                                                       ; PIN_AF20           ;      ; GPIO[32]                ;
; LOCATION                                                                       ; PIN_AH26           ;      ; GPIO[33]                ;
; LOCATION                                                                       ; PIN_AH23           ;      ; GPIO[34]                ;
; LOCATION                                                                       ; PIN_AG26           ;      ; GPIO[35]                ;
; LOCATION                                                                       ; PIN_Y17            ;      ; GPIO[3]                 ;
; LOCATION                                                                       ; PIN_AC21           ;      ; GPIO[4]                 ;
; LOCATION                                                                       ; PIN_Y16            ;      ; GPIO[5]                 ;
; LOCATION                                                                       ; PIN_AD21           ;      ; GPIO[6]                 ;
; LOCATION                                                                       ; PIN_AE16           ;      ; GPIO[7]                 ;
; LOCATION                                                                       ; PIN_AD15           ;      ; GPIO[8]                 ;
; LOCATION                                                                       ; PIN_AE15           ;      ; GPIO[9]                 ;
; LOCATION                                                                       ; PIN_G18            ;      ; HEX0[0]                 ;
; LOCATION                                                                       ; PIN_F22            ;      ; HEX0[1]                 ;
; LOCATION                                                                       ; PIN_E17            ;      ; HEX0[2]                 ;
; LOCATION                                                                       ; PIN_L26            ;      ; HEX0[3]                 ;
; LOCATION                                                                       ; PIN_L25            ;      ; HEX0[4]                 ;
; LOCATION                                                                       ; PIN_J22            ;      ; HEX0[5]                 ;
; LOCATION                                                                       ; PIN_H22            ;      ; HEX0[6]                 ;
; LOCATION                                                                       ; PIN_M24            ;      ; HEX1[0]                 ;
; LOCATION                                                                       ; PIN_Y22            ;      ; HEX1[1]                 ;
; LOCATION                                                                       ; PIN_W21            ;      ; HEX1[2]                 ;
; LOCATION                                                                       ; PIN_W22            ;      ; HEX1[3]                 ;
; LOCATION                                                                       ; PIN_W25            ;      ; HEX1[4]                 ;
; LOCATION                                                                       ; PIN_U23            ;      ; HEX1[5]                 ;
; LOCATION                                                                       ; PIN_U24            ;      ; HEX1[6]                 ;
; LOCATION                                                                       ; PIN_AA25           ;      ; HEX2[0]                 ;
; LOCATION                                                                       ; PIN_AA26           ;      ; HEX2[1]                 ;
; LOCATION                                                                       ; PIN_Y25            ;      ; HEX2[2]                 ;
; LOCATION                                                                       ; PIN_W26            ;      ; HEX2[3]                 ;
; LOCATION                                                                       ; PIN_Y26            ;      ; HEX2[4]                 ;
; LOCATION                                                                       ; PIN_W27            ;      ; HEX2[5]                 ;
; LOCATION                                                                       ; PIN_W28            ;      ; HEX2[6]                 ;
; LOCATION                                                                       ; PIN_V21            ;      ; HEX3[0]                 ;
; LOCATION                                                                       ; PIN_U21            ;      ; HEX3[1]                 ;
; LOCATION                                                                       ; PIN_AB20           ;      ; HEX3[2]                 ;
; LOCATION                                                                       ; PIN_AA21           ;      ; HEX3[3]                 ;
; LOCATION                                                                       ; PIN_AD24           ;      ; HEX3[4]                 ;
; LOCATION                                                                       ; PIN_AF23           ;      ; HEX3[5]                 ;
; LOCATION                                                                       ; PIN_Y19            ;      ; HEX3[6]                 ;
; LOCATION                                                                       ; PIN_AB19           ;      ; HEX4[0]                 ;
; LOCATION                                                                       ; PIN_AA19           ;      ; HEX4[1]                 ;
; LOCATION                                                                       ; PIN_AG21           ;      ; HEX4[2]                 ;
; LOCATION                                                                       ; PIN_AH21           ;      ; HEX4[3]                 ;
; LOCATION                                                                       ; PIN_AE19           ;      ; HEX4[4]                 ;
; LOCATION                                                                       ; PIN_AF19           ;      ; HEX4[5]                 ;
; LOCATION                                                                       ; PIN_AE18           ;      ; HEX4[6]                 ;
; LOCATION                                                                       ; PIN_AD18           ;      ; HEX5[0]                 ;
; LOCATION                                                                       ; PIN_AC18           ;      ; HEX5[1]                 ;
; LOCATION                                                                       ; PIN_AB18           ;      ; HEX5[2]                 ;
; LOCATION                                                                       ; PIN_AH19           ;      ; HEX5[3]                 ;
; LOCATION                                                                       ; PIN_AG19           ;      ; HEX5[4]                 ;
; LOCATION                                                                       ; PIN_AF18           ;      ; HEX5[5]                 ;
; LOCATION                                                                       ; PIN_AH18           ;      ; HEX5[6]                 ;
; LOCATION                                                                       ; PIN_AA17           ;      ; HEX6[0]                 ;
; LOCATION                                                                       ; PIN_AB16           ;      ; HEX6[1]                 ;
; LOCATION                                                                       ; PIN_AA16           ;      ; HEX6[2]                 ;
; LOCATION                                                                       ; PIN_AB17           ;      ; HEX6[3]                 ;
; LOCATION                                                                       ; PIN_AB15           ;      ; HEX6[4]                 ;
; LOCATION                                                                       ; PIN_AA15           ;      ; HEX6[5]                 ;
; LOCATION                                                                       ; PIN_AC17           ;      ; HEX6[6]                 ;
; LOCATION                                                                       ; PIN_AD17           ;      ; HEX7[0]                 ;
; LOCATION                                                                       ; PIN_AE17           ;      ; HEX7[1]                 ;
; LOCATION                                                                       ; PIN_AG17           ;      ; HEX7[2]                 ;
; LOCATION                                                                       ; PIN_AH17           ;      ; HEX7[3]                 ;
; LOCATION                                                                       ; PIN_AF17           ;      ; HEX7[4]                 ;
; LOCATION                                                                       ; PIN_AG18           ;      ; HEX7[5]                 ;
; LOCATION                                                                       ; PIN_AA14           ;      ; HEX7[6]                 ;
; LOCATION                                                                       ; PIN_AH15           ;      ; HSMC_CLKIN0             ;
; LOCATION                                                                       ; PIN_J28            ;      ; HSMC_CLKIN_N1           ;
; LOCATION                                                                       ; PIN_Y28            ;      ; HSMC_CLKIN_N2           ;
; LOCATION                                                                       ; PIN_J27            ;      ; HSMC_CLKIN_P1           ;
; LOCATION                                                                       ; PIN_Y27            ;      ; HSMC_CLKIN_P2           ;
; LOCATION                                                                       ; PIN_AD28           ;      ; HSMC_CLKOUT0            ;
; LOCATION                                                                       ; PIN_G24            ;      ; HSMC_CLKOUT_N1          ;
; LOCATION                                                                       ; PIN_V24            ;      ; HSMC_CLKOUT_N2          ;
; LOCATION                                                                       ; PIN_G23            ;      ; HSMC_CLKOUT_P1          ;
; LOCATION                                                                       ; PIN_V23            ;      ; HSMC_CLKOUT_P2          ;
; LOCATION                                                                       ; PIN_AE26           ;      ; HSMC_D[0]               ;
; LOCATION                                                                       ; PIN_AE28           ;      ; HSMC_D[1]               ;
; LOCATION                                                                       ; PIN_AE27           ;      ; HSMC_D[2]               ;
; LOCATION                                                                       ; PIN_AF27           ;      ; HSMC_D[3]               ;
; LOCATION                                                                       ; PIN_F25            ;      ; HSMC_RX_D_N[0]          ;
; LOCATION                                                                       ; PIN_U26            ;      ; HSMC_RX_D_N[10]         ;
; LOCATION                                                                       ; PIN_L22            ;      ; HSMC_RX_D_N[11]         ;
; LOCATION                                                                       ; PIN_N26            ;      ; HSMC_RX_D_N[12]         ;
; LOCATION                                                                       ; PIN_P26            ;      ; HSMC_RX_D_N[13]         ;
; LOCATION                                                                       ; PIN_R21            ;      ; HSMC_RX_D_N[14]         ;
; LOCATION                                                                       ; PIN_R23            ;      ; HSMC_RX_D_N[15]         ;
; LOCATION                                                                       ; PIN_T22            ;      ; HSMC_RX_D_N[16]         ;
; LOCATION                                                                       ; PIN_C27            ;      ; HSMC_RX_D_N[1]          ;
; LOCATION                                                                       ; PIN_E26            ;      ; HSMC_RX_D_N[2]          ;
; LOCATION                                                                       ; PIN_G26            ;      ; HSMC_RX_D_N[3]          ;
; LOCATION                                                                       ; PIN_H26            ;      ; HSMC_RX_D_N[4]          ;
; LOCATION                                                                       ; PIN_K26            ;      ; HSMC_RX_D_N[5]          ;
; LOCATION                                                                       ; PIN_L24            ;      ; HSMC_RX_D_N[6]          ;
; LOCATION                                                                       ; PIN_M26            ;      ; HSMC_RX_D_N[7]          ;
; LOCATION                                                                       ; PIN_R26            ;      ; HSMC_RX_D_N[8]          ;
; LOCATION                                                                       ; PIN_T26            ;      ; HSMC_RX_D_N[9]          ;
; LOCATION                                                                       ; PIN_F24            ;      ; HSMC_RX_D_P[0]          ;
; LOCATION                                                                       ; PIN_U25            ;      ; HSMC_RX_D_P[10]         ;
; LOCATION                                                                       ; PIN_L21            ;      ; HSMC_RX_D_P[11]         ;
; LOCATION                                                                       ; PIN_N25            ;      ; HSMC_RX_D_P[12]         ;
; LOCATION                                                                       ; PIN_P25            ;      ; HSMC_RX_D_P[13]         ;
; LOCATION                                                                       ; PIN_P21            ;      ; HSMC_RX_D_P[14]         ;
; LOCATION                                                                       ; PIN_R22            ;      ; HSMC_RX_D_P[15]         ;
; LOCATION                                                                       ; PIN_T21            ;      ; HSMC_RX_D_P[16]         ;
; LOCATION                                                                       ; PIN_D26            ;      ; HSMC_RX_D_P[1]          ;
; LOCATION                                                                       ; PIN_F26            ;      ; HSMC_RX_D_P[2]          ;
; LOCATION                                                                       ; PIN_G25            ;      ; HSMC_RX_D_P[3]          ;
; LOCATION                                                                       ; PIN_H25            ;      ; HSMC_RX_D_P[4]          ;
; LOCATION                                                                       ; PIN_K25            ;      ; HSMC_RX_D_P[5]          ;
; LOCATION                                                                       ; PIN_L23            ;      ; HSMC_RX_D_P[6]          ;
; LOCATION                                                                       ; PIN_M25            ;      ; HSMC_RX_D_P[7]          ;
; LOCATION                                                                       ; PIN_R25            ;      ; HSMC_RX_D_P[8]          ;
; LOCATION                                                                       ; PIN_T25            ;      ; HSMC_RX_D_P[9]          ;
; LOCATION                                                                       ; PIN_D28            ;      ; HSMC_TX_D_N[0]          ;
; LOCATION                                                                       ; PIN_J26            ;      ; HSMC_TX_D_N[10]         ;
; LOCATION                                                                       ; PIN_L28            ;      ; HSMC_TX_D_N[11]         ;
; LOCATION                                                                       ; PIN_V26            ;      ; HSMC_TX_D_N[12]         ;
; LOCATION                                                                       ; PIN_R28            ;      ; HSMC_TX_D_N[13]         ;
; LOCATION                                                                       ; PIN_U28            ;      ; HSMC_TX_D_N[14]         ;
; LOCATION                                                                       ; PIN_V28            ;      ; HSMC_TX_D_N[15]         ;
; LOCATION                                                                       ; PIN_V22            ;      ; HSMC_TX_D_N[16]         ;
; LOCATION                                                                       ; PIN_E28            ;      ; HSMC_TX_D_N[1]          ;
; LOCATION                                                                       ; PIN_F28            ;      ; HSMC_TX_D_N[2]          ;
; LOCATION                                                                       ; PIN_G28            ;      ; HSMC_TX_D_N[3]          ;
; LOCATION                                                                       ; PIN_K28            ;      ; HSMC_TX_D_N[4]          ;
; LOCATION                                                                       ; PIN_M28            ;      ; HSMC_TX_D_N[5]          ;
; LOCATION                                                                       ; PIN_K22            ;      ; HSMC_TX_D_N[6]          ;
; LOCATION                                                                       ; PIN_H24            ;      ; HSMC_TX_D_N[7]          ;
; LOCATION                                                                       ; PIN_J24            ;      ; HSMC_TX_D_N[8]          ;
; LOCATION                                                                       ; PIN_P28            ;      ; HSMC_TX_D_N[9]          ;
; LOCATION                                                                       ; PIN_D27            ;      ; HSMC_TX_D_P[0]          ;
; LOCATION                                                                       ; PIN_J25            ;      ; HSMC_TX_D_P[10]         ;
; LOCATION                                                                       ; PIN_L27            ;      ; HSMC_TX_D_P[11]         ;
; LOCATION                                                                       ; PIN_V25            ;      ; HSMC_TX_D_P[12]         ;
; LOCATION                                                                       ; PIN_R27            ;      ; HSMC_TX_D_P[13]         ;
; LOCATION                                                                       ; PIN_U27            ;      ; HSMC_TX_D_P[14]         ;
; LOCATION                                                                       ; PIN_V27            ;      ; HSMC_TX_D_P[15]         ;
; LOCATION                                                                       ; PIN_U22            ;      ; HSMC_TX_D_P[16]         ;
; LOCATION                                                                       ; PIN_E27            ;      ; HSMC_TX_D_P[1]          ;
; LOCATION                                                                       ; PIN_F27            ;      ; HSMC_TX_D_P[2]          ;
; LOCATION                                                                       ; PIN_G27            ;      ; HSMC_TX_D_P[3]          ;
; LOCATION                                                                       ; PIN_K27            ;      ; HSMC_TX_D_P[4]          ;
; LOCATION                                                                       ; PIN_M27            ;      ; HSMC_TX_D_P[5]          ;
; LOCATION                                                                       ; PIN_K21            ;      ; HSMC_TX_D_P[6]          ;
; LOCATION                                                                       ; PIN_H23            ;      ; HSMC_TX_D_P[7]          ;
; LOCATION                                                                       ; PIN_J23            ;      ; HSMC_TX_D_P[8]          ;
; LOCATION                                                                       ; PIN_P27            ;      ; HSMC_TX_D_P[9]          ;
; LOCATION                                                                       ; PIN_B7             ;      ; I2C_SCLK                ;
; LOCATION                                                                       ; PIN_A8             ;      ; I2C_SDAT                ;
; LOCATION                                                                       ; PIN_Y15            ;      ; IRDA_RXD                ;
; LOCATION                                                                       ; PIN_M23            ;      ; KEY[0]                  ;
; LOCATION                                                                       ; PIN_M21            ;      ; KEY[1]                  ;
; LOCATION                                                                       ; PIN_N21            ;      ; KEY[2]                  ;
; LOCATION                                                                       ; PIN_R24            ;      ; KEY[3]                  ;
; LOCATION                                                                       ; PIN_L6             ;      ; LCD_BLON                ;
; LOCATION                                                                       ; PIN_L3             ;      ; LCD_DATA[0]             ;
; LOCATION                                                                       ; PIN_L1             ;      ; LCD_DATA[1]             ;
; LOCATION                                                                       ; PIN_L2             ;      ; LCD_DATA[2]             ;
; LOCATION                                                                       ; PIN_K7             ;      ; LCD_DATA[3]             ;
; LOCATION                                                                       ; PIN_K1             ;      ; LCD_DATA[4]             ;
; LOCATION                                                                       ; PIN_K2             ;      ; LCD_DATA[5]             ;
; LOCATION                                                                       ; PIN_M3             ;      ; LCD_DATA[6]             ;
; LOCATION                                                                       ; PIN_M5             ;      ; LCD_DATA[7]             ;
; LOCATION                                                                       ; PIN_L4             ;      ; LCD_EN                  ;
; LOCATION                                                                       ; PIN_L5             ;      ; LCD_ON                  ;
; LOCATION                                                                       ; PIN_M2             ;      ; LCD_RS                  ;
; LOCATION                                                                       ; PIN_M1             ;      ; LCD_RW                  ;
; LOCATION                                                                       ; PIN_E21            ;      ; LEDG[0]                 ;
; LOCATION                                                                       ; PIN_E22            ;      ; LEDG[1]                 ;
; LOCATION                                                                       ; PIN_E25            ;      ; LEDG[2]                 ;
; LOCATION                                                                       ; PIN_E24            ;      ; LEDG[3]                 ;
; LOCATION                                                                       ; PIN_H21            ;      ; LEDG[4]                 ;
; LOCATION                                                                       ; PIN_G20            ;      ; LEDG[5]                 ;
; LOCATION                                                                       ; PIN_G22            ;      ; LEDG[6]                 ;
; LOCATION                                                                       ; PIN_G21            ;      ; LEDG[7]                 ;
; LOCATION                                                                       ; PIN_F17            ;      ; LEDG[8]                 ;
; LOCATION                                                                       ; PIN_G19            ;      ; LEDR[0]                 ;
; LOCATION                                                                       ; PIN_J15            ;      ; LEDR[10]                ;
; LOCATION                                                                       ; PIN_H16            ;      ; LEDR[11]                ;
; LOCATION                                                                       ; PIN_J16            ;      ; LEDR[12]                ;
; LOCATION                                                                       ; PIN_H17            ;      ; LEDR[13]                ;
; LOCATION                                                                       ; PIN_F15            ;      ; LEDR[14]                ;
; LOCATION                                                                       ; PIN_G15            ;      ; LEDR[15]                ;
; LOCATION                                                                       ; PIN_G16            ;      ; LEDR[16]                ;
; LOCATION                                                                       ; PIN_H15            ;      ; LEDR[17]                ;
; LOCATION                                                                       ; PIN_F19            ;      ; LEDR[1]                 ;
; LOCATION                                                                       ; PIN_E19            ;      ; LEDR[2]                 ;
; LOCATION                                                                       ; PIN_F21            ;      ; LEDR[3]                 ;
; LOCATION                                                                       ; PIN_F18            ;      ; LEDR[4]                 ;
; LOCATION                                                                       ; PIN_E18            ;      ; LEDR[5]                 ;
; LOCATION                                                                       ; PIN_J19            ;      ; LEDR[6]                 ;
; LOCATION                                                                       ; PIN_H19            ;      ; LEDR[7]                 ;
; LOCATION                                                                       ; PIN_J17            ;      ; LEDR[8]                 ;
; LOCATION                                                                       ; PIN_G17            ;      ; LEDR[9]                 ;
; LOCATION                                                                       ; PIN_H7             ;      ; OTG_ADDR[0]             ;
; LOCATION                                                                       ; PIN_C3             ;      ; OTG_ADDR[1]             ;
; LOCATION                                                                       ; PIN_A3             ;      ; OTG_CS_N                ;
; LOCATION                                                                       ; PIN_C4             ;      ; OTG_DACK_N[0]           ;
; LOCATION                                                                       ; PIN_D4             ;      ; OTG_DACK_N[1]           ;
; LOCATION                                                                       ; PIN_J6             ;      ; OTG_DATA[0]             ;
; LOCATION                                                                       ; PIN_G1             ;      ; OTG_DATA[10]            ;
; LOCATION                                                                       ; PIN_G2             ;      ; OTG_DATA[11]            ;
; LOCATION                                                                       ; PIN_G3             ;      ; OTG_DATA[12]            ;
; LOCATION                                                                       ; PIN_F1             ;      ; OTG_DATA[13]            ;
; LOCATION                                                                       ; PIN_F3             ;      ; OTG_DATA[14]            ;
; LOCATION                                                                       ; PIN_G4             ;      ; OTG_DATA[15]            ;
; LOCATION                                                                       ; PIN_K4             ;      ; OTG_DATA[1]             ;
; LOCATION                                                                       ; PIN_J5             ;      ; OTG_DATA[2]             ;
; LOCATION                                                                       ; PIN_K3             ;      ; OTG_DATA[3]             ;
; LOCATION                                                                       ; PIN_J4             ;      ; OTG_DATA[4]             ;
; LOCATION                                                                       ; PIN_J3             ;      ; OTG_DATA[5]             ;
; LOCATION                                                                       ; PIN_J7             ;      ; OTG_DATA[6]             ;
; LOCATION                                                                       ; PIN_H6             ;      ; OTG_DATA[7]             ;
; LOCATION                                                                       ; PIN_H3             ;      ; OTG_DATA[8]             ;
; LOCATION                                                                       ; PIN_H4             ;      ; OTG_DATA[9]             ;
; LOCATION                                                                       ; PIN_J1             ;      ; OTG_DREQ[0]             ;
; LOCATION                                                                       ; PIN_B4             ;      ; OTG_DREQ[1]             ;
; LOCATION                                                                       ; PIN_C6             ;      ; OTG_FSPEED              ;
; LOCATION                                                                       ; PIN_D5             ;      ; OTG_INT                 ;
; LOCATION                                                                       ; PIN_A6             ;      ; OTG_INT[0]              ;
; LOCATION                                                                       ; PIN_D5             ;      ; OTG_INT[1]              ;
; LOCATION                                                                       ; PIN_B6             ;      ; OTG_LSPEED              ;
; LOCATION                                                                       ; PIN_B3             ;      ; OTG_OE_N                ;
; LOCATION                                                                       ; PIN_B3             ;      ; OTG_RD_N                ;
; LOCATION                                                                       ; PIN_C5             ;      ; OTG_RST_N               ;
; LOCATION                                                                       ; PIN_A4             ;      ; OTG_WE_N                ;
; LOCATION                                                                       ; PIN_A4             ;      ; OTG_WR_N                ;
; LOCATION                                                                       ; PIN_G6             ;      ; PS2_CLK                 ;
; LOCATION                                                                       ; PIN_G5             ;      ; PS2_CLK2                ;
; LOCATION                                                                       ; PIN_H5             ;      ; PS2_DAT                 ;
; LOCATION                                                                       ; PIN_F5             ;      ; PS2_DAT2                ;
; LOCATION                                                                       ; PIN_G6             ;      ; PS2_KBCLK               ;
; LOCATION                                                                       ; PIN_H5             ;      ; PS2_KBDAT               ;
; LOCATION                                                                       ; PIN_G5             ;      ; PS2_MSCLK               ;
; LOCATION                                                                       ; PIN_F5             ;      ; PS2_MSDAT               ;
; LOCATION                                                                       ; PIN_AE13           ;      ; SD_CLK                  ;
; LOCATION                                                                       ; PIN_AD14           ;      ; SD_CMD                  ;
; LOCATION                                                                       ; PIN_AE14           ;      ; SD_DAT[0]               ;
; LOCATION                                                                       ; PIN_AF13           ;      ; SD_DAT[1]               ;
; LOCATION                                                                       ; PIN_AB14           ;      ; SD_DAT[2]               ;
; LOCATION                                                                       ; PIN_AC14           ;      ; SD_DAT[3]               ;
; LOCATION                                                                       ; PIN_AF14           ;      ; SD_WP_N                 ;
; LOCATION                                                                       ; PIN_AH14           ;      ; SMA_CLKIN               ;
; LOCATION                                                                       ; PIN_AE23           ;      ; SMA_CLKOUT              ;
; LOCATION                                                                       ; PIN_AB7            ;      ; SRAM_ADDR[0]            ;
; LOCATION                                                                       ; PIN_AF2            ;      ; SRAM_ADDR[10]           ;
; LOCATION                                                                       ; PIN_AD3            ;      ; SRAM_ADDR[11]           ;
; LOCATION                                                                       ; PIN_AB4            ;      ; SRAM_ADDR[12]           ;
; LOCATION                                                                       ; PIN_AC3            ;      ; SRAM_ADDR[13]           ;
; LOCATION                                                                       ; PIN_AA4            ;      ; SRAM_ADDR[14]           ;
; LOCATION                                                                       ; PIN_AB11           ;      ; SRAM_ADDR[15]           ;
; LOCATION                                                                       ; PIN_AC11           ;      ; SRAM_ADDR[16]           ;
; LOCATION                                                                       ; PIN_AB9            ;      ; SRAM_ADDR[17]           ;
; LOCATION                                                                       ; PIN_AB8            ;      ; SRAM_ADDR[18]           ;
; LOCATION                                                                       ; PIN_T8             ;      ; SRAM_ADDR[19]           ;
; LOCATION                                                                       ; PIN_AD7            ;      ; SRAM_ADDR[1]            ;
; LOCATION                                                                       ; PIN_AE7            ;      ; SRAM_ADDR[2]            ;
; LOCATION                                                                       ; PIN_AC7            ;      ; SRAM_ADDR[3]            ;
; LOCATION                                                                       ; PIN_AB6            ;      ; SRAM_ADDR[4]            ;
; LOCATION                                                                       ; PIN_AE6            ;      ; SRAM_ADDR[5]            ;
; LOCATION                                                                       ; PIN_AB5            ;      ; SRAM_ADDR[6]            ;
; LOCATION                                                                       ; PIN_AC5            ;      ; SRAM_ADDR[7]            ;
; LOCATION                                                                       ; PIN_AF5            ;      ; SRAM_ADDR[8]            ;
; LOCATION                                                                       ; PIN_T7             ;      ; SRAM_ADDR[9]            ;
; LOCATION                                                                       ; PIN_AF8            ;      ; SRAM_CE_N               ;
; LOCATION                                                                       ; PIN_AH3            ;      ; SRAM_DQ[0]              ;
; LOCATION                                                                       ; PIN_AE2            ;      ; SRAM_DQ[10]             ;
; LOCATION                                                                       ; PIN_AE1            ;      ; SRAM_DQ[11]             ;
; LOCATION                                                                       ; PIN_AE3            ;      ; SRAM_DQ[12]             ;
; LOCATION                                                                       ; PIN_AE4            ;      ; SRAM_DQ[13]             ;
; LOCATION                                                                       ; PIN_AF3            ;      ; SRAM_DQ[14]             ;
; LOCATION                                                                       ; PIN_AG3            ;      ; SRAM_DQ[15]             ;
; LOCATION                                                                       ; PIN_AF4            ;      ; SRAM_DQ[1]              ;
; LOCATION                                                                       ; PIN_AG4            ;      ; SRAM_DQ[2]              ;
; LOCATION                                                                       ; PIN_AH4            ;      ; SRAM_DQ[3]              ;
; LOCATION                                                                       ; PIN_AF6            ;      ; SRAM_DQ[4]              ;
; LOCATION                                                                       ; PIN_AG6            ;      ; SRAM_DQ[5]              ;
; LOCATION                                                                       ; PIN_AH6            ;      ; SRAM_DQ[6]              ;
; LOCATION                                                                       ; PIN_AF7            ;      ; SRAM_DQ[7]              ;
; LOCATION                                                                       ; PIN_AD1            ;      ; SRAM_DQ[8]              ;
; LOCATION                                                                       ; PIN_AD2            ;      ; SRAM_DQ[9]              ;
; LOCATION                                                                       ; PIN_AD4            ;      ; SRAM_LB_N               ;
; LOCATION                                                                       ; PIN_AD5            ;      ; SRAM_OE_N               ;
; LOCATION                                                                       ; PIN_AC4            ;      ; SRAM_UB_N               ;
; LOCATION                                                                       ; PIN_AE8            ;      ; SRAM_WE_N               ;
; LOCATION                                                                       ; PIN_AB28           ;      ; SW[0]                   ;
; LOCATION                                                                       ; PIN_AC24           ;      ; SW[10]                  ;
; LOCATION                                                                       ; PIN_AB24           ;      ; SW[11]                  ;
; LOCATION                                                                       ; PIN_AB23           ;      ; SW[12]                  ;
; LOCATION                                                                       ; PIN_AA24           ;      ; SW[13]                  ;
; LOCATION                                                                       ; PIN_AA23           ;      ; SW[14]                  ;
; LOCATION                                                                       ; PIN_AA22           ;      ; SW[15]                  ;
; LOCATION                                                                       ; PIN_Y24            ;      ; SW[16]                  ;
; LOCATION                                                                       ; PIN_Y23            ;      ; SW[17]                  ;
; LOCATION                                                                       ; PIN_AC28           ;      ; SW[1]                   ;
; LOCATION                                                                       ; PIN_AC27           ;      ; SW[2]                   ;
; LOCATION                                                                       ; PIN_AD27           ;      ; SW[3]                   ;
; LOCATION                                                                       ; PIN_AB27           ;      ; SW[4]                   ;
; LOCATION                                                                       ; PIN_AC26           ;      ; SW[5]                   ;
; LOCATION                                                                       ; PIN_AD26           ;      ; SW[6]                   ;
; LOCATION                                                                       ; PIN_AB26           ;      ; SW[7]                   ;
; LOCATION                                                                       ; PIN_AC25           ;      ; SW[8]                   ;
; LOCATION                                                                       ; PIN_AB25           ;      ; SW[9]                   ;
; LOCATION                                                                       ; PIN_B14            ;      ; TD_CLK27                ;
; LOCATION                                                                       ; PIN_E8             ;      ; TD_DATA[0]              ;
; LOCATION                                                                       ; PIN_A7             ;      ; TD_DATA[1]              ;
; LOCATION                                                                       ; PIN_D8             ;      ; TD_DATA[2]              ;
; LOCATION                                                                       ; PIN_C7             ;      ; TD_DATA[3]              ;
; LOCATION                                                                       ; PIN_D7             ;      ; TD_DATA[4]              ;
; LOCATION                                                                       ; PIN_D6             ;      ; TD_DATA[5]              ;
; LOCATION                                                                       ; PIN_E7             ;      ; TD_DATA[6]              ;
; LOCATION                                                                       ; PIN_F7             ;      ; TD_DATA[7]              ;
; LOCATION                                                                       ; PIN_E5             ;      ; TD_HS                   ;
; LOCATION                                                                       ; PIN_G7             ;      ; TD_RESET_N              ;
; LOCATION                                                                       ; PIN_E4             ;      ; TD_VS                   ;
; LOCATION                                                                       ; PIN_G14            ;      ; UART_CTS                ;
; LOCATION                                                                       ; PIN_J13            ;      ; UART_RTS                ;
; LOCATION                                                                       ; PIN_G12            ;      ; UART_RXD                ;
; LOCATION                                                                       ; PIN_G9             ;      ; UART_TXD                ;
; LOCATION                                                                       ; PIN_F11            ;      ; VGA_BLANK_N             ;
; LOCATION                                                                       ; PIN_B10            ;      ; VGA_B[0]                ;
; LOCATION                                                                       ; PIN_A10            ;      ; VGA_B[1]                ;
; LOCATION                                                                       ; PIN_C11            ;      ; VGA_B[2]                ;
; LOCATION                                                                       ; PIN_B11            ;      ; VGA_B[3]                ;
; LOCATION                                                                       ; PIN_A11            ;      ; VGA_B[4]                ;
; LOCATION                                                                       ; PIN_C12            ;      ; VGA_B[5]                ;
; LOCATION                                                                       ; PIN_D11            ;      ; VGA_B[6]                ;
; LOCATION                                                                       ; PIN_D12            ;      ; VGA_B[7]                ;
; LOCATION                                                                       ; PIN_A12            ;      ; VGA_CLK                 ;
; LOCATION                                                                       ; PIN_G8             ;      ; VGA_G[0]                ;
; LOCATION                                                                       ; PIN_G11            ;      ; VGA_G[1]                ;
; LOCATION                                                                       ; PIN_F8             ;      ; VGA_G[2]                ;
; LOCATION                                                                       ; PIN_H12            ;      ; VGA_G[3]                ;
; LOCATION                                                                       ; PIN_C8             ;      ; VGA_G[4]                ;
; LOCATION                                                                       ; PIN_B8             ;      ; VGA_G[5]                ;
; LOCATION                                                                       ; PIN_F10            ;      ; VGA_G[6]                ;
; LOCATION                                                                       ; PIN_C9             ;      ; VGA_G[7]                ;
; LOCATION                                                                       ; PIN_G13            ;      ; VGA_HS                  ;
; LOCATION                                                                       ; PIN_E12            ;      ; VGA_R[0]                ;
; LOCATION                                                                       ; PIN_E11            ;      ; VGA_R[1]                ;
; LOCATION                                                                       ; PIN_D10            ;      ; VGA_R[2]                ;
; LOCATION                                                                       ; PIN_F12            ;      ; VGA_R[3]                ;
; LOCATION                                                                       ; PIN_G10            ;      ; VGA_R[4]                ;
; LOCATION                                                                       ; PIN_J12            ;      ; VGA_R[5]                ;
; LOCATION                                                                       ; PIN_H8             ;      ; VGA_R[6]                ;
; LOCATION                                                                       ; PIN_H10            ;      ; VGA_R[7]                ;
; LOCATION                                                                       ; PIN_C10            ;      ; VGA_SYNC_N              ;
; LOCATION                                                                       ; PIN_C13            ;      ; VGA_VS                  ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;                         ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;                         ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;                         ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;                         ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;                         ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;                         ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;                         ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;                         ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;                         ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;                         ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;                         ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;                         ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;                         ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;                         ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;                         ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;                         ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;                         ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;                         ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;                         ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;                         ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;                         ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;                         ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;                         ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;                         ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;                         ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;                         ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;                         ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                         ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;                         ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;                         ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;                         ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;                         ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;                         ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                         ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;                         ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;                         ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;                         ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;                         ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;                         ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;                         ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;                         ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;                         ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;                         ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                         ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                         ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                         ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                         ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;                         ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;                         ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                         ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                         ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;                         ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                         ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;                         ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;                         ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;                         ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;                         ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;                         ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;                         ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;                         ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;                         ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;                         ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;                         ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;                         ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;                         ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;                         ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;                         ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;                         ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;                         ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;                         ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;                         ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;                         ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;                         ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;                         ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;                         ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;                         ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;                         ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                         ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                         ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;                         ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;                         ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;                         ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;                         ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;                         ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;                         ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;                         ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;                         ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;                         ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;                         ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;                         ;
; PCI_IO                                                                         ; OFF                ;      ;                         ;
; VREF_MODE                                                                      ; EXTERNAL           ;      ;                         ;
; TURBO_BIT                                                                      ; ON                 ;      ;                         ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;                         ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;                         ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;                         ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;                         ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;                         ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;                         ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;                         ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;                         ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;                         ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;                         ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;                         ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;                         ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;                         ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                ;      ;                         ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;                         ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;                         ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;                         ;
; IO_MAXIMUM_TOGGLE_RATE                                                         ; 0 MHz              ;      ; HEX0                    ;
; IO_MAXIMUM_TOGGLE_RATE                                                         ; 0 MHz              ;      ; HEX1                    ;
; IO_MAXIMUM_TOGGLE_RATE                                                         ; 0 MHz              ;      ; HEX2                    ;
; IO_MAXIMUM_TOGGLE_RATE                                                         ; 0 MHz              ;      ; HEX3[0]                 ;
; IO_MAXIMUM_TOGGLE_RATE                                                         ; 0 MHz              ;      ; HEX3[1]                 ;
; IO_MAXIMUM_TOGGLE_RATE                                                         ; 0 MHz              ;      ; KEY                     ;
; IO_MAXIMUM_TOGGLE_RATE                                                         ; 0 MHz              ;      ; SW                      ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_ADCDAT              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_ADCLRCK             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_BCLK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_DACDAT              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_DACLRCK             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_XCK                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; CLOCK2_50               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; CLOCK3_50               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; CLOCK_50                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_ADDR[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_BA[0]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_BA[1]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_CAS_N              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_CKE                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_CLK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_CS_N               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQM[0]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQM[1]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQM[2]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQM[3]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[0]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[10]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[11]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[12]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[13]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[14]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[15]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[16]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[17]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[18]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[19]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[1]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[20]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[21]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[22]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[23]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[24]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[25]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[26]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[27]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[28]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[29]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[2]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[30]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[31]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[3]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[4]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[5]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[6]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[7]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[8]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_DQ[9]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_RAS_N              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; DRAM_WE_N               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EEP_I2C_SCLK            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EEP_I2C_SDAT            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_GTX_CLK           ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_INT_N             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; ENET0_LINK100           ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_MDC               ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_MDIO              ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RST_N             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_CLK            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_COL            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_CRS            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_DATA[0]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_DATA[1]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_DATA[2]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_DATA[3]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_DV             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_RX_ER             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_TX_CLK            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_TX_DATA[0]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_TX_DATA[1]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_TX_DATA[2]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_TX_DATA[3]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_TX_EN             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET0_TX_ER             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_GTX_CLK           ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_INT_N             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; ENET1_LINK100           ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_MDC               ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_MDIO              ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RST_N             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_CLK            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_COL            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_CRS            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_DATA[0]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_DATA[1]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_DATA[2]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_DATA[3]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_DV             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_RX_ER             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_TX_CLK            ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_TX_DATA[0]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_TX_DATA[1]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_TX_DATA[2]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_TX_DATA[3]        ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_TX_EN             ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; ENET1_TX_ER             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; ENETCLK_25              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EX_IO[0]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EX_IO[1]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EX_IO[2]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EX_IO[3]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EX_IO[4]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EX_IO[5]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; EX_IO[6]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[0]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[10]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[11]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[12]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[13]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[14]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[15]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[16]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[17]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[18]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[19]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[1]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[20]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[21]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[22]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[2]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[3]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[4]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[5]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[6]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[7]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[8]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_ADDR[9]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_CE_N                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[0]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[1]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[2]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[3]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[4]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[5]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[6]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_DQ[7]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_OE_N                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_RST_N                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_RY                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_WE_N                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; FL_WP_N                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[0]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[10]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[11]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[12]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[13]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[14]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[15]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[16]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[17]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[18]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[19]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[1]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[20]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[21]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[22]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[23]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[24]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[25]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[26]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[27]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[28]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[29]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[2]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[30]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[31]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[32]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[33]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[34]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[35]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[3]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[4]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[5]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[6]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[7]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[8]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; GPIO[9]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX0[0]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX0[1]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX0[2]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX0[3]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX0[4]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX0[5]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX0[6]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX1[0]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX1[1]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX1[2]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX1[3]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX1[4]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX1[5]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX1[6]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX2[0]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX2[1]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX2[2]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX2[3]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX2[4]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX2[5]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX2[6]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX3[0]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HEX3[1]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX3[2]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX3[3]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX3[4]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX3[5]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX3[6]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX4[0]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX4[1]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX4[2]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX4[3]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX4[4]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX4[5]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX4[6]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX5[0]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX5[1]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX5[2]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX5[3]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX5[4]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX5[5]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX5[6]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX6[0]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX6[1]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX6[2]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX6[3]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX6[4]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX6[5]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX6[6]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX7[0]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX7[1]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX7[2]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX7[3]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX7[4]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX7[5]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX7[6]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HSMC_CLKIN0             ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKIN_N1           ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKIN_N2           ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKIN_P1           ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKIN_P2           ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HSMC_CLKOUT0            ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKOUT_N1          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKOUT_N2          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKOUT_P1          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_CLKOUT_P2          ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HSMC_D[0]               ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HSMC_D[1]               ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HSMC_D[2]               ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; HSMC_D[3]               ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[0]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[10]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[11]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[12]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[13]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[14]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[15]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[16]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[1]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[2]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[3]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[4]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[5]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[6]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[7]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[8]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_N[9]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[0]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[10]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[11]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[12]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[13]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[14]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[15]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[16]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[1]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[2]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[3]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[4]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[5]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[6]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[7]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[8]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_RX_D_P[9]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[0]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[10]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[11]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[12]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[13]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[14]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[15]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[16]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[1]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[2]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[3]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[4]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[5]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[6]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[7]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[8]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_N[9]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[0]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[10]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[11]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[12]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[13]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[14]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[15]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[16]         ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[1]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[2]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[3]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[4]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[5]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[6]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[7]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[8]          ;
; IO_STANDARD                                                                    ; LVDS               ;      ; HSMC_TX_D_P[9]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; I2C_SCLK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; I2C_SDAT                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; IRDA_RXD                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; KEY[0]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; KEY[1]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; KEY[2]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; KEY[3]                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_BLON                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[0]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[1]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[2]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[3]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[4]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[5]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[6]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_DATA[7]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_EN                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_ON                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_RS                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; LCD_RW                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[0]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[1]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[2]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[3]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[4]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[5]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[6]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[7]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDG[8]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[0]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[10]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[11]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[12]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[13]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[14]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[15]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[16]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[17]                ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[1]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[2]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[3]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[4]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[5]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[6]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[7]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[8]                 ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; LEDR[9]                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_ADDR[0]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_ADDR[1]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_CS_N                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[0]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[10]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[11]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[12]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[13]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[14]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[15]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[1]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[2]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[3]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[4]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[5]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[6]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[7]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[8]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_DATA[9]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_INT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_RD_N                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_RST_N               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OTG_WR_N                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_CLK                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_CLK2                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_DAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_DAT2                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SD_CLK                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SD_CMD                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SD_DAT[0]               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SD_DAT[1]               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SD_DAT[2]               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SD_DAT[3]               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SD_WP_N                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SMA_CLKIN               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SMA_CLKOUT              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[16]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[17]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[18]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[19]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_ADDR[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_CE_N               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[0]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[10]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[11]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[12]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[13]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[14]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[15]             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[1]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[2]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[3]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[4]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[5]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[6]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[7]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[8]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_DQ[9]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_LB_N               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_OE_N               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_UB_N               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; SRAM_WE_N               ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[0]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[10]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[11]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[12]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[13]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[14]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[15]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[16]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[17]                  ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[1]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[2]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[3]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[4]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[5]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[6]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[7]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[8]                   ;
; IO_STANDARD                                                                    ; 2.5 V              ;      ; SW[9]                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_CLK27                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[0]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[1]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[2]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[3]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[4]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[5]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[6]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_DATA[7]              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_HS                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_RESET_N              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; TD_VS                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; UART_CTS                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; UART_RTS                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; UART_RXD                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; UART_TXD                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_BLANK_N             ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[0]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[1]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[2]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[3]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[4]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[5]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[6]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_B[7]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_CLK                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[0]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[1]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[2]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[3]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[4]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[5]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[6]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_G[7]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_HS                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[0]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[1]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[2]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[3]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[4]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[5]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[6]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_R[7]                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_SYNC_N              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; VGA_VS                  ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;                         ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[0]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[10] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[11] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[12] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[13] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[14] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[1]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[2]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[3]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[4]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[5]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[6]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[7]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[8]  ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[9]  ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                ;      ; clr_reg                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                         ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                         ;
; POWER_UP_LEVEL                                                                 ; LOW                ;      ; clr_reg                 ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;                         ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                ;      ;                         ;
; POWER_UP_LEVEL                                                                 ; LOW                ;      ;                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                ;      ;                         ;
+--------------------------------------------------------------------------------+--------------------+------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAProject_Core:core|PWMCounter:PWMCounter|FreqDividerN:clk ;
+----------------+--------+--------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------+
; divfactor      ; 100000 ; Signed Integer                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAProject_Core:core|PWM:PWM_Mod ;
+-----------------+----------+--------------------------------------------------+
; Parameter Name  ; Value    ; Type                                             ;
+-----------------+----------+--------------------------------------------------+
; sys_clk         ; 50000000 ; Signed Integer                                   ;
; pwm_frequency   ; 10000    ; Signed Integer                                   ;
; bits_resolution ; 4        ; Signed Integer                                   ;
+-----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; divfactor      ; 50    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|FreqDividerN:clk1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; divfactor      ; 50    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; size           ; 20    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 4            ; Untyped                          ;
; LPM_WIDTHB                                     ; 9            ; Untyped                          ;
; LPM_WIDTHP                                     ; 13           ; Untyped                          ;
; LPM_WIDTHR                                     ; 13           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 1                                               ;
; Entity Instance                       ; SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                               ;
;     -- LPM_WIDTHB                     ; 9                                               ;
;     -- LPM_WIDTHP                     ; 13                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1" ;
+------------------+-------+----------+-----------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                         ;
+------------------+-------+----------+-----------------------------------------------------------------+
; endvalue[19..15] ; Input ; Info     ; Stuck at GND                                                    ;
; endvalue[8..7]   ; Input ; Info     ; Stuck at GND                                                    ;
; endvalue[1..0]   ; Input ; Info     ; Stuck at GND                                                    ;
; endvalue[13]     ; Input ; Info     ; Stuck at GND                                                    ;
; endvalue[11]     ; Input ; Info     ; Stuck at GND                                                    ;
; endvalue[6]      ; Input ; Info     ; Stuck at VCC                                                    ;
+------------------+-------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "SRAProject_Core:core|PWM:PWM_Mod" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; ien  ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition   ;
+-----------------------------------------------+-------+
; Type                                          ; Count ;
+-----------------------------------------------+-------+
; blackbox                                      ; 1     ;
;             udioInterfaceCore:audio_interface ; 1     ;
; boundary_port                                 ; 64    ;
; cycloneiii_ff                                 ; 464   ;
;     ENA                                       ; 80    ;
;     ENA SCLR                                  ; 96    ;
;     ENA SLD                                   ; 31    ;
;     SCLR                                      ; 133   ;
;     plain                                     ; 124   ;
; cycloneiii_io_obuf                            ; 8     ;
; cycloneiii_lcell_comb                         ; 829   ;
;     arith                                     ; 335   ;
;         2 data inputs                         ; 323   ;
;         3 data inputs                         ; 12    ;
;     normal                                    ; 494   ;
;         0 data inputs                         ; 2     ;
;         1 data inputs                         ; 18    ;
;         2 data inputs                         ; 60    ;
;         3 data inputs                         ; 50    ;
;         4 data inputs                         ; 364   ;
;                                               ;       ;
; Max LUT depth                                 ; 6.00  ;
; Average LUT depth                             ; 3.41  ;
+-----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Jun 01 09:27:05 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SRAProject -c SRAProject
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lcd/myrom.vhd
    Info (12022): Found design unit 1: MYROM-behav
    Info (12023): Found entity 1: MYROM
Info (12021): Found 2 design units, including 1 entities, in source file lcd/lcd_interface.vhd
    Info (12022): Found design unit 1: LCD_INTERFACE-hibrid
    Info (12023): Found entity 1: LCD_INTERFACE
Info (12021): Found 2 design units, including 1 entities, in source file lcd/lcd_core.vhd
    Info (12022): Found design unit 1: LCD_Core-Core
    Info (12023): Found entity 1: LCD_Core
Info (12021): Found 2 design units, including 1 entities, in source file lcd/lcd.vhd
    Info (12022): Found design unit 1: LCD-RTL
    Info (12023): Found entity 1: LCD
Info (12021): Found 2 design units, including 1 entities, in source file lcd/delay.vhd
    Info (12022): Found design unit 1: DELAY-behav
    Info (12023): Found entity 1: DELAY
Info (12021): Found 2 design units, including 1 entities, in source file audio/soundrom.vhd
    Info (12022): Found design unit 1: SoundRom-RTL
    Info (12023): Found entity 1: SoundRom
Info (12021): Found 2 design units, including 1 entities, in source file audio/audiologicunit.vhd
    Info (12022): Found design unit 1: AudioLogicUnit-RTL
    Info (12023): Found entity 1: AudioLogicUnit
Info (12021): Found 1 design units, including 1 entities, in source file audio/audiointerfacecore.qxp
    Info (12023): Found entity 1: AudioInterfaceCore
Info (12021): Found 2 design units, including 1 entities, in source file audio/audiocore.vhd
    Info (12022): Found design unit 1: AudioCore-Core
    Info (12023): Found entity 1: AudioCore
Info (12021): Found 2 design units, including 1 entities, in source file sraproject_core.vhd
    Info (12022): Found design unit 1: SRAProject_Core-Core
    Info (12023): Found entity 1: SRAProject_Core
Info (12021): Found 2 design units, including 1 entities, in source file sraproject.vhd
    Info (12022): Found design unit 1: SRAProject-Shell
    Info (12023): Found entity 1: SRAProject
Info (12021): Found 2 design units, including 1 entities, in source file redvector.vhd
    Info (12022): Found design unit 1: RedVector-Behav
    Info (12023): Found entity 1: RedVector
Info (12021): Found 2 design units, including 1 entities, in source file pwmtb.vhd
    Info (12022): Found design unit 1: PWMTb-Stimulus
    Info (12023): Found entity 1: PWMTb
Info (12021): Found 2 design units, including 1 entities, in source file pwmcountertb.vhd
    Info (12022): Found design unit 1: PWMCounterTb-Stimulus
    Info (12023): Found entity 1: PWMCounterTb
Info (12021): Found 2 design units, including 1 entities, in source file pwmcounter.vhd
    Info (12022): Found design unit 1: PWMCounter-Behavioral
    Info (12023): Found entity 1: PWMCounter
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: PWM-RTL
    Info (12023): Found entity 1: PWM
Info (12021): Found 2 design units, including 1 entities, in source file lengthsetter.vhd
    Info (12022): Found design unit 1: LengthSetter-Behavioral
    Info (12023): Found entity 1: LengthSetter
Info (12021): Found 2 design units, including 1 entities, in source file irreceivertb.vhd
    Info (12022): Found design unit 1: IRReceiverTb-Stimulus
    Info (12023): Found entity 1: IRReceiverTb
Info (12021): Found 2 design units, including 1 entities, in source file irreceiver.vhd
    Info (12022): Found design unit 1: IRReceiver-RTL
    Info (12023): Found entity 1: IRReceiver
Info (12021): Found 2 design units, including 1 entities, in source file freqdividern.vhd
    Info (12022): Found design unit 1: FreqDividerN-Behavioral
    Info (12023): Found entity 1: FreqDividerN
Info (12021): Found 2 design units, including 1 entities, in source file bit4_7segdec.vhd
    Info (12022): Found design unit 1: Bit4_7SegDec-Behavioral
    Info (12023): Found entity 1: Bit4_7SegDec
Info (12021): Found 2 design units, including 1 entities, in source file actioncontroller.vhd
    Info (12022): Found design unit 1: ActionController-Behavioral
    Info (12023): Found entity 1: ActionController
Info (12127): Elaborating entity "SRAProject" for the top level hierarchy
Info (12129): Elaborating entity "SRAProject_Core" using architecture "A:core" for hierarchy "SRAProject_Core:core"
Warning (10492): VHDL Process Statement warning at SRAProject_Core.vhd(93): signal "Output_Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAProject_Core.vhd(99): signal "PWM_Input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAProject_Core.vhd(99): signal "Output_Size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12129): Elaborating entity "IRReceiver" using architecture "A:rtl" for hierarchy "SRAProject_Core:core|IRReceiver:IRReceiver"
Info (12129): Elaborating entity "ActionController" using architecture "A:behavioral" for hierarchy "SRAProject_Core:core|ActionController:IRDecoder"
Info (12129): Elaborating entity "PWMCounter" using architecture "A:behavioral" for hierarchy "SRAProject_Core:core|PWMCounter:PWMCounter"
Info (12129): Elaborating entity "FreqDividerN" using architecture "A:behavioral" for hierarchy "SRAProject_Core:core|PWMCounter:PWMCounter|FreqDividerN:clk"
Info (12129): Elaborating entity "PWM" using architecture "A:rtl" for hierarchy "SRAProject_Core:core|PWM:PWM_Mod"
Info (12129): Elaborating entity "Bit4_7SegDec" using architecture "A:behavioral" for hierarchy "SRAProject_Core:core|Bit4_7SegDec:Bit8_7Seg"
Info (12129): Elaborating entity "LengthSetter" using architecture "A:behavioral" for hierarchy "SRAProject_Core:core|LengthSetter:kIn9"
Info (12129): Elaborating entity "RedVector" using architecture "A:behav" for hierarchy "SRAProject_Core:core|RedVector:RedVector"
Info (12129): Elaborating entity "AudioCore" using architecture "A:core" for hierarchy "SRAProject_Core:core|AudioCore:audio_unit"
Info (12128): Elaborating entity "AudioInterfaceCore" for hierarchy "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface"
Info (12129): Elaborating entity "AudioLogicUnit" using architecture "A:rtl" for hierarchy "SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic"
Warning (10540): VHDL Signal Declaration warning at AudioLogicUnit.vhd(14): used explicit default value for signal "MaxTime" because signal was never assigned a value
Info (12129): Elaborating entity "SoundRom" using architecture "A:rtl" for hierarchy "SRAProject_Core:core|AudioCore:audio_unit|AudioLogicUnit:audio_logic|SoundRom:Sound"
Info (12129): Elaborating entity "LCD_Core" using architecture "A:core" for hierarchy "SRAProject_Core:core|LCD_Core:lcd"
Info (12129): Elaborating entity "FreqDividerN" using architecture "A:behavioral" for hierarchy "SRAProject_Core:core|LCD_Core:lcd|FreqDividerN:clk"
Info (12129): Elaborating entity "LCD" using architecture "A:rtl" for hierarchy "SRAProject_Core:core|LCD_Core:lcd|LCD:lcd"
Info (12129): Elaborating entity "LCD_INTERFACE" using architecture "A:hibrid" for hierarchy "SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2"
Info (12129): Elaborating entity "DELAY" using architecture "A:behav" for hierarchy "SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|LCD_INTERFACE:lcd2|DELAY:delay1"
Info (12129): Elaborating entity "MYROM" using architecture "A:behav" for hierarchy "SRAProject_Core:core|LCD_Core:lcd|LCD:lcd|MYROM:rom1"
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SRAProject_Core:core|PWM:PWM_Mod|Mult0"
Info (12130): Elaborated megafunction instantiation "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "SRAProject_Core:core|PWM:PWM_Mod|lpm_mult:Mult0"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "I2C_SDAT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35026): Attempting to remove 136 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|IN_SAMPLE_VALID~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|IN_SAMPLE_VALID"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[0]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[0]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[1]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[1]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[2]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[2]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[3]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[3]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[4]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[4]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[5]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[5]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[6]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[6]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[7]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[7]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[8]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[8]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[9]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[9]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[10]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[10]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[11]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[11]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[12]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[12]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[13]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[13]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[14]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[14]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[15]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_IN_SAMPLE[15]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[0]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[0]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[1]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[1]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[2]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[2]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[3]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[3]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[4]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[4]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[5]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[5]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[6]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[6]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[7]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[7]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[8]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[8]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[9]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[9]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[10]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[10]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[11]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[11]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[12]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[12]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[13]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[13]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[14]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[14]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[15]~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_IN_SAMPLE[15]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|OUT_SAMPLE_RQST~output"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|OUT_SAMPLE_RQST"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[5]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[5]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[6]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[6]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[7]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[7]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[4]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[4]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[10]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[10]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[9]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[9]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[11]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[11]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[8]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[8]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[14]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[14]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[13]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[13]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[15]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[15]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[12]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[12]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[1]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[1]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[2]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[2]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[3]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[3]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[0]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_L_OUT_SAMPLE[0]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[9]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[9]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[5]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[5]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[13]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[13]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[1]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[1]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[6]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[6]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[10]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[10]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[14]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[14]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[2]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[2]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[7]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[7]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[11]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[11]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[15]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[15]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[3]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[3]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[8]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[8]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[4]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[4]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[12]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[12]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[0]~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CH_R_OUT_SAMPLE[0]"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CLOCK_50~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|CLOCK_50"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|RESET_n~input"
    Info (35027): Removed I/O cell "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|RESET_n"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 95 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[0]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[1]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[2]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[3]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[4]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[5]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[6]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[7]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[8]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[9]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[10]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[11]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[12]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[13]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[14]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_L_IN_SAMPLE[15]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[0]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[1]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[2]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[3]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[4]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[5]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[6]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[7]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[8]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[9]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[10]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[11]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[12]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[13]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[14]"
    Info (35004): Node: "SRAProject_Core:core|AudioCore:audio_unit|AudioInterfaceCore:audio_interface|Audio_SerDes:u2|oCH_R_IN_SAMPLE[15]"
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 1140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 1075 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 688 megabytes
    Info: Processing ended: Mon Jun 01 09:27:39 2015
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:42


