Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: L:/Application/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e03f3e6503be4f4ca246bd9212ffba19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ATI_tb_behav xil_defaultlib.ATI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'limit_counter' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:164]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 10 for port 'addr_rd_1' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sim_1/new/ATI_tb.sv:193]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 10 for port 'addr_wr' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sim_1/new/ATI_tb.sv:195]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" Line 1. Module edgedet doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.real_time(MAX_COUNTER=1000)
Compiling module xil_defaultlib.Atfox_exTensible_Interface(INTER...
Compiling module xil_defaultlib.TX_controller_default
Compiling module xil_defaultlib.RX_controller_default
Compiling module xil_defaultlib.baudrate_generator(INTERNAL_CLOC...
Compiling module xil_defaultlib.baudrate_generator(INTERNAL_CLOC...
Compiling module xil_defaultlib.edgedet
Compiling module xil_defaultlib.sync_fifo(FIFO_DEPTH=4)
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=9...
Compiling module xil_defaultlib.sync_fifo(FIFO_DEPTH=1024)
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=9...
Compiling module xil_defaultlib.Atfox_exTensible_Interface(INTER...
Compiling module xil_defaultlib.ram_default
Compiling module xil_defaultlib.ATI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ATI_tb_behav
