// Seed: 4145260561
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output uwire id_2,
    input wire id_3,
    input tri1 id_4,
    input wor id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    input supply0 id_12
    , id_14
);
  wire id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6
);
  module_0(
      id_3, id_5, id_4, id_0, id_5, id_0, id_4, id_1, id_2, id_4, id_3, id_1, id_6
  );
endmodule
