<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\FILE\FPGA\GOWIN_PRJ\GOWIN_FREQMEASURE\impl\gwsynthesis\GOWIN_FREQMEASURE.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\FILE\FPGA\GOWIN_PRJ\GOWIN_FREQMEASURE\src\GOWIN_FREQMEASURE.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.03Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 08 13:22:59 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2503</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1358</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_sys_clk_ibuf/I </td>
</tr>
<tr>
<td>ctl_inst0/clkb_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q </td>
</tr>
<tr>
<td>clk_div_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_div_s2/Q </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>I_sys_clk_ibuf/I</td>
<td>I_sys_clk</td>
<td>pll_inst0/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>ctl_inst0/clkb_Z</td>
<td>100.000(MHz)</td>
<td>188.776(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_div_6</td>
<td>100.000(MHz)</td>
<td>326.958(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>97.580(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_sys_clk!</h4>
<h4>No timing paths to get frequency of pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ctl_inst0/clkb_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ctl_inst0/clkb_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst0/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.703</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/cnt_1_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.001</td>
</tr>
<tr>
<td>2</td>
<td>4.703</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/cnt_2_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.001</td>
</tr>
<tr>
<td>3</td>
<td>5.120</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
<td>ctl_inst0/USART_rx_inst1/num_0_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.848</td>
</tr>
<tr>
<td>4</td>
<td>5.120</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
<td>ctl_inst0/USART_rx_inst1/num_1_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.848</td>
</tr>
<tr>
<td>5</td>
<td>5.120</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
<td>ctl_inst0/USART_rx_inst1/num_2_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.848</td>
</tr>
<tr>
<td>6</td>
<td>5.120</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.848</td>
</tr>
<tr>
<td>7</td>
<td>5.200</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/cnt_3_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.504</td>
</tr>
<tr>
<td>8</td>
<td>5.222</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_2_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.745</td>
</tr>
<tr>
<td>9</td>
<td>5.244</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/cnt_0_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.459</td>
</tr>
<tr>
<td>10</td>
<td>5.388</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/state_1_s2/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.315</td>
</tr>
<tr>
<td>11</td>
<td>5.429</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_0_s2/Q</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.275</td>
</tr>
<tr>
<td>12</td>
<td>5.431</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_3_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.537</td>
</tr>
<tr>
<td>13</td>
<td>5.487</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_0_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.481</td>
</tr>
<tr>
<td>14</td>
<td>5.491</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/state_0_s1/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.477</td>
</tr>
<tr>
<td>15</td>
<td>5.491</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.477</td>
</tr>
<tr>
<td>16</td>
<td>5.497</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.471</td>
</tr>
<tr>
<td>17</td>
<td>5.500</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_5_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.467</td>
</tr>
<tr>
<td>18</td>
<td>5.512</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.456</td>
</tr>
<tr>
<td>19</td>
<td>5.523</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_6_s0/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.445</td>
</tr>
<tr>
<td>20</td>
<td>5.764</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.204</td>
</tr>
<tr>
<td>21</td>
<td>5.764</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.204</td>
</tr>
<tr>
<td>22</td>
<td>5.981</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/tx_busy_s2/CE</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.986</td>
</tr>
<tr>
<td>23</td>
<td>5.996</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.708</td>
</tr>
<tr>
<td>24</td>
<td>6.033</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.671</td>
</tr>
<tr>
<td>25</td>
<td>6.059</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
<td>ctl_inst0/USART_rx_inst1/state_0_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.645</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1/Q</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1/D</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>ctl_inst0/clkb_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>ctl_inst0/Err_cnt_3_s1/Q</td>
<td>ctl_inst0/Err_cnt_3_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_0_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_0_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_5_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_5_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_17_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_17_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_18_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_18_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_28_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_28_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_34_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_34_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_40_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_40_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_42_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_42_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_46_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_46_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>18</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_48_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_48_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>19</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_52_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_52_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>20</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_53_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_53_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>21</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_56_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_56_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>22</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_58_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_58_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>23</td>
<td>0.524</td>
<td>ctl_inst0/Xmt_64Byte_60_s1/Q</td>
<td>ctl_inst0/Xmt_64Byte_60_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>24</td>
<td>0.524</td>
<td>ctl_inst0/R_mark_15_s1/Q</td>
<td>ctl_inst0/R_mark_15_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>25</td>
<td>0.524</td>
<td>ctl_inst0/R_mark_31_s1/Q</td>
<td>ctl_inst0/R_mark_31_s1/D</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/R_start_s5/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>2</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>3</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>4</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>5</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>6</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>7</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>8</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>9</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>10</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>11</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>12</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>13</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>14</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>15</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>16</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>17</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>18</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>19</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>20</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>21</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>22</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>23</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>24</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
<tr>
<td>25</td>
<td>16.652</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>3.259</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/R_start_s5/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>2</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>3</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>4</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>5</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>6</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>7</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>8</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>9</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>10</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>11</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>12</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>13</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>14</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>15</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>16</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>17</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>18</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>19</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>20</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>21</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>22</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>23</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>24</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
<tr>
<td>25</td>
<td>2.163</td>
<td>ctl_inst0/R_measure_1_s2/Q</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1/CLEAR</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.174</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/gate_time_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_26_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_18_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_19_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.555</td>
<td>4.481</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_div_6</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_27_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>3.363</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n87_s10/I3</td>
</tr>
<tr>
<td>4.177</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n87_s10/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s12/I2</td>
</tr>
<tr>
<td>4.784</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s12/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/n76_s8/I0</td>
</tr>
<tr>
<td>5.913</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n76_s8/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.988, 59.744%; route: 1.674, 33.465%; tC2Q: 0.340, 6.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>3.363</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n87_s10/I3</td>
</tr>
<tr>
<td>4.177</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n87_s10/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s12/I2</td>
</tr>
<tr>
<td>4.784</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s12/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n74_s8/I2</td>
</tr>
<tr>
<td>5.913</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n74_s8/F</td>
</tr>
<tr>
<td>5.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.988, 59.744%; route: 1.674, 33.465%; tC2Q: 0.340, 6.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s4/I0</td>
</tr>
<tr>
<td>2.356</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>2.671</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.135</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>3.756</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>4.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>5.505</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>5.760</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/num_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_0_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.645, 54.565%; route: 1.863, 38.430%; tC2Q: 0.340, 7.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s4/I0</td>
</tr>
<tr>
<td>2.356</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>2.671</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.135</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>3.756</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>4.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>5.505</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>5.760</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/num_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/num_1_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.645, 54.565%; route: 1.863, 38.430%; tC2Q: 0.340, 7.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s4/I0</td>
</tr>
<tr>
<td>2.356</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>2.671</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.135</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>3.756</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>4.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>5.505</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>5.760</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/num_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_2_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.645, 54.565%; route: 1.863, 38.430%; tC2Q: 0.340, 7.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s4/I0</td>
</tr>
<tr>
<td>2.356</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>2.671</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.135</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>3.756</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>4.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s5/I3</td>
</tr>
<tr>
<td>5.505</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/num_3_s5/F</td>
</tr>
<tr>
<td>5.760</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/num_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.645, 54.565%; route: 1.863, 38.430%; tC2Q: 0.340, 7.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>3.363</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n87_s10/I3</td>
</tr>
<tr>
<td>4.177</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n87_s10/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s12/I2</td>
</tr>
<tr>
<td>4.798</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s12/F</td>
</tr>
<tr>
<td>4.807</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s9/I2</td>
</tr>
<tr>
<td>5.416</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s9/F</td>
</tr>
<tr>
<td>5.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.797, 62.109%; route: 1.367, 30.350%; tC2Q: 0.340, 7.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_3_s4/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/dcnt_3_s4/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s7/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>3.744</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_2_s3/I3</td>
</tr>
<tr>
<td>4.530</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_2_s3/F</td>
</tr>
<tr>
<td>5.657</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/rxdata_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_2_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 49.843%; route: 2.041, 43.001%; tC2Q: 0.340, 7.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>3.363</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n87_s10/I3</td>
</tr>
<tr>
<td>4.177</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n87_s10/F</td>
</tr>
<tr>
<td>4.907</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/n78_s9/I3</td>
</tr>
<tr>
<td>5.371</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n78_s9/F</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 45.811%; route: 2.077, 46.573%; tC2Q: 0.340, 7.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>3.363</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n87_s10/I3</td>
</tr>
<tr>
<td>4.149</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n87_s10/F</td>
</tr>
<tr>
<td>4.462</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>ctl_inst0/USART_tx_inst1/n87_s12/I2</td>
</tr>
<tr>
<td>5.227</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n87_s12/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>ctl_inst0/USART_tx_inst1/state_1_s2/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>ctl_inst0/USART_tx_inst1/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 53.663%; route: 1.660, 38.466%; tC2Q: 0.340, 7.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/dcnt_0_s2/Q</td>
</tr>
<tr>
<td>2.230</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>ctl_inst0/USART_tx_inst1/n41_s24/I2</td>
</tr>
<tr>
<td>3.044</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n41_s24/F</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>ctl_inst0/USART_tx_inst1/n41_s22/I0</td>
</tr>
<tr>
<td>3.155</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n41_s22/O</td>
</tr>
<tr>
<td>3.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/n41_s21/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n41_s21/O</td>
</tr>
<tr>
<td>4.723</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/n80_s10/I1</td>
</tr>
<tr>
<td>5.187</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n80_s10/F</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/tx_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.509, 35.310%; route: 2.426, 56.745%; tC2Q: 0.340, 7.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_3_s4/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/dcnt_3_s4/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s7/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.106</td>
<td>0.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_3_s3/I3</td>
</tr>
<tr>
<td>4.866</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_3_s3/F</td>
</tr>
<tr>
<td>5.449</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/rxdata_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_3_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 51.559%; route: 1.858, 40.956%; tC2Q: 0.340, 7.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_3_s4/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/dcnt_3_s4/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s7/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.358</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_0_s3/I3</td>
</tr>
<tr>
<td>5.119</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_0_s3/F</td>
</tr>
<tr>
<td>5.392</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/rxdata_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_0_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 52.210%; route: 1.802, 40.211%; tC2Q: 0.340, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>2.641</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s13/I0</td>
</tr>
<tr>
<td>3.456</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/n80_s13/I1</td>
</tr>
<tr>
<td>4.865</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n80_s13/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ctl_inst0/USART_tx_inst1/state_0_s1/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>ctl_inst0/USART_tx_inst1/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 52.836%; route: 1.772, 39.578%; tC2Q: 0.340, 7.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>2.641</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s13/I0</td>
</tr>
<tr>
<td>3.456</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/n80_s13/I1</td>
</tr>
<tr>
<td>4.865</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n80_s13/F</td>
</tr>
<tr>
<td>5.388</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 52.836%; route: 1.772, 39.578%; tC2Q: 0.340, 7.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_3_s4/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/dcnt_3_s4/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s7/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s3/I3</td>
</tr>
<tr>
<td>5.133</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_4_s3/F</td>
</tr>
<tr>
<td>5.383</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/rxdata_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 52.904%; route: 1.766, 39.499%; tC2Q: 0.340, 7.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_3_s4/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/dcnt_3_s4/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s7/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.344</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_5_s3/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_5_s3/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/rxdata_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_5_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 52.944%; route: 1.763, 39.454%; tC2Q: 0.340, 7.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_3_s4/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/dcnt_3_s4/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s7/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.358</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s3/I3</td>
</tr>
<tr>
<td>5.119</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s3/F</td>
</tr>
<tr>
<td>5.368</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/rxdata_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 52.498%; route: 1.777, 39.880%; tC2Q: 0.340, 7.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_3_s4/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/dcnt_3_s4/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_7_s7/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_7_s7/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_6_s3/I3</td>
</tr>
<tr>
<td>5.108</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_6_s3/F</td>
</tr>
<tr>
<td>5.357</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/rxdata_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_6_s0/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 52.630%; route: 1.766, 39.730%; tC2Q: 0.340, 7.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>2.641</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s13/I0</td>
</tr>
<tr>
<td>3.456</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/n80_s13/I1</td>
</tr>
<tr>
<td>4.865</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n80_s13/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/tx_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/tx_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 56.259%; route: 1.499, 35.663%; tC2Q: 0.340, 8.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>2.641</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s13/I0</td>
</tr>
<tr>
<td>3.456</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>ctl_inst0/USART_tx_inst1/n80_s13/I1</td>
</tr>
<tr>
<td>4.865</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n80_s13/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 56.259%; route: 1.499, 35.663%; tC2Q: 0.340, 8.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/tx_busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_2_s1/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>ctl_inst0/USART_tx_inst1/n69_s1/I1</td>
</tr>
<tr>
<td>2.621</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n69_s1/F</td>
</tr>
<tr>
<td>2.641</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>ctl_inst0/USART_tx_inst1/n72_s13/I0</td>
</tr>
<tr>
<td>3.456</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n72_s13/F</td>
</tr>
<tr>
<td>4.186</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>ctl_inst0/USART_tx_inst1/tx_busy_s5/I3</td>
</tr>
<tr>
<td>4.649</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/tx_busy_s5/F</td>
</tr>
<tr>
<td>4.898</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/tx_busy_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/tx_busy_s2/CLK</td>
</tr>
<tr>
<td>10.880</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/tx_busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 51.229%; route: 1.605, 40.252%; tC2Q: 0.340, 8.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/dcnt_1_s1/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>ctl_inst0/USART_tx_inst1/n84_s6/I1</td>
</tr>
<tr>
<td>2.634</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n84_s6/F</td>
</tr>
<tr>
<td>3.238</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[3][A]</td>
<td>ctl_inst0/USART_tx_inst1/n80_s11/I1</td>
</tr>
<tr>
<td>4.002</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C9[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n80_s11/F</td>
</tr>
<tr>
<td>4.011</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>ctl_inst0/USART_tx_inst1/n82_s9/I3</td>
</tr>
<tr>
<td>4.620</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n82_s9/F</td>
</tr>
<tr>
<td>4.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/state_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>ctl_inst0/USART_tx_inst1/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.139, 57.675%; route: 1.230, 33.166%; tC2Q: 0.340, 9.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s4/I0</td>
</tr>
<tr>
<td>2.356</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>2.671</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.135</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_3_s4/I2</td>
</tr>
<tr>
<td>3.756</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/cnt_3_s4/F</td>
</tr>
<tr>
<td>3.768</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/n178_s3/I3</td>
</tr>
<tr>
<td>4.582</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n178_s3/F</td>
</tr>
<tr>
<td>4.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.674, 72.836%; route: 0.657, 17.911%; tC2Q: 0.340, 9.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>ctl_inst0/USART_rx_inst1/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/rxdata_4_s4/I0</td>
</tr>
<tr>
<td>2.356</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/rxdata_4_s4/F</td>
</tr>
<tr>
<td>2.671</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>ctl_inst0/USART_rx_inst1/n215_s18/I3</td>
</tr>
<tr>
<td>3.135</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n215_s18/F</td>
</tr>
<tr>
<td>3.742</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/n216_s19/I1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n216_s19/F</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/state_0_s1/CLK</td>
</tr>
<tr>
<td>10.615</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>ctl_inst0/USART_rx_inst1/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 56.643%; route: 1.241, 34.039%; tC2Q: 0.340, 9.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.912, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.898</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/n50_s2/I</td>
</tr>
<tr>
<td>1.174</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_rx_inst1/n50_s2/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_rx_inst1/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.649</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>ctl_inst0/USART_rx_inst1/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ctl_inst0/clkb_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/dcnt_1_s1/Q</td>
</tr>
<tr>
<td>0.898</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/n95_s12/I1</td>
</tr>
<tr>
<td>1.174</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/USART_tx_inst1/n95_s12/F</td>
</tr>
<tr>
<td>1.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/USART_tx_inst1/dcnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ctl_inst0/clkb_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R7C30[0][A]</td>
<td>ctl_inst0/USART_Band_inst1/clkb_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.649</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>ctl_inst0/USART_tx_inst1/dcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_14_s3/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/n86_s4/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n86_s4/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_29_s3/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/n71_s4/I0</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n71_s4/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_29_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/n98_s3/I0</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n98_s3/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_5_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/n95_s1/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n95_s1/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_15_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/n85_s1/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n85_s1/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Err_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Err_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>ctl_inst0/Err_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Err_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>ctl_inst0/n2543_s5/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2543_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Err_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>ctl_inst0/Err_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>ctl_inst0/Err_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_0_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_0_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>ctl_inst0/n2471_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2471_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_0_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_5_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_5_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>ctl_inst0/n2461_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2461_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_5_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_17_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_17_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>ctl_inst0/n2437_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2437_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_17_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_18_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_18_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>ctl_inst0/n2435_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2435_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_18_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_28_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_28_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>ctl_inst0/n2415_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2415_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_28_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_34_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_34_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_34_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_34_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>ctl_inst0/n2403_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2403_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_34_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_34_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_34_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_40_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_40_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_40_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_40_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>ctl_inst0/n2391_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2391_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_40_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_40_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_40_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_42_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_42_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_42_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_42_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ctl_inst0/n2387_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2387_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_42_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_42_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_42_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_46_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_46_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_46_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_46_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>ctl_inst0/n2379_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2379_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_46_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_46_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_46_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_48_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_48_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_48_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_48_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>ctl_inst0/n2375_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2375_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_48_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_48_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_48_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_52_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_52_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_52_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_52_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ctl_inst0/n2367_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2367_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_52_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_52_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_52_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_53_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_53_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_53_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_53_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ctl_inst0/n2365_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2365_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_53_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_53_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_53_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_56_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_56_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_56_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_56_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ctl_inst0/n2359_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2359_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_56_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_56_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_56_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_58_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_58_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_58_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_58_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ctl_inst0/n2355_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2355_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_58_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_58_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ctl_inst0/Xmt_64Byte_58_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/Xmt_64Byte_60_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/Xmt_64Byte_60_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_60_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_60_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ctl_inst0/n2351_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2351_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/Xmt_64Byte_60_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_60_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ctl_inst0/Xmt_64Byte_60_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_mark_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/R_mark_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>ctl_inst0/R_mark_15_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_mark_15_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>ctl_inst0/n2019_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n2019_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_mark_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>ctl_inst0/R_mark_15_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>ctl_inst0/R_mark_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_mark_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/R_mark_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>ctl_inst0/R_mark_31_s1/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_mark_31_s1/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>ctl_inst0/n1987_s5/I1</td>
</tr>
<tr>
<td>1.688</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">ctl_inst0/n1987_s5/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_mark_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>ctl_inst0/R_mark_31_s1/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>ctl_inst0/R_mark_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/R_start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/R_start_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>ctl_inst0/measure_inst0/R_start_s5/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>ctl_inst0/measure_inst0/R_start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_18_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_21_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_23_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_25_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_29_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.169</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.508</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>3.071</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>4.427</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.089</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>21.112</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1/CLK</td>
</tr>
<tr>
<td>21.079</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 18.692%; route: 2.310, 70.886%; tC2Q: 0.340, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.023, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/R_start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/R_start_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>ctl_inst0/measure_inst0/R_start_s5/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>ctl_inst0/measure_inst0/R_start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_18_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_18_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_21_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_21_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_23_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_23_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_25_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_25_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_29_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_29_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[1][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctl_inst0/R_measure_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>ctl_inst0/R_measure_1_s2/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">ctl_inst0/R_measure_1_s2/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>ctl_inst0/measure_inst0/n12_s2/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">ctl_inst0/measure_inst0/n12_s2/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" font-weight:bold;">ctl_inst0/measure_inst0/gate_cnt_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>401</td>
<td>PLL_L</td>
<td>pll_inst0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.164</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1/CLK</td>
</tr>
<tr>
<td>1.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>ctl_inst0/measure_inst0/gate_cnt_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 18.950%; route: 1.515, 69.689%; tC2Q: 0.247, 11.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.018, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/gate_time_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/gate_time_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/gate_time_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_18_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_19_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>6.117</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div_s2/Q</td>
</tr>
<tr>
<td>10.598</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>ctl_inst0/measure_inst0/O_fx_cnt_27_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>401</td>
<td>clkout_50m</td>
<td>9.695</td>
<td>0.030</td>
</tr>
<tr>
<td>100</td>
<td>n12_7</td>
<td>16.652</td>
<td>1.356</td>
</tr>
<tr>
<td>92</td>
<td>n1739_9</td>
<td>14.018</td>
<td>2.313</td>
</tr>
<tr>
<td>88</td>
<td>n1717_3</td>
<td>14.586</td>
<td>2.341</td>
</tr>
<tr>
<td>84</td>
<td>n4283_4</td>
<td>13.092</td>
<td>2.235</td>
</tr>
<tr>
<td>77</td>
<td>n1753_17</td>
<td>13.092</td>
<td>2.318</td>
</tr>
<tr>
<td>74</td>
<td>n2361_10</td>
<td>13.805</td>
<td>1.628</td>
</tr>
<tr>
<td>70</td>
<td>R_rxstate.0001</td>
<td>14.667</td>
<td>2.084</td>
</tr>
<tr>
<td>67</td>
<td>n2195_13</td>
<td>11.814</td>
<td>3.197</td>
</tr>
<tr>
<td>66</td>
<td>R_Freq_start_11</td>
<td>9.695</td>
<td>4.014</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C21</td>
<td>59.72%</td>
</tr>
<tr>
<td>R7C13</td>
<td>54.17%</td>
</tr>
<tr>
<td>R7C21</td>
<td>52.78%</td>
</tr>
<tr>
<td>R11C29</td>
<td>50.00%</td>
</tr>
<tr>
<td>R11C28</td>
<td>47.22%</td>
</tr>
<tr>
<td>R11C26</td>
<td>45.83%</td>
</tr>
<tr>
<td>R12C16</td>
<td>41.67%</td>
</tr>
<tr>
<td>R6C21</td>
<td>41.67%</td>
</tr>
<tr>
<td>R7C24</td>
<td>38.89%</td>
</tr>
<tr>
<td>R11C22</td>
<td>36.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
