///Register `CLK_FORCE_ON_CTRL0` reader
pub type R = crate::R<CLK_FORCE_ON_CTRL0_SPEC>;
///Register `CLK_FORCE_ON_CTRL0` writer
pub type W = crate::W<CLK_FORCE_ON_CTRL0_SPEC>;
///Field `CPUICM_GATED_CLK_FORCE_ON` reader - Reserved
pub type CPUICM_GATED_CLK_FORCE_ON_R = crate::BitReader;
///Field `CPUICM_GATED_CLK_FORCE_ON` writer - Reserved
pub type CPUICM_GATED_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TCM_CPU_CLK_FORCE_ON` reader - Reserved
pub type TCM_CPU_CLK_FORCE_ON_R = crate::BitReader;
///Field `TCM_CPU_CLK_FORCE_ON` writer - Reserved
pub type TCM_CPU_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BUSMON_CPU_CLK_FORCE_ON` reader - Reserved
pub type BUSMON_CPU_CLK_FORCE_ON_R = crate::BitReader;
///Field `BUSMON_CPU_CLK_FORCE_ON` writer - Reserved
pub type BUSMON_CPU_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_CPU_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_CPU_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_CPU_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_CPU_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_D_CPU_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_D_CPU_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_D_CPU_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_D_CPU_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I0_CPU_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_I0_CPU_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_I0_CPU_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_I0_CPU_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I1_CPU_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_I1_CPU_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_I1_CPU_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_I1_CPU_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TRACE_CPU_CLK_FORCE_ON` reader - Reserved
pub type TRACE_CPU_CLK_FORCE_ON_R = crate::BitReader;
///Field `TRACE_CPU_CLK_FORCE_ON` writer - Reserved
pub type TRACE_CPU_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TRACE_SYS_CLK_FORCE_ON` reader - Reserved
pub type TRACE_SYS_CLK_FORCE_ON_R = crate::BitReader;
///Field `TRACE_SYS_CLK_FORCE_ON` writer - Reserved
pub type TRACE_SYS_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_MEM_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_MEM_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_MEM_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_MEM_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_D_MEM_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_D_MEM_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_D_MEM_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_D_MEM_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I0_MEM_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_I0_MEM_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_I0_MEM_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_I0_MEM_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I1_MEM_CLK_FORCE_ON` reader - Reserved
pub type L1CACHE_I1_MEM_CLK_FORCE_ON_R = crate::BitReader;
///Field `L1CACHE_I1_MEM_CLK_FORCE_ON` writer - Reserved
pub type L1CACHE_I1_MEM_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2CACHE_MEM_CLK_FORCE_ON` reader - Reserved
pub type L2CACHE_MEM_CLK_FORCE_ON_R = crate::BitReader;
///Field `L2CACHE_MEM_CLK_FORCE_ON` writer - Reserved
pub type L2CACHE_MEM_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2MEM_MEM_CLK_FORCE_ON` reader - Reserved
pub type L2MEM_MEM_CLK_FORCE_ON_R = crate::BitReader;
///Field `L2MEM_MEM_CLK_FORCE_ON` writer - Reserved
pub type L2MEM_MEM_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAR1_CLK_FORCE_ON` reader - Reserved
pub type SAR1_CLK_FORCE_ON_R = crate::BitReader;
///Field `SAR1_CLK_FORCE_ON` writer - Reserved
pub type SAR1_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAR2_CLK_FORCE_ON` reader - Reserved
pub type SAR2_CLK_FORCE_ON_R = crate::BitReader;
///Field `SAR2_CLK_FORCE_ON` writer - Reserved
pub type SAR2_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GMAC_TX_CLK_FORCE_ON` reader - Reserved
pub type GMAC_TX_CLK_FORCE_ON_R = crate::BitReader;
///Field `GMAC_TX_CLK_FORCE_ON` writer - Reserved
pub type GMAC_TX_CLK_FORCE_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Reserved
    #[inline(always)]
    pub fn cpuicm_gated_clk_force_on(&self) -> CPUICM_GATED_CLK_FORCE_ON_R {
        CPUICM_GATED_CLK_FORCE_ON_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Reserved
    #[inline(always)]
    pub fn tcm_cpu_clk_force_on(&self) -> TCM_CPU_CLK_FORCE_ON_R {
        TCM_CPU_CLK_FORCE_ON_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Reserved
    #[inline(always)]
    pub fn busmon_cpu_clk_force_on(&self) -> BUSMON_CPU_CLK_FORCE_ON_R {
        BUSMON_CPU_CLK_FORCE_ON_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Reserved
    #[inline(always)]
    pub fn l1cache_cpu_clk_force_on(&self) -> L1CACHE_CPU_CLK_FORCE_ON_R {
        L1CACHE_CPU_CLK_FORCE_ON_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Reserved
    #[inline(always)]
    pub fn l1cache_d_cpu_clk_force_on(&self) -> L1CACHE_D_CPU_CLK_FORCE_ON_R {
        L1CACHE_D_CPU_CLK_FORCE_ON_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Reserved
    #[inline(always)]
    pub fn l1cache_i0_cpu_clk_force_on(&self) -> L1CACHE_I0_CPU_CLK_FORCE_ON_R {
        L1CACHE_I0_CPU_CLK_FORCE_ON_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Reserved
    #[inline(always)]
    pub fn l1cache_i1_cpu_clk_force_on(&self) -> L1CACHE_I1_CPU_CLK_FORCE_ON_R {
        L1CACHE_I1_CPU_CLK_FORCE_ON_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Reserved
    #[inline(always)]
    pub fn trace_cpu_clk_force_on(&self) -> TRACE_CPU_CLK_FORCE_ON_R {
        TRACE_CPU_CLK_FORCE_ON_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Reserved
    #[inline(always)]
    pub fn trace_sys_clk_force_on(&self) -> TRACE_SYS_CLK_FORCE_ON_R {
        TRACE_SYS_CLK_FORCE_ON_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Reserved
    #[inline(always)]
    pub fn l1cache_mem_clk_force_on(&self) -> L1CACHE_MEM_CLK_FORCE_ON_R {
        L1CACHE_MEM_CLK_FORCE_ON_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Reserved
    #[inline(always)]
    pub fn l1cache_d_mem_clk_force_on(&self) -> L1CACHE_D_MEM_CLK_FORCE_ON_R {
        L1CACHE_D_MEM_CLK_FORCE_ON_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Reserved
    #[inline(always)]
    pub fn l1cache_i0_mem_clk_force_on(&self) -> L1CACHE_I0_MEM_CLK_FORCE_ON_R {
        L1CACHE_I0_MEM_CLK_FORCE_ON_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Reserved
    #[inline(always)]
    pub fn l1cache_i1_mem_clk_force_on(&self) -> L1CACHE_I1_MEM_CLK_FORCE_ON_R {
        L1CACHE_I1_MEM_CLK_FORCE_ON_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Reserved
    #[inline(always)]
    pub fn l2cache_mem_clk_force_on(&self) -> L2CACHE_MEM_CLK_FORCE_ON_R {
        L2CACHE_MEM_CLK_FORCE_ON_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Reserved
    #[inline(always)]
    pub fn l2mem_mem_clk_force_on(&self) -> L2MEM_MEM_CLK_FORCE_ON_R {
        L2MEM_MEM_CLK_FORCE_ON_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Reserved
    #[inline(always)]
    pub fn sar1_clk_force_on(&self) -> SAR1_CLK_FORCE_ON_R {
        SAR1_CLK_FORCE_ON_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - Reserved
    #[inline(always)]
    pub fn sar2_clk_force_on(&self) -> SAR2_CLK_FORCE_ON_R {
        SAR2_CLK_FORCE_ON_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - Reserved
    #[inline(always)]
    pub fn gmac_tx_clk_force_on(&self) -> GMAC_TX_CLK_FORCE_ON_R {
        GMAC_TX_CLK_FORCE_ON_R::new(((self.bits >> 17) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CLK_FORCE_ON_CTRL0")
            .field(
                "cpuicm_gated_clk_force_on",
                &self.cpuicm_gated_clk_force_on(),
            )
            .field("tcm_cpu_clk_force_on", &self.tcm_cpu_clk_force_on())
            .field("busmon_cpu_clk_force_on", &self.busmon_cpu_clk_force_on())
            .field("l1cache_cpu_clk_force_on", &self.l1cache_cpu_clk_force_on())
            .field(
                "l1cache_d_cpu_clk_force_on",
                &self.l1cache_d_cpu_clk_force_on(),
            )
            .field(
                "l1cache_i0_cpu_clk_force_on",
                &self.l1cache_i0_cpu_clk_force_on(),
            )
            .field(
                "l1cache_i1_cpu_clk_force_on",
                &self.l1cache_i1_cpu_clk_force_on(),
            )
            .field("trace_cpu_clk_force_on", &self.trace_cpu_clk_force_on())
            .field("trace_sys_clk_force_on", &self.trace_sys_clk_force_on())
            .field("l1cache_mem_clk_force_on", &self.l1cache_mem_clk_force_on())
            .field(
                "l1cache_d_mem_clk_force_on",
                &self.l1cache_d_mem_clk_force_on(),
            )
            .field(
                "l1cache_i0_mem_clk_force_on",
                &self.l1cache_i0_mem_clk_force_on(),
            )
            .field(
                "l1cache_i1_mem_clk_force_on",
                &self.l1cache_i1_mem_clk_force_on(),
            )
            .field("l2cache_mem_clk_force_on", &self.l2cache_mem_clk_force_on())
            .field("l2mem_mem_clk_force_on", &self.l2mem_mem_clk_force_on())
            .field("sar1_clk_force_on", &self.sar1_clk_force_on())
            .field("sar2_clk_force_on", &self.sar2_clk_force_on())
            .field("gmac_tx_clk_force_on", &self.gmac_tx_clk_force_on())
            .finish()
    }
}
impl W {
    ///Bit 0 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn cpuicm_gated_clk_force_on(
        &mut self,
    ) -> CPUICM_GATED_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        CPUICM_GATED_CLK_FORCE_ON_W::new(self, 0)
    }
    ///Bit 1 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn tcm_cpu_clk_force_on(&mut self) -> TCM_CPU_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        TCM_CPU_CLK_FORCE_ON_W::new(self, 1)
    }
    ///Bit 2 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn busmon_cpu_clk_force_on(
        &mut self,
    ) -> BUSMON_CPU_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        BUSMON_CPU_CLK_FORCE_ON_W::new(self, 2)
    }
    ///Bit 3 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_cpu_clk_force_on(
        &mut self,
    ) -> L1CACHE_CPU_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_CPU_CLK_FORCE_ON_W::new(self, 3)
    }
    ///Bit 4 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_d_cpu_clk_force_on(
        &mut self,
    ) -> L1CACHE_D_CPU_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_D_CPU_CLK_FORCE_ON_W::new(self, 4)
    }
    ///Bit 5 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i0_cpu_clk_force_on(
        &mut self,
    ) -> L1CACHE_I0_CPU_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_I0_CPU_CLK_FORCE_ON_W::new(self, 5)
    }
    ///Bit 6 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i1_cpu_clk_force_on(
        &mut self,
    ) -> L1CACHE_I1_CPU_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_I1_CPU_CLK_FORCE_ON_W::new(self, 6)
    }
    ///Bit 7 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn trace_cpu_clk_force_on(&mut self) -> TRACE_CPU_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        TRACE_CPU_CLK_FORCE_ON_W::new(self, 7)
    }
    ///Bit 8 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn trace_sys_clk_force_on(&mut self) -> TRACE_SYS_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        TRACE_SYS_CLK_FORCE_ON_W::new(self, 8)
    }
    ///Bit 9 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_mem_clk_force_on(
        &mut self,
    ) -> L1CACHE_MEM_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_MEM_CLK_FORCE_ON_W::new(self, 9)
    }
    ///Bit 10 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_d_mem_clk_force_on(
        &mut self,
    ) -> L1CACHE_D_MEM_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_D_MEM_CLK_FORCE_ON_W::new(self, 10)
    }
    ///Bit 11 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i0_mem_clk_force_on(
        &mut self,
    ) -> L1CACHE_I0_MEM_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_I0_MEM_CLK_FORCE_ON_W::new(self, 11)
    }
    ///Bit 12 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i1_mem_clk_force_on(
        &mut self,
    ) -> L1CACHE_I1_MEM_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L1CACHE_I1_MEM_CLK_FORCE_ON_W::new(self, 12)
    }
    ///Bit 13 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2cache_mem_clk_force_on(
        &mut self,
    ) -> L2CACHE_MEM_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L2CACHE_MEM_CLK_FORCE_ON_W::new(self, 13)
    }
    ///Bit 14 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2mem_mem_clk_force_on(&mut self) -> L2MEM_MEM_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        L2MEM_MEM_CLK_FORCE_ON_W::new(self, 14)
    }
    ///Bit 15 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn sar1_clk_force_on(&mut self) -> SAR1_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        SAR1_CLK_FORCE_ON_W::new(self, 15)
    }
    ///Bit 16 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn sar2_clk_force_on(&mut self) -> SAR2_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        SAR2_CLK_FORCE_ON_W::new(self, 16)
    }
    ///Bit 17 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn gmac_tx_clk_force_on(&mut self) -> GMAC_TX_CLK_FORCE_ON_W<CLK_FORCE_ON_CTRL0_SPEC> {
        GMAC_TX_CLK_FORCE_ON_W::new(self, 17)
    }
}
/**Reserved

You can [`read`](crate::generic::Reg::read) this register and get [`clk_force_on_ctrl0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`clk_force_on_ctrl0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct CLK_FORCE_ON_CTRL0_SPEC;
impl crate::RegisterSpec for CLK_FORCE_ON_CTRL0_SPEC {
    type Ux = u32;
}
///`read()` method returns [`clk_force_on_ctrl0::R`](R) reader structure
impl crate::Readable for CLK_FORCE_ON_CTRL0_SPEC {}
///`write(|w| ..)` method takes [`clk_force_on_ctrl0::W`](W) writer structure
impl crate::Writable for CLK_FORCE_ON_CTRL0_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets CLK_FORCE_ON_CTRL0 to value 0x0003_ffff
impl crate::Resettable for CLK_FORCE_ON_CTRL0_SPEC {
    const RESET_VALUE: u32 = 0x0003_ffff;
}
