#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5f45bbcb4670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f45bbcb4800 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5f45bbd28770 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5f45bbd287b0 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5f45bbd287f0 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5f45bbd28830 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5f45bbd28870 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5f45bbd288b0 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5f45bbd288f0 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5f45bbd28930 .param/l "R0" 0 3 89, C4<0000>;
P_0x5f45bbd28970 .param/l "R1" 0 3 90, C4<0001>;
P_0x5f45bbd289b0 .param/l "R10" 0 3 99, C4<1010>;
P_0x5f45bbd289f0 .param/l "R11" 0 3 100, C4<1011>;
P_0x5f45bbd28a30 .param/l "R12" 0 3 101, C4<1100>;
P_0x5f45bbd28a70 .param/l "R13" 0 3 102, C4<1101>;
P_0x5f45bbd28ab0 .param/l "R14" 0 3 103, C4<1110>;
P_0x5f45bbd28af0 .param/l "R15" 0 3 104, C4<1111>;
P_0x5f45bbd28b30 .param/l "R2" 0 3 91, C4<0010>;
P_0x5f45bbd28b70 .param/l "R3" 0 3 92, C4<0011>;
P_0x5f45bbd28bb0 .param/l "R4" 0 3 93, C4<0100>;
P_0x5f45bbd28bf0 .param/l "R5" 0 3 94, C4<0101>;
P_0x5f45bbd28c30 .param/l "R6" 0 3 95, C4<0110>;
P_0x5f45bbd28c70 .param/l "R7" 0 3 96, C4<0111>;
P_0x5f45bbd28cb0 .param/l "R8" 0 3 97, C4<1000>;
P_0x5f45bbd28cf0 .param/l "R9" 0 3 98, C4<1001>;
enum0x5f45bbc20b80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5f45bbc214e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5f45bbc570d0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5f45bbcce630 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5f45bbcd01e0 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5f45bbcd1d90 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5f45bbcd2620 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5f45bbcd3090 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x5f45bbcb4990 .scope module, "cache_replacement_simple_test_tb" "cache_replacement_simple_test_tb" 4 8;
 .timescale -9 -12;
P_0x5f45bbc652c0 .param/l "ADDR_WIDTH" 1 4 14, +C4<00000000000000000000000000100000>;
P_0x5f45bbc65300 .param/l "CACHE_LINE_SIZE" 1 4 12, +C4<00000000000000000000000000010000>;
P_0x5f45bbc65340 .param/l "CACHE_SIZE_BYTES" 1 4 11, +C4<00000000000000000000000001000000>;
P_0x5f45bbc65380 .param/l "CACHE_WAYS" 1 4 13, +C4<00000000000000000000000000000010>;
v0x5f45bbd4d180_0 .net "cache_busy", 0 0, L_0x5f45bbcedd60;  1 drivers
v0x5f45bbd4d270_0 .var "cache_enable", 0 0;
v0x5f45bbd4d340_0 .net "cache_evictions", 31 0, v0x5f45bbd49bc0_0;  1 drivers
v0x5f45bbd4d440_0 .var "cache_flush", 0 0;
v0x5f45bbd4d510_0 .net "cache_hits", 31 0, v0x5f45bbd49e20_0;  1 drivers
v0x5f45bbd4d5b0_0 .net "cache_misses", 31 0, v0x5f45bbd49f00_0;  1 drivers
v0x5f45bbd4d680_0 .var "clk", 0 0;
v0x5f45bbd4d750_0 .net "coherency_addr", 31 0, L_0x5f45bbcec7e0;  1 drivers
v0x5f45bbd4d820_0 .net "coherency_ready", 0 0, L_0x5f45bbd4fe40;  1 drivers
v0x5f45bbd4d8f0_0 .net "coherency_req", 0 0, L_0x5f45bbd4fce0;  1 drivers
v0x5f45bbd4d9c0_0 .net "coherency_write", 0 0, L_0x5f45bbd26970;  1 drivers
v0x5f45bbd4da90_0 .var "cpu_addr", 31 0;
v0x5f45bbd4db60_0 .var "cpu_byte_en", 3 0;
v0x5f45bbd4dc30_0 .net "cpu_hit", 0 0, L_0x5f45bbd23820;  1 drivers
v0x5f45bbd4dd00_0 .net "cpu_rdata", 31 0, v0x5f45bbd4a900_0;  1 drivers
v0x5f45bbd4ddd0_0 .net "cpu_ready", 0 0, L_0x5f45bbceda60;  1 drivers
v0x5f45bbd4dea0_0 .var "cpu_req", 0 0;
v0x5f45bbd4df70_0 .var "cpu_size", 1 0;
v0x5f45bbd4e040_0 .var "cpu_wdata", 31 0;
v0x5f45bbd4e110_0 .var "cpu_write", 0 0;
v0x5f45bbd4e1e0_0 .net "lfu_replacements", 31 0, v0x5f45bbd4b080_0;  1 drivers
v0x5f45bbd4e2b0_0 .net "lru_replacements", 31 0, v0x5f45bbd4b2d0_0;  1 drivers
v0x5f45bbd4e380_0 .net "mem_addr", 31 0, v0x5f45bbd4b3b0_0;  1 drivers
v0x5f45bbd4e450_0 .net "mem_byte_en", 3 0, v0x5f45bbd4b490_0;  1 drivers
v0x5f45bbd4e520_0 .var "mem_rdata", 31 0;
v0x5f45bbd4e5f0_0 .var "mem_ready", 0 0;
v0x5f45bbd4e6c0_0 .net "mem_req", 0 0, v0x5f45bbd4b710_0;  1 drivers
v0x5f45bbd4e790_0 .net "mem_wdata", 31 0, v0x5f45bbd4b7d0_0;  1 drivers
v0x5f45bbd4e860_0 .net "mem_write", 0 0, v0x5f45bbd4b8b0_0;  1 drivers
v0x5f45bbd4e930 .array "memory", 1023 0, 31 0;
v0x5f45bbd4e9d0_0 .net "random_replacements", 31 0, v0x5f45bbd4bcf0_0;  1 drivers
v0x5f45bbd4eaa0_0 .var "replacement_select", 1 0;
v0x5f45bbd4eb70_0 .net "rr_replacements", 31 0, v0x5f45bbd4c4c0_0;  1 drivers
v0x5f45bbd4ec40_0 .var "rst_n", 0 0;
v0x5f45bbd4ed10_0 .var/2s "test_count", 31 0;
v0x5f45bbd4edb0_0 .var/2s "test_passed", 31 0;
S_0x5f45bbc60990 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 68, 4 68 0, S_0x5f45bbcb4990;
 .timescale -9 -12;
v0x5f45bbd23230_0 .var/2s "i", 31 0;
S_0x5f45bbd44140 .scope task, "cache_access" "cache_access" 4 129, 4 129 0, S_0x5f45bbcb4990;
 .timescale -9 -12;
v0x5f45bbd23980_0 .var "addr", 31 0;
E_0x5f45bbca09f0 .event posedge, v0x5f45bbd4a2a0_0;
E_0x5f45bbc7cde0 .event edge, v0x5f45bbd4a9e0_0;
TD_cache_replacement_simple_test_tb.cache_access ;
    %load/vec4 v0x5f45bbd23980_0;
    %store/vec4 v0x5f45bbd4da90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4dea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4e110_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f45bbd4df70_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f45bbd4db60_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd4e040_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5f45bbd4ddd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5f45bbc7cde0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x5f45bbca09f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4dea0_0, 0, 1;
    %wait E_0x5f45bbca09f0;
    %end;
S_0x5f45bbd443e0 .scope task, "test_replacement_policy" "test_replacement_policy" 4 144, 4 144 0, S_0x5f45bbcb4990;
 .timescale -9 -12;
v0x5f45bbd05e20_0 .var/str "name";
v0x5f45bbcedbc0_0 .var "policy", 1 0;
TD_cache_replacement_simple_test_tb.test_replacement_policy ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd4ed10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd4ed10_0, 0, 32;
    %vpi_call/w 4 146 "$display", "Test %d: %s replacement policy", v0x5f45bbd4ed10_0, v0x5f45bbd05e20_0 {0 0 0};
    %load/vec4 v0x5f45bbcedbc0_0;
    %store/vec4 v0x5f45bbd4eaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4d440_0, 0, 1;
    %wait E_0x5f45bbca09f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4d440_0, 0, 1;
    %wait E_0x5f45bbca09f0;
    %fork t_1, S_0x5f45bbd445c0;
    %jmp t_0;
    .scope S_0x5f45bbd445c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd05d80_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5f45bbd05d80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x5f45bbd05d80_0;
    %muli 32, 0, 32;
    %add;
    %store/vec4 v0x5f45bbd23980_0, 0, 32;
    %fork TD_cache_replacement_simple_test_tb.cache_access, S_0x5f45bbd44140;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd05d80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd05d80_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5f45bbd443e0;
t_0 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd4edb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd4edb0_0, 0, 32;
    %vpi_call/w 4 160 "$display", "  \342\234\205 PASS: Policy functional" {0 0 0};
    %vpi_call/w 4 161 "$display", "  Hits: %d, Misses: %d", v0x5f45bbd4d510_0, v0x5f45bbd4d5b0_0 {0 0 0};
    %load/vec4 v0x5f45bbcedbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %vpi_call/w 4 164 "$display", "  LRU Replacements: %d", v0x5f45bbd4e2b0_0 {0 0 0};
    %jmp T_1.8;
T_1.5 ;
    %vpi_call/w 4 165 "$display", "  LFU Replacements: %d", v0x5f45bbd4e1e0_0 {0 0 0};
    %jmp T_1.8;
T_1.6 ;
    %vpi_call/w 4 166 "$display", "  Random Replacements: %d", v0x5f45bbd4e9d0_0 {0 0 0};
    %jmp T_1.8;
T_1.7 ;
    %vpi_call/w 4 167 "$display", "  Round-Robin Replacements: %d", v0x5f45bbd4eb70_0 {0 0 0};
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %vpi_call/w 4 170 "$display", "\000" {0 0 0};
    %end;
S_0x5f45bbd445c0 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 155, 4 155 0, S_0x5f45bbd443e0;
 .timescale -9 -12;
v0x5f45bbd05d80_0 .var/2s "i", 31 0;
S_0x5f45bbd44880 .scope module, "u_dcache" "arm7tdmi_dcache_enhanced" 4 92, 5 7 0, S_0x5f45bbcb4990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_req";
    .port_info 4 /INPUT 1 "cpu_write";
    .port_info 5 /INPUT 2 "cpu_size";
    .port_info 6 /INPUT 32 "cpu_wdata";
    .port_info 7 /INPUT 4 "cpu_byte_en";
    .port_info 8 /OUTPUT 32 "cpu_rdata";
    .port_info 9 /OUTPUT 1 "cpu_hit";
    .port_info 10 /OUTPUT 1 "cpu_ready";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /OUTPUT 1 "mem_req";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 32 "mem_wdata";
    .port_info 15 /OUTPUT 4 "mem_byte_en";
    .port_info 16 /INPUT 32 "mem_rdata";
    .port_info 17 /INPUT 1 "mem_ready";
    .port_info 18 /INPUT 1 "cache_enable";
    .port_info 19 /INPUT 1 "cache_flush";
    .port_info 20 /OUTPUT 32 "coherency_addr";
    .port_info 21 /OUTPUT 1 "coherency_write";
    .port_info 22 /OUTPUT 1 "coherency_req";
    .port_info 23 /OUTPUT 1 "coherency_ready";
    .port_info 24 /INPUT 2 "replacement_select";
    .port_info 25 /OUTPUT 32 "cache_hits";
    .port_info 26 /OUTPUT 32 "cache_misses";
    .port_info 27 /OUTPUT 32 "cache_evictions";
    .port_info 28 /OUTPUT 32 "lru_replacements";
    .port_info 29 /OUTPUT 32 "lfu_replacements";
    .port_info 30 /OUTPUT 32 "random_replacements";
    .port_info 31 /OUTPUT 32 "rr_replacements";
    .port_info 32 /OUTPUT 1 "cache_busy";
P_0x5f45bbd44a60 .param/l "ADDR_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_0x5f45bbd44aa0 .param/l "CACHE_LINE_SIZE" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x5f45bbd44ae0 .param/l "CACHE_SETS" 1 5 62, +C4<0000000000000000000000000000000000000000000000000000000000000010>;
P_0x5f45bbd44b20 .param/l "CACHE_SIZE_BYTES" 0 5 8, +C4<00000000000000000000000001000000>;
P_0x5f45bbd44b60 .param/l "CACHE_WAYS" 0 5 10, +C4<00000000000000000000000000000010>;
P_0x5f45bbd44ba0 .param/l "INDEX_BITS" 1 5 65, +C4<00000000000000000000000000000001>;
P_0x5f45bbd44be0 .param/l "OFFSET_BITS" 1 5 64, +C4<00000000000000000000000000000100>;
P_0x5f45bbd44c20 .param/str "REPLACEMENT_POLICY" 0 5 12, "LRU";
P_0x5f45bbd44c60 .param/l "TAG_BITS" 1 5 66, +C4<0000000000000000000000000000011011>;
P_0x5f45bbd44ca0 .param/l "WAY_BITS" 1 5 68, +C4<00000000000000000000000000000001>;
P_0x5f45bbd44ce0 .param/l "WORDS_PER_LINE" 1 5 63, +C4<00000000000000000000000000000100>;
P_0x5f45bbd44d20 .param/l "WORD_OFFSET_BITS" 1 5 67, +C4<00000000000000000000000000000010>;
enum0x5f45bbcd6910 .enum4 (3)
   "CACHE_IDLE" 3'b000,
   "CACHE_LOOKUP" 3'b001,
   "CACHE_WRITEBACK" 3'b010,
   "CACHE_FILL" 3'b011,
   "CACHE_COMPLETE" 3'b100
 ;
L_0x5f45bbd23820 .functor AND 1, v0x5f45bbd49d60_0, L_0x5f45bbd4f260, C4<1>, C4<1>;
L_0x5f45bbd05ba0 .functor AND 1, L_0x5f45bbd4f5d0, v0x5f45bbd4e5f0_0, C4<1>, C4<1>;
L_0x5f45bbceda60 .functor OR 1, L_0x5f45bbd4f490, L_0x5f45bbd05ba0, C4<0>, C4<0>;
L_0x5f45bbcedd60 .functor AND 1, L_0x5f45bbd4f8a0, L_0x5f45bbd4f990, C4<1>, C4<1>;
L_0x5f45bbcec7e0 .functor BUFZ 32, v0x5f45bbd4da90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f45bbd26970 .functor BUFZ 1, v0x5f45bbd4e110_0, C4<0>, C4<0>, C4<0>;
L_0x5f45bbd269e0 .functor AND 1, v0x5f45bbd4dea0_0, v0x5f45bbd4e110_0, C4<1>, C4<1>;
L_0x5f45bbd4fce0 .functor AND 1, L_0x5f45bbd269e0, v0x5f45bbd4d270_0, C4<1>, C4<1>;
L_0x5f45bbd4fe40 .functor BUFZ 1, L_0x5f45bbceda60, C4<0>, C4<0>, C4<0>;
L_0x75fc0484f018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5f45bbd48530_0 .net/2u *"_ivl_10", 2 0, L_0x75fc0484f018;  1 drivers
v0x5f45bbd48630_0 .net *"_ivl_12", 0 0, L_0x5f45bbd4f260;  1 drivers
L_0x75fc0484f060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5f45bbd486f0_0 .net/2u *"_ivl_16", 2 0, L_0x75fc0484f060;  1 drivers
v0x5f45bbd487e0_0 .net *"_ivl_18", 0 0, L_0x5f45bbd4f490;  1 drivers
v0x5f45bbd488a0_0 .net *"_ivl_21", 0 0, L_0x5f45bbd4f5d0;  1 drivers
v0x5f45bbd489b0_0 .net *"_ivl_23", 0 0, L_0x5f45bbd05ba0;  1 drivers
L_0x75fc0484f0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5f45bbd48a70_0 .net/2u *"_ivl_26", 2 0, L_0x75fc0484f0a8;  1 drivers
v0x5f45bbd48b50_0 .net *"_ivl_28", 0 0, L_0x5f45bbd4f8a0;  1 drivers
L_0x75fc0484f0f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5f45bbd48c10_0 .net/2u *"_ivl_30", 2 0, L_0x75fc0484f0f0;  1 drivers
v0x5f45bbd48cf0_0 .net *"_ivl_32", 0 0, L_0x5f45bbd4f990;  1 drivers
v0x5f45bbd48db0_0 .net *"_ivl_41", 0 0, L_0x5f45bbd269e0;  1 drivers
v0x5f45bbd48e70 .array "access_count", 3 0, 7 0;
v0x5f45bbd48fb0_0 .net "addr_index", 0 0, L_0x5f45bbd4ef20;  1 drivers
v0x5f45bbd49090_0 .net "addr_offset", 3 0, L_0x5f45bbd4efc0;  1 drivers
v0x5f45bbd49170_0 .net "addr_tag", 26 0, L_0x5f45bbd4ee50;  1 drivers
v0x5f45bbd49250_0 .net "byte_offset", 1 0, L_0x5f45bbd4f190;  1 drivers
v0x5f45bbd49330_0 .net "cache_busy", 0 0, L_0x5f45bbcedd60;  alias, 1 drivers
v0x5f45bbd493f0 .array "cache_data_word0", 3 0, 31 0;
v0x5f45bbd49560 .array "cache_data_word1", 3 0, 31 0;
v0x5f45bbd496d0 .array "cache_data_word2", 3 0, 31 0;
v0x5f45bbd49840 .array "cache_data_word3", 3 0, 31 0;
v0x5f45bbd499b0 .array "cache_dirty", 3 0, 0 0;
v0x5f45bbd49b00_0 .net "cache_enable", 0 0, v0x5f45bbd4d270_0;  1 drivers
v0x5f45bbd49bc0_0 .var "cache_evictions", 31 0;
v0x5f45bbd49ca0_0 .net "cache_flush", 0 0, v0x5f45bbd4d440_0;  1 drivers
v0x5f45bbd49d60_0 .var "cache_hit_internal", 0 0;
v0x5f45bbd49e20_0 .var "cache_hits", 31 0;
v0x5f45bbd49f00_0 .var "cache_misses", 31 0;
v0x5f45bbd49fe0 .array "cache_tags", 3 0, 26 0;
v0x5f45bbd4a150 .array "cache_valid", 3 0, 0 0;
v0x5f45bbd4a2a0_0 .net "clk", 0 0, v0x5f45bbd4d680_0;  1 drivers
v0x5f45bbd4a360_0 .net "coherency_addr", 31 0, L_0x5f45bbcec7e0;  alias, 1 drivers
v0x5f45bbd4a440_0 .net "coherency_ready", 0 0, L_0x5f45bbd4fe40;  alias, 1 drivers
v0x5f45bbd4a500_0 .net "coherency_req", 0 0, L_0x5f45bbd4fce0;  alias, 1 drivers
v0x5f45bbd4a5c0_0 .net "coherency_write", 0 0, L_0x5f45bbd26970;  alias, 1 drivers
v0x5f45bbd4a680_0 .net "cpu_addr", 31 0, v0x5f45bbd4da90_0;  1 drivers
v0x5f45bbd4a760_0 .net "cpu_byte_en", 3 0, v0x5f45bbd4db60_0;  1 drivers
v0x5f45bbd4a840_0 .net "cpu_hit", 0 0, L_0x5f45bbd23820;  alias, 1 drivers
v0x5f45bbd4a900_0 .var "cpu_rdata", 31 0;
v0x5f45bbd4a9e0_0 .net "cpu_ready", 0 0, L_0x5f45bbceda60;  alias, 1 drivers
v0x5f45bbd4aaa0_0 .net "cpu_req", 0 0, v0x5f45bbd4dea0_0;  1 drivers
v0x5f45bbd4ab60_0 .net "cpu_size", 1 0, v0x5f45bbd4df70_0;  1 drivers
v0x5f45bbd4ac40_0 .net "cpu_wdata", 31 0, v0x5f45bbd4e040_0;  1 drivers
v0x5f45bbd4ad20_0 .net "cpu_write", 0 0, v0x5f45bbd4e110_0;  1 drivers
v0x5f45bbd4ade0_0 .var "fill_counter", 1 0;
v0x5f45bbd4aec0_0 .var "hit_way", 0 0;
v0x5f45bbd4afa0_0 .var "lfsr", 15 0;
v0x5f45bbd4b080_0 .var "lfu_replacements", 31 0;
v0x5f45bbd4b160 .array "lru_order", 3 0, 0 0;
v0x5f45bbd4b2d0_0 .var "lru_replacements", 31 0;
v0x5f45bbd4b3b0_0 .var "mem_addr", 31 0;
v0x5f45bbd4b490_0 .var "mem_byte_en", 3 0;
v0x5f45bbd4b570_0 .net "mem_rdata", 31 0, v0x5f45bbd4e520_0;  1 drivers
v0x5f45bbd4b650_0 .net "mem_ready", 0 0, v0x5f45bbd4e5f0_0;  1 drivers
v0x5f45bbd4b710_0 .var "mem_req", 0 0;
v0x5f45bbd4b7d0_0 .var "mem_wdata", 31 0;
v0x5f45bbd4b8b0_0 .var "mem_write", 0 0;
v0x5f45bbd4b970_0 .var "miss_index", 0 0;
v0x5f45bbd4ba50_0 .var "miss_tag", 26 0;
v0x5f45bbd4bb30_0 .var "miss_word_offset", 1 0;
v0x5f45bbd4bc10_0 .var "next_state", 2 0;
v0x5f45bbd4bcf0_0 .var "random_replacements", 31 0;
v0x5f45bbd4bdd0_0 .var "replace_way", 0 0;
v0x5f45bbd4beb0_0 .net "replacement_select", 1 0, v0x5f45bbd4eaa0_0;  1 drivers
v0x5f45bbd4bf90 .array "rr_next_way", 0 1, 0 0;
v0x5f45bbd4c4c0_0 .var "rr_replacements", 31 0;
v0x5f45bbd4c5a0_0 .net "rst_n", 0 0, v0x5f45bbd4ec40_0;  1 drivers
v0x5f45bbd4c660_0 .var "selected_word", 31 0;
v0x5f45bbd4c740_0 .var "state", 2 0;
v0x5f45bbd4c820_0 .net "word_offset", 1 0, L_0x5f45bbd4f090;  1 drivers
v0x5f45bbd4c900_0 .var "write_data_masked", 31 0;
v0x5f45bbd4c9e0_0 .var "writeback_counter", 1 0;
v0x5f45bbd4cac0_0 .var "writeback_index", 0 0;
v0x5f45bbd4cba0_0 .var "writeback_tag", 26 0;
v0x5f45bbd4cc80_0 .var "writeback_way", 0 0;
E_0x5f45bbc79060/0 .event edge, v0x5f45bbd49b00_0, v0x5f45bbd4b570_0, v0x5f45bbd4ab60_0, v0x5f45bbd49250_0;
E_0x5f45bbc79060/1 .event edge, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0;
E_0x5f45bbc79060/2 .event edge, v0x5f45bbd49250_0, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0;
E_0x5f45bbc79060 .event/or E_0x5f45bbc79060/0, E_0x5f45bbc79060/1, E_0x5f45bbc79060/2;
E_0x5f45bbc80a60/0 .event edge, v0x5f45bbd4a680_0, v0x5f45bbd4ac40_0, v0x5f45bbd4a760_0, v0x5f45bbd4c740_0;
E_0x5f45bbc80a60/1 .event edge, v0x5f45bbd4cba0_0, v0x5f45bbd4cac0_0, v0x5f45bbd4c9e0_0, v0x5f45bbd4cc80_0;
v0x5f45bbd493f0_0 .array/port v0x5f45bbd493f0, 0;
v0x5f45bbd493f0_1 .array/port v0x5f45bbd493f0, 1;
v0x5f45bbd493f0_2 .array/port v0x5f45bbd493f0, 2;
v0x5f45bbd493f0_3 .array/port v0x5f45bbd493f0, 3;
E_0x5f45bbc80a60/2 .event edge, v0x5f45bbd493f0_0, v0x5f45bbd493f0_1, v0x5f45bbd493f0_2, v0x5f45bbd493f0_3;
v0x5f45bbd49560_0 .array/port v0x5f45bbd49560, 0;
v0x5f45bbd49560_1 .array/port v0x5f45bbd49560, 1;
v0x5f45bbd49560_2 .array/port v0x5f45bbd49560, 2;
v0x5f45bbd49560_3 .array/port v0x5f45bbd49560, 3;
E_0x5f45bbc80a60/3 .event edge, v0x5f45bbd49560_0, v0x5f45bbd49560_1, v0x5f45bbd49560_2, v0x5f45bbd49560_3;
v0x5f45bbd496d0_0 .array/port v0x5f45bbd496d0, 0;
v0x5f45bbd496d0_1 .array/port v0x5f45bbd496d0, 1;
v0x5f45bbd496d0_2 .array/port v0x5f45bbd496d0, 2;
v0x5f45bbd496d0_3 .array/port v0x5f45bbd496d0, 3;
E_0x5f45bbc80a60/4 .event edge, v0x5f45bbd496d0_0, v0x5f45bbd496d0_1, v0x5f45bbd496d0_2, v0x5f45bbd496d0_3;
v0x5f45bbd49840_0 .array/port v0x5f45bbd49840, 0;
v0x5f45bbd49840_1 .array/port v0x5f45bbd49840, 1;
v0x5f45bbd49840_2 .array/port v0x5f45bbd49840, 2;
v0x5f45bbd49840_3 .array/port v0x5f45bbd49840, 3;
E_0x5f45bbc80a60/5 .event edge, v0x5f45bbd49840_0, v0x5f45bbd49840_1, v0x5f45bbd49840_2, v0x5f45bbd49840_3;
E_0x5f45bbc80a60/6 .event edge, v0x5f45bbd4ba50_0, v0x5f45bbd4b970_0, v0x5f45bbd4ade0_0, v0x5f45bbd49b00_0;
E_0x5f45bbc80a60/7 .event edge, v0x5f45bbd4aaa0_0, v0x5f45bbd4ad20_0;
E_0x5f45bbc80a60 .event/or E_0x5f45bbc80a60/0, E_0x5f45bbc80a60/1, E_0x5f45bbc80a60/2, E_0x5f45bbc80a60/3, E_0x5f45bbc80a60/4, E_0x5f45bbc80a60/5, E_0x5f45bbc80a60/6, E_0x5f45bbc80a60/7;
E_0x5f45bbc44010/0 .event edge, v0x5f45bbd4c740_0, v0x5f45bbd4aaa0_0, v0x5f45bbd49b00_0, v0x5f45bbd49d60_0;
v0x5f45bbd4a150_0 .array/port v0x5f45bbd4a150, 0;
v0x5f45bbd4a150_1 .array/port v0x5f45bbd4a150, 1;
E_0x5f45bbc44010/1 .event edge, v0x5f45bbd48fb0_0, v0x5f45bbd4bdd0_0, v0x5f45bbd4a150_0, v0x5f45bbd4a150_1;
v0x5f45bbd4a150_2 .array/port v0x5f45bbd4a150, 2;
v0x5f45bbd4a150_3 .array/port v0x5f45bbd4a150, 3;
v0x5f45bbd499b0_0 .array/port v0x5f45bbd499b0, 0;
v0x5f45bbd499b0_1 .array/port v0x5f45bbd499b0, 1;
E_0x5f45bbc44010/2 .event edge, v0x5f45bbd4a150_2, v0x5f45bbd4a150_3, v0x5f45bbd499b0_0, v0x5f45bbd499b0_1;
v0x5f45bbd499b0_2 .array/port v0x5f45bbd499b0, 2;
v0x5f45bbd499b0_3 .array/port v0x5f45bbd499b0, 3;
E_0x5f45bbc44010/3 .event edge, v0x5f45bbd499b0_2, v0x5f45bbd499b0_3, v0x5f45bbd4b650_0, v0x5f45bbd4c9e0_0;
E_0x5f45bbc44010/4 .event edge, v0x5f45bbd4ade0_0, v0x5f45bbd49ca0_0;
E_0x5f45bbc44010 .event/or E_0x5f45bbc44010/0, E_0x5f45bbc44010/1, E_0x5f45bbc44010/2, E_0x5f45bbc44010/3, E_0x5f45bbc44010/4;
E_0x5f45bbd26a70/0 .event negedge, v0x5f45bbd4c5a0_0;
E_0x5f45bbd26a70/1 .event posedge, v0x5f45bbd4a2a0_0;
E_0x5f45bbd26a70 .event/or E_0x5f45bbd26a70/0, E_0x5f45bbd26a70/1;
E_0x5f45bbd458f0/0 .event edge, v0x5f45bbd4c660_0, v0x5f45bbd4ab60_0, v0x5f45bbd49250_0, v0x5f45bbd4a760_0;
E_0x5f45bbd458f0/1 .event edge, v0x5f45bbd4c660_0, v0x5f45bbd4ac40_0, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0;
E_0x5f45bbd458f0/2 .event edge, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0, v0x5f45bbd4c660_0, v0x5f45bbd49250_0;
E_0x5f45bbd458f0/3 .event edge, v0x5f45bbd4a760_0, v0x5f45bbd4ac40_0, v0x5f45bbd4c900_0, v0x5f45bbd4a760_0;
E_0x5f45bbd458f0/4 .event edge, v0x5f45bbd4c900_0, v0x5f45bbd4ac40_0, v0x5f45bbd4c900_0, v0x5f45bbd4a760_0;
E_0x5f45bbd458f0/5 .event edge, v0x5f45bbd4c900_0, v0x5f45bbd4ac40_0, v0x5f45bbd4c900_0, v0x5f45bbd4a760_0;
E_0x5f45bbd458f0/6 .event edge, v0x5f45bbd4ac40_0, v0x5f45bbd4c900_0;
E_0x5f45bbd458f0 .event/or E_0x5f45bbd458f0/0, E_0x5f45bbd458f0/1, E_0x5f45bbd458f0/2, E_0x5f45bbd458f0/3, E_0x5f45bbd458f0/4, E_0x5f45bbd458f0/5, E_0x5f45bbd458f0/6;
E_0x5f45bbd45a10/0 .event edge, v0x5f45bbd4beb0_0, v0x5f45bbd48fb0_0, v0x5f45bbd4a150_0, v0x5f45bbd4a150_1;
v0x5f45bbd4b160_0 .array/port v0x5f45bbd4b160, 0;
v0x5f45bbd4b160_1 .array/port v0x5f45bbd4b160, 1;
E_0x5f45bbd45a10/1 .event edge, v0x5f45bbd4a150_2, v0x5f45bbd4a150_3, v0x5f45bbd4b160_0, v0x5f45bbd4b160_1;
v0x5f45bbd4b160_2 .array/port v0x5f45bbd4b160, 2;
v0x5f45bbd4b160_3 .array/port v0x5f45bbd4b160, 3;
v0x5f45bbd48e70_0 .array/port v0x5f45bbd48e70, 0;
v0x5f45bbd48e70_1 .array/port v0x5f45bbd48e70, 1;
E_0x5f45bbd45a10/2 .event edge, v0x5f45bbd4b160_2, v0x5f45bbd4b160_3, v0x5f45bbd48e70_0, v0x5f45bbd48e70_1;
v0x5f45bbd48e70_2 .array/port v0x5f45bbd48e70, 2;
v0x5f45bbd48e70_3 .array/port v0x5f45bbd48e70, 3;
v0x5f45bbd4bf90_0 .array/port v0x5f45bbd4bf90, 0;
E_0x5f45bbd45a10/3 .event edge, v0x5f45bbd48e70_2, v0x5f45bbd48e70_3, v0x5f45bbd4afa0_0, v0x5f45bbd4bf90_0;
v0x5f45bbd4bf90_1 .array/port v0x5f45bbd4bf90, 1;
E_0x5f45bbd45a10/4 .event edge, v0x5f45bbd4bf90_1;
E_0x5f45bbd45a10 .event/or E_0x5f45bbd45a10/0, E_0x5f45bbd45a10/1, E_0x5f45bbd45a10/2, E_0x5f45bbd45a10/3, E_0x5f45bbd45a10/4;
E_0x5f45bbd45b20/0 .event edge, v0x5f45bbd4c820_0, v0x5f45bbd48fb0_0, v0x5f45bbd4aec0_0, v0x5f45bbd493f0_0;
E_0x5f45bbd45b20/1 .event edge, v0x5f45bbd493f0_1, v0x5f45bbd493f0_2, v0x5f45bbd493f0_3, v0x5f45bbd49560_0;
E_0x5f45bbd45b20/2 .event edge, v0x5f45bbd49560_1, v0x5f45bbd49560_2, v0x5f45bbd49560_3, v0x5f45bbd496d0_0;
E_0x5f45bbd45b20/3 .event edge, v0x5f45bbd496d0_1, v0x5f45bbd496d0_2, v0x5f45bbd496d0_3, v0x5f45bbd49840_0;
E_0x5f45bbd45b20/4 .event edge, v0x5f45bbd49840_1, v0x5f45bbd49840_2, v0x5f45bbd49840_3;
E_0x5f45bbd45b20 .event/or E_0x5f45bbd45b20/0, E_0x5f45bbd45b20/1, E_0x5f45bbd45b20/2, E_0x5f45bbd45b20/3, E_0x5f45bbd45b20/4;
E_0x5f45bbd45c00/0 .event edge, v0x5f45bbd48fb0_0, v0x5f45bbd4a150_0, v0x5f45bbd4a150_1, v0x5f45bbd4a150_2;
v0x5f45bbd49fe0_0 .array/port v0x5f45bbd49fe0, 0;
v0x5f45bbd49fe0_1 .array/port v0x5f45bbd49fe0, 1;
v0x5f45bbd49fe0_2 .array/port v0x5f45bbd49fe0, 2;
E_0x5f45bbd45c00/1 .event edge, v0x5f45bbd4a150_3, v0x5f45bbd49fe0_0, v0x5f45bbd49fe0_1, v0x5f45bbd49fe0_2;
v0x5f45bbd49fe0_3 .array/port v0x5f45bbd49fe0, 3;
E_0x5f45bbd45c00/2 .event edge, v0x5f45bbd49fe0_3, v0x5f45bbd49170_0;
E_0x5f45bbd45c00 .event/or E_0x5f45bbd45c00/0, E_0x5f45bbd45c00/1, E_0x5f45bbd45c00/2;
L_0x5f45bbd4ee50 .part v0x5f45bbd4da90_0, 5, 27;
L_0x5f45bbd4ef20 .part v0x5f45bbd4da90_0, 4, 1;
L_0x5f45bbd4efc0 .part v0x5f45bbd4da90_0, 0, 4;
L_0x5f45bbd4f090 .part L_0x5f45bbd4efc0, 2, 2;
L_0x5f45bbd4f190 .part L_0x5f45bbd4efc0, 0, 2;
L_0x5f45bbd4f260 .cmp/eq 3, v0x5f45bbd4c740_0, L_0x75fc0484f018;
L_0x5f45bbd4f490 .cmp/eq 3, v0x5f45bbd4c740_0, L_0x75fc0484f060;
L_0x5f45bbd4f5d0 .reduce/nor v0x5f45bbd4d270_0;
L_0x5f45bbd4f8a0 .cmp/ne 3, v0x5f45bbd4c740_0, L_0x75fc0484f0a8;
L_0x5f45bbd4f990 .cmp/ne 3, v0x5f45bbd4c740_0, L_0x75fc0484f0f0;
S_0x5f45bbd45cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 129, 5 129 0, S_0x5f45bbd44880;
 .timescale 0 0;
v0x5f45bbcedec0_0 .var/2s "i", 31 0;
S_0x5f45bbd45f50 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 254, 5 254 0, S_0x5f45bbd44880;
 .timescale 0 0;
v0x5f45bbd46390_0 .var/2s "i", 31 0;
S_0x5f45bbd46150 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 256, 5 256 0, S_0x5f45bbd45f50;
 .timescale 0 0;
v0x5f45bbcec9c0_0 .var/2s "j", 31 0;
S_0x5f45bbd46490 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 368, 5 368 0, S_0x5f45bbd44880;
 .timescale 0 0;
v0x5f45bbd46950_0 .var/2s "i", 31 0;
S_0x5f45bbd46670 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 369, 5 369 0, S_0x5f45bbd46490;
 .timescale 0 0;
v0x5f45bbd46850_0 .var/2s "j", 31 0;
S_0x5f45bbd46a50 .scope function.vec4.s1, "get_lfu_way" "get_lfu_way" 5 177, 5 177 0, S_0x5f45bbd44880;
 .timescale 0 0;
; Variable get_lfu_way is vec4 return value of scope S_0x5f45bbd46a50
v0x5f45bbd47030_0 .var "lfu_way", 0 0;
v0x5f45bbd47110_0 .var "min_count", 7 0;
v0x5f45bbd47200_0 .var "set_index", 0 0;
TD_cache_replacement_simple_test_tb.u_dcache.get_lfu_way ;
    %fork t_3, S_0x5f45bbd46c30;
    %jmp t_2;
    .scope S_0x5f45bbd46c30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd46e30_0, 0, 32;
T_2.9 ;
    %load/vec4 v0x5f45bbd46e30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.10, 5;
    %load/vec4 v0x5f45bbd47200_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd46e30_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4a150, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x5f45bbd46e30_0;
    %pad/s 1;
    %ret/vec4 0, 0, 1;  Assign to get_lfu_way (store_vec4_to_lval)
    %disable S_0x5f45bbd46a50;
T_2.11 ;
    %load/vec4 v0x5f45bbd47200_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd46e30_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd48e70, 4;
    %load/vec4 v0x5f45bbd47110_0;
    %cmp/u;
    %jmp/0xz  T_2.13, 5;
    %load/vec4 v0x5f45bbd47200_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd46e30_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd48e70, 4;
    %store/vec4 v0x5f45bbd47110_0, 0, 8;
    %load/vec4 v0x5f45bbd46e30_0;
    %pad/s 1;
    %store/vec4 v0x5f45bbd47030_0, 0, 1;
T_2.13 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd46e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd46e30_0, 0, 32;
    %jmp T_2.9;
T_2.10 ;
    %end;
    .scope S_0x5f45bbd46a50;
t_2 %join;
    %load/vec4 v0x5f45bbd47030_0;
    %ret/vec4 0, 0, 1;  Assign to get_lfu_way (store_vec4_to_lval)
    %disable S_0x5f45bbd46a50;
    %end;
S_0x5f45bbd46c30 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 181, 5 181 0, S_0x5f45bbd46a50;
 .timescale 0 0;
v0x5f45bbd46e30_0 .var/2s "i", 31 0;
S_0x5f45bbd472e0 .scope function.vec4.s1, "get_lru_way" "get_lru_way" 5 160, 5 160 0, S_0x5f45bbd44880;
 .timescale 0 0;
; Variable get_lru_way is vec4 return value of scope S_0x5f45bbd472e0
v0x5f45bbd47910_0 .var "lru_way", 0 0;
v0x5f45bbd479f0_0 .var "max_order", 0 0;
v0x5f45bbd47ab0_0 .var "set_index", 0 0;
TD_cache_replacement_simple_test_tb.u_dcache.get_lru_way ;
    %fork t_5, S_0x5f45bbd47510;
    %jmp t_4;
    .scope S_0x5f45bbd47510;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd47710_0, 0, 32;
T_3.15 ;
    %load/vec4 v0x5f45bbd47710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.16, 5;
    %load/vec4 v0x5f45bbd47ab0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd47710_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4a150, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x5f45bbd47710_0;
    %pad/s 1;
    %ret/vec4 0, 0, 1;  Assign to get_lru_way (store_vec4_to_lval)
    %disable S_0x5f45bbd472e0;
T_3.17 ;
    %load/vec4 v0x5f45bbd479f0_0;
    %load/vec4 v0x5f45bbd47ab0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd47710_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4b160, 4;
    %cmp/u;
    %jmp/0xz  T_3.19, 5;
    %load/vec4 v0x5f45bbd47ab0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd47710_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4b160, 4;
    %store/vec4 v0x5f45bbd479f0_0, 0, 1;
    %load/vec4 v0x5f45bbd47710_0;
    %pad/s 1;
    %store/vec4 v0x5f45bbd47910_0, 0, 1;
T_3.19 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd47710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd47710_0, 0, 32;
    %jmp T_3.15;
T_3.16 ;
    %end;
    .scope S_0x5f45bbd472e0;
t_4 %join;
    %load/vec4 v0x5f45bbd47910_0;
    %ret/vec4 0, 0, 1;  Assign to get_lru_way (store_vec4_to_lval)
    %disable S_0x5f45bbd472e0;
    %end;
S_0x5f45bbd47510 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 164, 5 164 0, S_0x5f45bbd472e0;
 .timescale 0 0;
v0x5f45bbd47710_0 .var/2s "i", 31 0;
S_0x5f45bbd47b90 .scope function.vec4.s1, "get_random_way" "get_random_way" 5 194, 5 194 0, S_0x5f45bbd44880;
 .timescale 0 0;
; Variable get_random_way is vec4 return value of scope S_0x5f45bbd47b90
TD_cache_replacement_simple_test_tb.u_dcache.get_random_way ;
    %load/vec4 v0x5f45bbd4afa0_0;
    %parti/s 1, 0, 2;
    %ret/vec4 0, 0, 1;  Assign to get_random_way (store_vec4_to_lval)
    %disable S_0x5f45bbd47b90;
    %end;
S_0x5f45bbd47e70 .scope task, "update_lru" "update_lru" 5 382, 5 382 0, S_0x5f45bbd44880;
 .timescale 0 0;
v0x5f45bbd48350_0 .var "accessed_way", 0 0;
v0x5f45bbd48450_0 .var "set_idx", 0 0;
TD_cache_replacement_simple_test_tb.u_dcache.update_lru ;
    %fork t_7, S_0x5f45bbd48050;
    %jmp t_6;
    .scope S_0x5f45bbd48050;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd48250_0, 0, 32;
T_5.21 ;
    %load/vec4 v0x5f45bbd48250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.22, 5;
    %load/vec4 v0x5f45bbd48250_0;
    %load/vec4 v0x5f45bbd48350_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f45bbd48450_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd48250_0;
    %pad/s 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4b160, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x5f45bbd48450_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd48250_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4b160, 4;
    %load/vec4 v0x5f45bbd48450_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd48350_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4b160, 4;
    %cmp/u;
    %jmp/0xz  T_5.25, 5;
    %load/vec4 v0x5f45bbd48450_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd48250_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4b160, 4;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %load/vec4 v0x5f45bbd48450_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd48250_0;
    %pad/s 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4b160, 0, 4;
T_5.25 ;
T_5.24 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd48250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd48250_0, 0, 32;
    %jmp T_5.21;
T_5.22 ;
    %end;
    .scope S_0x5f45bbd47e70;
t_6 %join;
    %end;
S_0x5f45bbd48050 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 5 383, 5 383 0, S_0x5f45bbd47e70;
 .timescale 0 0;
v0x5f45bbd48250_0 .var/2s "i", 31 0;
    .scope S_0x5f45bbd46a50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd47030_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5f45bbd47110_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x5f45bbd472e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd47910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd479f0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x5f45bbd44880;
T_8 ;
Ewait_0 .event/or E_0x5f45bbd45c00, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd49d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4aec0_0, 0, 1;
    %fork t_9, S_0x5f45bbd45cf0;
    %jmp t_8;
    .scope S_0x5f45bbd45cf0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbcedec0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5f45bbcedec0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbcedec0_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4a150, 4;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbcedec0_0;
    %pad/s 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd49fe0, 4;
    %load/vec4 v0x5f45bbd49170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd49d60_0, 0, 1;
    %load/vec4 v0x5f45bbcedec0_0;
    %pad/s 1;
    %store/vec4 v0x5f45bbd4aec0_0, 0, 1;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbcedec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbcedec0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x5f45bbd44880;
t_8 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5f45bbd44880;
T_9 ;
Ewait_1 .event/or E_0x5f45bbd45b20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5f45bbd4c820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd493f0, 4;
    %store/vec4 v0x5f45bbd4c660_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd49560, 4;
    %store/vec4 v0x5f45bbd4c660_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd496d0, 4;
    %store/vec4 v0x5f45bbd4c660_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd49840, 4;
    %store/vec4 v0x5f45bbd4c660_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5f45bbd44880;
T_10 ;
Ewait_2 .event/or E_0x5f45bbd45a10, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5f45bbd4beb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %store/vec4 v0x5f45bbd47ab0_0, 0, 1;
    %callf/vec4 TD_cache_replacement_simple_test_tb.u_dcache.get_lru_way, S_0x5f45bbd472e0;
    %store/vec4 v0x5f45bbd4bdd0_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %store/vec4 v0x5f45bbd47200_0, 0, 1;
    %callf/vec4 TD_cache_replacement_simple_test_tb.u_dcache.get_lfu_way, S_0x5f45bbd46a50;
    %store/vec4 v0x5f45bbd4bdd0_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %callf/vec4 TD_cache_replacement_simple_test_tb.u_dcache.get_random_way, S_0x5f45bbd47b90;
    %store/vec4 v0x5f45bbd4bdd0_0, 0, 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4bf90, 4;
    %store/vec4 v0x5f45bbd4bdd0_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5f45bbd44880;
T_11 ;
Ewait_3 .event/or E_0x5f45bbd458f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5f45bbd4c660_0;
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
    %load/vec4 v0x5f45bbd4ab60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x5f45bbd49250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.9 ;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.11 ;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.13 ;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.15 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x5f45bbd49250_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.17, 4;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.19 ;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_11.21, 4;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.21 ;
T_11.18 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5f45bbd4c660_0;
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %load/vec4 v0x5f45bbd4c900_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.23 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %load/vec4 v0x5f45bbd4c900_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f45bbd4c900_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.25 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %load/vec4 v0x5f45bbd4c900_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f45bbd4c900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.27 ;
    %load/vec4 v0x5f45bbd4a760_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %load/vec4 v0x5f45bbd4ac40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5f45bbd4c900_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4c900_0, 0, 32;
T_11.29 ;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5f45bbd44880;
T_12 ;
    %wait E_0x5f45bbd26a70;
    %load/vec4 v0x5f45bbd4c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0x5f45bbd4afa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5f45bbd4afa0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x5f45bbd4afa0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5f45bbd4afa0_0;
    %parti/s 1, 13, 5;
    %xor;
    %load/vec4 v0x5f45bbd4afa0_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x5f45bbd4afa0_0;
    %parti/s 1, 10, 5;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5f45bbd4afa0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5f45bbd44880;
T_13 ;
    %wait E_0x5f45bbd26a70;
    %load/vec4 v0x5f45bbd4c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f45bbd4c740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd49e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd49f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd49bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd4b2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd4b080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd4bcf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd4c4c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f45bbd4ade0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f45bbd4c9e0_0, 0;
    %fork t_11, S_0x5f45bbd45f50;
    %jmp t_10;
    .scope S_0x5f45bbd45f50;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd46390_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 64;
    %cmpi/s 2, 0, 64;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5f45bbd46390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4bf90, 0, 4;
    %fork t_13, S_0x5f45bbd46150;
    %jmp t_12;
    .scope S_0x5f45bbd46150;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbcec9c0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5f45bbcec9c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4a150, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd499b0, 0, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49fe0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd493f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd496d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49840, 0, 4;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 1;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4b160, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5f45bbd46390_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbcec9c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd48e70, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbcec9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbcec9c0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5f45bbd45f50;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd46390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd46390_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x5f45bbd44880;
t_10 %join;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5f45bbd4bc10_0;
    %assign/vec4 v0x5f45bbd4c740_0, 0;
    %load/vec4 v0x5f45bbd4c740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x5f45bbd49d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x5f45bbd49e20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f45bbd49e20_0, 0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %store/vec4 v0x5f45bbd48450_0, 0, 1;
    %load/vec4 v0x5f45bbd4aec0_0;
    %store/vec4 v0x5f45bbd48350_0, 0, 1;
    %fork TD_cache_replacement_simple_test_tb.u_dcache.update_lru, S_0x5f45bbd47e70;
    %join;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd48e70, 4;
    %addi 1, 0, 8;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd48e70, 0, 4;
    %load/vec4 v0x5f45bbd4ad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x5f45bbd4c820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.14 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd493f0, 0, 4;
    %jmp T_13.18;
T_13.15 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49560, 0, 4;
    %jmp T_13.18;
T_13.16 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd496d0, 0, 4;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49840, 0, 4;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4aec0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd499b0, 0, 4;
T_13.12 ;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x5f45bbd49f00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f45bbd49f00_0, 0;
    %load/vec4 v0x5f45bbd49170_0;
    %assign/vec4 v0x5f45bbd4ba50_0, 0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %assign/vec4 v0x5f45bbd4b970_0, 0;
    %load/vec4 v0x5f45bbd4c820_0;
    %assign/vec4 v0x5f45bbd4bb30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f45bbd4ade0_0, 0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4a150, 4;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd499b0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v0x5f45bbd49bc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f45bbd49bc0_0, 0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd49fe0, 4;
    %assign/vec4 v0x5f45bbd4cba0_0, 0;
    %load/vec4 v0x5f45bbd48fb0_0;
    %assign/vec4 v0x5f45bbd4cac0_0, 0;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %assign/vec4 v0x5f45bbd4cc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f45bbd4c9e0_0, 0;
T_13.19 ;
    %load/vec4 v0x5f45bbd4beb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %jmp T_13.25;
T_13.21 ;
    %load/vec4 v0x5f45bbd4b2d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f45bbd4b2d0_0, 0;
    %jmp T_13.25;
T_13.22 ;
    %load/vec4 v0x5f45bbd4b080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f45bbd4b080_0, 0;
    %jmp T_13.25;
T_13.23 ;
    %load/vec4 v0x5f45bbd4bcf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f45bbd4bcf0_0, 0;
    %jmp T_13.25;
T_13.24 ;
    %load/vec4 v0x5f45bbd4c4c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f45bbd4c4c0_0, 0;
    %jmp T_13.25;
T_13.25 ;
    %pop/vec4 1;
T_13.11 ;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x5f45bbd4b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %load/vec4 v0x5f45bbd4c9e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.28, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f45bbd4cac0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4cc80_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd499b0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f45bbd4c9e0_0, 0;
    %jmp T_13.29;
T_13.28 ;
    %load/vec4 v0x5f45bbd4c9e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5f45bbd4c9e0_0, 0;
T_13.29 ;
T_13.26 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x5f45bbd4b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.30, 8;
    %load/vec4 v0x5f45bbd4ade0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %jmp T_13.36;
T_13.32 ;
    %load/vec4 v0x5f45bbd4b570_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd493f0, 0, 4;
    %jmp T_13.36;
T_13.33 ;
    %load/vec4 v0x5f45bbd4b570_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49560, 0, 4;
    %jmp T_13.36;
T_13.34 ;
    %load/vec4 v0x5f45bbd4b570_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd496d0, 0, 4;
    %jmp T_13.36;
T_13.35 ;
    %load/vec4 v0x5f45bbd4b570_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49840, 0, 4;
    %jmp T_13.36;
T_13.36 ;
    %pop/vec4 1;
    %load/vec4 v0x5f45bbd4ade0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.37, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4a150, 0, 4;
    %load/vec4 v0x5f45bbd4ba50_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49fe0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f45bbd4ade0_0, 0;
    %load/vec4 v0x5f45bbd4b970_0;
    %store/vec4 v0x5f45bbd48450_0, 0, 1;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %store/vec4 v0x5f45bbd48350_0, 0, 1;
    %fork TD_cache_replacement_simple_test_tb.u_dcache.update_lru, S_0x5f45bbd47e70;
    %join;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd48e70, 0, 4;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4bf90, 0, 4;
    %load/vec4 v0x5f45bbd4ad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %load/vec4 v0x5f45bbd4bb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.41, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.44, 6;
    %jmp T_13.45;
T_13.41 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd493f0, 0, 4;
    %jmp T_13.45;
T_13.42 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49560, 0, 4;
    %jmp T_13.45;
T_13.43 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd496d0, 0, 4;
    %jmp T_13.45;
T_13.44 ;
    %load/vec4 v0x5f45bbd4c900_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd49840, 0, 4;
    %jmp T_13.45;
T_13.45 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd499b0, 0, 4;
    %jmp T_13.40;
T_13.39 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f45bbd4b970_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd499b0, 0, 4;
T_13.40 ;
    %jmp T_13.38;
T_13.37 ;
    %load/vec4 v0x5f45bbd4ade0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5f45bbd4ade0_0, 0;
T_13.38 ;
T_13.30 ;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5f45bbd49ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.46, 8;
    %fork t_15, S_0x5f45bbd46490;
    %jmp t_14;
    .scope S_0x5f45bbd46490;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd46950_0, 0, 32;
T_13.48 ;
    %load/vec4 v0x5f45bbd46950_0;
    %pad/s 64;
    %cmpi/s 2, 0, 64;
    %jmp/0xz T_13.49, 5;
    %fork t_17, S_0x5f45bbd46670;
    %jmp t_16;
    .scope S_0x5f45bbd46670;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd46850_0, 0, 32;
T_13.50 ;
    %load/vec4 v0x5f45bbd46850_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.51, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f45bbd46950_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbd46850_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4a150, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5f45bbd46950_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbd46850_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd499b0, 0, 4;
    %load/vec4 v0x5f45bbd46850_0;
    %pad/s 1;
    %load/vec4 v0x5f45bbd46950_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbd46850_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4b160, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5f45bbd46950_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f45bbd46850_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd48e70, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd46850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd46850_0, 0, 32;
    %jmp T_13.50;
T_13.51 ;
    %end;
    .scope S_0x5f45bbd46490;
t_16 %join;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5f45bbd46950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f45bbd4bf90, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd46950_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd46950_0, 0, 32;
    %jmp T_13.48;
T_13.49 ;
    %end;
    .scope S_0x5f45bbd44880;
t_14 %join;
T_13.46 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5f45bbd44880;
T_14 ;
Ewait_4 .event/or E_0x5f45bbc44010, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5f45bbd4c740_0;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
    %load/vec4 v0x5f45bbd4c740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x5f45bbd4aaa0_0;
    %load/vec4 v0x5f45bbd49b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
T_14.6 ;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x5f45bbd49d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4a150, 4;
    %load/vec4 v0x5f45bbd48fb0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4bdd0_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd499b0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
T_14.11 ;
T_14.9 ;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x5f45bbd4b650_0;
    %load/vec4 v0x5f45bbd4c9e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
T_14.12 ;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x5f45bbd4b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0x5f45bbd4ade0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
T_14.16 ;
T_14.14 ;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5f45bbd49ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f45bbd4bc10_0, 0, 3;
T_14.18 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5f45bbd44880;
T_15 ;
Ewait_5 .event/or E_0x5f45bbc80a60, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4b710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4b8b0_0, 0, 1;
    %load/vec4 v0x5f45bbd4a680_0;
    %store/vec4 v0x5f45bbd4b3b0_0, 0, 32;
    %load/vec4 v0x5f45bbd4ac40_0;
    %store/vec4 v0x5f45bbd4b7d0_0, 0, 32;
    %load/vec4 v0x5f45bbd4a760_0;
    %store/vec4 v0x5f45bbd4b490_0, 0, 4;
    %load/vec4 v0x5f45bbd4c740_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0x5f45bbd49b00_0;
    %nor/r;
    %load/vec4 v0x5f45bbd4aaa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5f45bbd4aaa0_0;
    %store/vec4 v0x5f45bbd4b710_0, 0, 1;
    %load/vec4 v0x5f45bbd4ad20_0;
    %store/vec4 v0x5f45bbd4b8b0_0, 0, 1;
    %load/vec4 v0x5f45bbd4a680_0;
    %store/vec4 v0x5f45bbd4b3b0_0, 0, 32;
    %load/vec4 v0x5f45bbd4ac40_0;
    %store/vec4 v0x5f45bbd4b7d0_0, 0, 32;
    %load/vec4 v0x5f45bbd4a760_0;
    %store/vec4 v0x5f45bbd4b490_0, 0, 4;
T_15.4 ;
    %jmp T_15.3;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4b710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4b8b0_0, 0, 1;
    %load/vec4 v0x5f45bbd4cba0_0;
    %load/vec4 v0x5f45bbd4cac0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x5f45bbd4c9e0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5f45bbd4b3b0_0, 0, 32;
    %load/vec4 v0x5f45bbd4c9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x5f45bbd4cac0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4cc80_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd493f0, 4;
    %store/vec4 v0x5f45bbd4b7d0_0, 0, 32;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x5f45bbd4cac0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4cc80_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd49560, 4;
    %store/vec4 v0x5f45bbd4b7d0_0, 0, 32;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x5f45bbd4cac0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4cc80_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd496d0, 4;
    %store/vec4 v0x5f45bbd4b7d0_0, 0, 32;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x5f45bbd4cac0_0;
    %pad/u 5;
    %pad/u 6;
    %muli 2, 0, 6;
    %pad/u 7;
    %load/vec4 v0x5f45bbd4cc80_0;
    %pad/u 3;
    %pad/u 7;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd49840, 4;
    %store/vec4 v0x5f45bbd4b7d0_0, 0, 32;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f45bbd4b490_0, 0, 4;
    %jmp T_15.3;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4b710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4b8b0_0, 0, 1;
    %load/vec4 v0x5f45bbd4ba50_0;
    %load/vec4 v0x5f45bbd4b970_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x5f45bbd4ade0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5f45bbd4b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd4b7d0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f45bbd4b490_0, 0, 4;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5f45bbd44880;
T_16 ;
Ewait_6 .event/or E_0x5f45bbc79060, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5f45bbd49b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5f45bbd4b570_0;
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5f45bbd4ab60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %load/vec4 v0x5f45bbd4c660_0;
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x5f45bbd49250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.11;
T_16.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.11;
T_16.8 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.11;
T_16.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x5f45bbd49250_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5f45bbd4c660_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
T_16.13 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x5f45bbd4c660_0;
    %store/vec4 v0x5f45bbd4a900_0, 0, 32;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5f45bbcb4990;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4d680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4ec40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd4ed10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd4edb0_0, 0, 32;
    %end;
    .thread T_17, $init;
    .scope S_0x5f45bbcb4990;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0x5f45bbd4d680_0;
    %inv;
    %store/vec4 v0x5f45bbd4d680_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5f45bbcb4990;
T_19 ;
    %fork t_19, S_0x5f45bbc60990;
    %jmp t_18;
    .scope S_0x5f45bbc60990;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd23230_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x5f45bbd23230_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 3735879680, 0, 32;
    %load/vec4 v0x5f45bbd23230_0;
    %add;
    %ix/getv/s 4, v0x5f45bbd23230_0;
    %store/vec4a v0x5f45bbd4e930, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd23230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd23230_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0x5f45bbcb4990;
t_18 %join;
    %end;
    .thread T_19;
    .scope S_0x5f45bbcb4990;
T_20 ;
    %wait E_0x5f45bbd26a70;
    %load/vec4 v0x5f45bbd4ec40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f45bbd4e5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f45bbd4e520_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f45bbd4e5f0_0, 0;
    %load/vec4 v0x5f45bbd4e6c0_0;
    %load/vec4 v0x5f45bbd4e860_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5f45bbd4e380_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5f45bbd4e930, 4;
    %assign/vec4 v0x5f45bbd4e520_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5f45bbcb4990;
T_21 ;
    %vpi_call/w 4 175 "$dumpfile", "cache_replacement_simple_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 176 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f45bbcb4990 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd4da90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4dea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4e110_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f45bbd4df70_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f45bbd4e040_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f45bbd4db60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4d270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4d440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f45bbd4eaa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4ec40_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f45bbca09f0;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4ec40_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f45bbca09f0;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 195 "$display", "=== ARM7TDMI Cache Replacement Policy Simple Test ===" {0 0 0};
    %vpi_call/w 4 196 "$display", "Cache: %d bytes, %d ways, %d sets", P_0x5f45bbc65340, P_0x5f45bbc65380, 32'sb00000000000000000000000000000010 {0 0 0};
    %pushi/str "LRU";
    %store/str v0x5f45bbd05e20_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f45bbcedbc0_0, 0, 2;
    %fork TD_cache_replacement_simple_test_tb.test_replacement_policy, S_0x5f45bbd443e0;
    %join;
    %pushi/str "LFU";
    %store/str v0x5f45bbd05e20_0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f45bbcedbc0_0, 0, 2;
    %fork TD_cache_replacement_simple_test_tb.test_replacement_policy, S_0x5f45bbd443e0;
    %join;
    %pushi/str "Random";
    %store/str v0x5f45bbd05e20_0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f45bbcedbc0_0, 0, 2;
    %fork TD_cache_replacement_simple_test_tb.test_replacement_policy, S_0x5f45bbd443e0;
    %join;
    %pushi/str "Round-Robin";
    %store/str v0x5f45bbd05e20_0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5f45bbcedbc0_0, 0, 2;
    %fork TD_cache_replacement_simple_test_tb.test_replacement_policy, S_0x5f45bbd443e0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd4ed10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd4ed10_0, 0, 32;
    %vpi_call/w 4 208 "$display", "Test %d: Basic cache functionality", v0x5f45bbd4ed10_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f45bbd4eaa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f45bbd4d440_0, 0, 1;
    %wait E_0x5f45bbca09f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f45bbd4d440_0, 0, 1;
    %wait E_0x5f45bbca09f0;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5f45bbd23980_0, 0, 32;
    %fork TD_cache_replacement_simple_test_tb.cache_access, S_0x5f45bbd44140;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5f45bbd23980_0, 0, 32;
    %fork TD_cache_replacement_simple_test_tb.cache_access, S_0x5f45bbd44140;
    %join;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f45bbd4d510_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f45bbd4d5b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f45bbd4edb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5f45bbd4edb0_0, 0, 32;
    %vpi_call/w 4 222 "$display", "  \342\234\205 PASS: Cache hits and misses working" {0 0 0};
    %jmp T_21.5;
T_21.4 ;
    %vpi_call/w 4 224 "$display", "  \342\235\214 FAIL: Cache functionality issue" {0 0 0};
T_21.5 ;
    %vpi_call/w 4 227 "$display", "  Final stats - Hits: %d, Misses: %d", v0x5f45bbd4d510_0, v0x5f45bbd4d5b0_0 {0 0 0};
    %vpi_call/w 4 230 "$display", "\134n=== Test Results ===" {0 0 0};
    %vpi_call/w 4 231 "$display", "Tests Run: %d", v0x5f45bbd4ed10_0 {0 0 0};
    %vpi_call/w 4 232 "$display", "Tests Passed: %d", v0x5f45bbd4edb0_0 {0 0 0};
    %load/vec4 v0x5f45bbd4edb0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5f45bbd4ed10_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 233 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5f45bbd4edb0_0;
    %load/vec4 v0x5f45bbd4ed10_0;
    %cmp/e;
    %jmp/0xz  T_21.6, 4;
    %vpi_call/w 4 236 "$display", "\134n\342\234\205 ALL CACHE REPLACEMENT SIMPLE TESTS PASSED!" {0 0 0};
    %jmp T_21.7;
T_21.6 ;
    %vpi_call/w 4 238 "$display", "\134n\342\235\214 SOME CACHE REPLACEMENT SIMPLE TESTS FAILED" {0 0 0};
T_21.7 ;
    %vpi_call/w 4 241 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5f45bbcb4990;
T_22 ;
    %delay 50000000, 0;
    %vpi_call/w 4 247 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 4 248 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "cache_replacement_simple_test_tb.sv";
    "../rtl/arm7tdmi_dcache_enhanced.sv";
