<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  27 #define CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  28 
  29 #include &quot;asm/assembler.hpp&quot;
  30 #include &quot;oops/compressedOops.hpp&quot;

  31 #include &quot;utilities/powerOfTwo.hpp&quot;




  32 
  33 // MacroAssembler extends Assembler by frequently used macros.
  34 //
  35 // Instructions for which a &#39;better&#39; code sequence exists depending
  36 // on arguments should also go in here.
  37 
  38 class MacroAssembler: public Assembler {
  39   friend class LIR_Assembler;
  40 
  41  public:
  42   using Assembler::mov;
  43   using Assembler::movi;
  44 
  45  protected:
  46 
  47   // Support for VM calls
  48   //
  49   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  50   // may customize this version by overriding it for its purposes (e.g., to save/restore
  51   // additional registers when doing a VM call).
</pre>
<hr />
<pre>
 589     mrs(0b011, 0b0000, 0b0000, 0b001, reg);
 590   }
 591 
 592   // idiv variant which deals with MINLONG as dividend and -1 as divisor
 593   int corrected_idivl(Register result, Register ra, Register rb,
 594                       bool want_remainder, Register tmp = rscratch1);
 595   int corrected_idivq(Register result, Register ra, Register rb,
 596                       bool want_remainder, Register tmp = rscratch1);
 597 
 598   // Support for NULL-checks
 599   //
 600   // Generates code that causes a NULL OS exception if the content of reg is NULL.
 601   // If the accessed location is M[reg + offset] and the offset is known, provide the
 602   // offset. No explicit code generation is needed if the offset is within a certain
 603   // range (0 &lt;= offset &lt;= page_size).
 604 
 605   virtual void null_check(Register reg, int offset = -1);
 606   static bool needs_explicit_null_check(intptr_t offset);
 607   static bool uses_implicit_null_check(void* address);
 608 










 609   static address target_addr_for_insn(address insn_addr, unsigned insn);
 610   static address target_addr_for_insn(address insn_addr) {
 611     unsigned insn = *(unsigned*)insn_addr;
 612     return target_addr_for_insn(insn_addr, insn);
 613   }
 614 
 615   // Required platform-specific helpers for Label::patch_instructions.
 616   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 617   static int pd_patch_instruction_size(address branch, address target);
 618   static void pd_patch_instruction(address branch, address target, const char* file = NULL, int line = 0) {
 619     pd_patch_instruction_size(branch, target);
 620   }
 621   static address pd_call_destination(address branch) {
 622     return target_addr_for_insn(branch);
 623   }
 624 #ifndef PRODUCT
 625   static void pd_print_patched_instruction(address branch);
 626 #endif
 627 
 628   static int patch_oop(address insn_addr, address o);
</pre>
<hr />
<pre>
 795                            Register last_java_pc,
 796                            Register scratch);
 797 
 798   void reset_last_Java_frame(Register thread);
 799 
 800   // thread in the default location (rthread)
 801   void reset_last_Java_frame(bool clear_fp);
 802 
 803   // Stores
 804   void store_check(Register obj);                // store check for obj - register is destroyed afterwards
 805   void store_check(Register obj, Address dst);   // same as above, dst is exact store location (reg. is destroyed)
 806 
 807   void resolve_jobject(Register value, Register thread, Register tmp);
 808 
 809   // C &#39;boolean&#39; to Java boolean: x == 0 ? 0 : 1
 810   void c2bool(Register x);
 811 
 812   void load_method_holder(Register holder, Register method);
 813 
 814   // oop manipulations



 815   void load_klass(Register dst, Register src);
 816   void store_klass(Register dst, Register src);
 817   void cmp_klass(Register oop, Register trial_klass, Register tmp);
 818 
 819   void resolve_oop_handle(Register result, Register tmp = r5);
 820   void load_mirror(Register dst, Register method, Register tmp = r5);
 821 
 822   void access_load_at(BasicType type, DecoratorSet decorators, Register dst, Address src,
 823                       Register tmp1, Register tmp_thread);
 824 
 825   void access_store_at(BasicType type, DecoratorSet decorators, Address dst, Register src,
<span class="line-modified"> 826                        Register tmp1, Register tmp_thread);</span>
 827 
 828   // Resolves obj for access. Result is placed in the same register.
 829   // All other registers are preserved.
 830   void resolve(DecoratorSet decorators, Register obj);
 831 
 832   void load_heap_oop(Register dst, Address src, Register tmp1 = noreg,
 833                      Register thread_tmp = noreg, DecoratorSet decorators = 0);
 834 
 835   void load_heap_oop_not_null(Register dst, Address src, Register tmp1 = noreg,
 836                               Register thread_tmp = noreg, DecoratorSet decorators = 0);
 837   void store_heap_oop(Address dst, Register src, Register tmp1 = noreg,
<span class="line-modified"> 838                       Register tmp_thread = noreg, DecoratorSet decorators = 0);</span>
 839 
 840   // currently unimplemented
 841   // Used for storing NULL. All other oop constants should be
 842   // stored using routines that take a jobject.
 843   void store_heap_oop_null(Address dst);
 844 
 845   void load_prototype_header(Register dst, Register src);
 846 
 847   void store_klass_gap(Register dst, Register src);
 848 
 849   // This dummy is to prevent a call to store_heap_oop from
 850   // converting a zero (like NULL) into a Register by giving
 851   // the compiler two choices it can&#39;t resolve
 852 
 853   void store_heap_oop(Address dst, void* dummy);
 854 
 855   void encode_heap_oop(Register d, Register s);
 856   void encode_heap_oop(Register r) { encode_heap_oop(r, r); }
 857   void decode_heap_oop(Register d, Register s);
 858   void decode_heap_oop(Register r) { decode_heap_oop(r, r); }
</pre>
<hr />
<pre>
1154   }                                                                     \
1155                                                                         \
1156   void INSN(Register Rd, Register Rn, Register Rm) {                    \
1157     Assembler::INSN(Rd, Rn, Rm);                                        \
1158   }                                                                     \
1159                                                                         \
1160   void INSN(Register Rd, Register Rn, Register Rm,                      \
1161            ext::operation option, int amount = 0) {                     \
1162     Assembler::INSN(Rd, Rn, Rm, option, amount);                        \
1163   }
1164 
1165   WRAP(adds) WRAP(addsw) WRAP(subs) WRAP(subsw)
1166 
1167   void add(Register Rd, Register Rn, RegisterOrConstant increment);
1168   void addw(Register Rd, Register Rn, RegisterOrConstant increment);
1169   void sub(Register Rd, Register Rn, RegisterOrConstant decrement);
1170   void subw(Register Rd, Register Rn, RegisterOrConstant decrement);
1171 
1172   void adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset);
1173 































1174   void tableswitch(Register index, jint lowbound, jint highbound,
1175                    Label &amp;jumptable, Label &amp;jumptable_end, int stride = 1) {
1176     adr(rscratch1, jumptable);
1177     subsw(rscratch2, index, lowbound);
1178     subsw(zr, rscratch2, highbound - lowbound);
1179     br(Assembler::HS, jumptable_end);
1180     add(rscratch1, rscratch1, rscratch2,
1181         ext::sxtw, exact_log2(stride * Assembler::instruction_size));
1182     br(rscratch1);
1183   }
1184 
1185   // Form an address from base + offset in Rd.  Rd may or may not
1186   // actually be used: you must use the Address that is returned.  It
1187   // is up to you to ensure that the shift provided matches the size
1188   // of your data.
1189   Address form_address(Register Rd, Register base, long byte_offset, int shift);
1190 
1191   // Return true iff an address is within the 48-bit AArch64 address
1192   // space.
1193   bool is_valid_AArch64_address(address a) {
</pre>
<hr />
<pre>
1219 
1220   address read_polling_page(Register r, relocInfo::relocType rtype);
1221   void get_polling_page(Register dest, relocInfo::relocType rtype);
1222   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);
1223 
1224   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1225   void update_byte_crc32(Register crc, Register val, Register table);
1226   void update_word_crc32(Register crc, Register v, Register tmp,
1227         Register table0, Register table1, Register table2, Register table3,
1228         bool upper = false);
1229 
1230   void has_negatives(Register ary1, Register len, Register result);
1231 
1232   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1233                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1234 
1235   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1236                      int elem_size);
1237 
1238   void fill_words(Register base, Register cnt, Register value);


1239   void zero_words(Register base, u_int64_t cnt);
1240   void zero_words(Register ptr, Register cnt);
1241   void zero_dcache_blocks(Register base, Register cnt);
1242 
1243   static const int zero_words_block_size;
1244 
1245   void byte_array_inflate(Register src, Register dst, Register len,
1246                           FloatRegister vtmp1, FloatRegister vtmp2,
1247                           FloatRegister vtmp3, Register tmp4);
1248 
1249   void char_array_compress(Register src, Register dst, Register len,
1250                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1251                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1252                            Register result);
1253 
1254   void encode_iso_array(Register src, Register dst,
1255                         Register len, Register result,
1256                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1257                         FloatRegister Vtmp3, FloatRegister Vtmp4);
1258   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
</pre>
<hr />
<pre>
1340   }
1341   void unspill(FloatRegister Vx, SIMD_RegVariant T, int offset) {
1342     ldr(Vx, T, spill_address(1 &lt;&lt; (int)T, offset));
1343   }
1344   void spill_copy128(int src_offset, int dst_offset,
1345                      Register tmp1=rscratch1, Register tmp2=rscratch2) {
1346     if (src_offset &lt; 512 &amp;&amp; (src_offset &amp; 7) == 0 &amp;&amp;
1347         dst_offset &lt; 512 &amp;&amp; (dst_offset &amp; 7) == 0) {
1348       ldp(tmp1, tmp2, Address(sp, src_offset));
1349       stp(tmp1, tmp2, Address(sp, dst_offset));
1350     } else {
1351       unspill(tmp1, true, src_offset);
1352       spill(tmp1, true, dst_offset);
1353       unspill(tmp1, true, src_offset+8);
1354       spill(tmp1, true, dst_offset+8);
1355     }
1356   }
1357 
1358   void cache_wb(Address line);
1359   void cache_wbsync(bool is_pre);



1360 };
1361 
1362 #ifdef ASSERT
1363 inline bool AbstractAssembler::pd_check_instruction_mark() { return false; }
1364 #endif
1365 
1366 /**
1367  * class SkipIfEqual:
1368  *
1369  * Instantiating this class will result in assembly code being output that will
1370  * jump around any code emitted between the creation of the instance and it&#39;s
1371  * automatic destruction at the end of a scope block, depending on the value of
1372  * the flag passed to the constructor, which will be checked at run-time.
1373  */
1374 class SkipIfEqual {
1375  private:
1376   MacroAssembler* _masm;
1377   Label _label;
1378 
1379  public:
</pre>
</td>
<td>
<hr />
<pre>
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  27 #define CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  28 
  29 #include &quot;asm/assembler.hpp&quot;
  30 #include &quot;oops/compressedOops.hpp&quot;
<span class="line-added">  31 #include &quot;utilities/macros.hpp&quot;</span>
  32 #include &quot;utilities/powerOfTwo.hpp&quot;
<span class="line-added">  33 #include &quot;runtime/signature.hpp&quot;</span>
<span class="line-added">  34 </span>
<span class="line-added">  35 </span>
<span class="line-added">  36 class ciValueKlass;</span>
  37 
  38 // MacroAssembler extends Assembler by frequently used macros.
  39 //
  40 // Instructions for which a &#39;better&#39; code sequence exists depending
  41 // on arguments should also go in here.
  42 
  43 class MacroAssembler: public Assembler {
  44   friend class LIR_Assembler;
  45 
  46  public:
  47   using Assembler::mov;
  48   using Assembler::movi;
  49 
  50  protected:
  51 
  52   // Support for VM calls
  53   //
  54   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  55   // may customize this version by overriding it for its purposes (e.g., to save/restore
  56   // additional registers when doing a VM call).
</pre>
<hr />
<pre>
 594     mrs(0b011, 0b0000, 0b0000, 0b001, reg);
 595   }
 596 
 597   // idiv variant which deals with MINLONG as dividend and -1 as divisor
 598   int corrected_idivl(Register result, Register ra, Register rb,
 599                       bool want_remainder, Register tmp = rscratch1);
 600   int corrected_idivq(Register result, Register ra, Register rb,
 601                       bool want_remainder, Register tmp = rscratch1);
 602 
 603   // Support for NULL-checks
 604   //
 605   // Generates code that causes a NULL OS exception if the content of reg is NULL.
 606   // If the accessed location is M[reg + offset] and the offset is known, provide the
 607   // offset. No explicit code generation is needed if the offset is within a certain
 608   // range (0 &lt;= offset &lt;= page_size).
 609 
 610   virtual void null_check(Register reg, int offset = -1);
 611   static bool needs_explicit_null_check(intptr_t offset);
 612   static bool uses_implicit_null_check(void* address);
 613 
<span class="line-added"> 614   void test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value);</span>
<span class="line-added"> 615 </span>
<span class="line-added"> 616   void test_field_is_flattenable(Register flags, Register temp_reg, Label&amp; is_flattenable);</span>
<span class="line-added"> 617   void test_field_is_not_flattenable(Register flags, Register temp_reg, Label&amp; notFlattenable);</span>
<span class="line-added"> 618   void test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened);</span>
<span class="line-added"> 619 </span>
<span class="line-added"> 620   // Check klass/oops is flat value type array (oop-&gt;_klass-&gt;_layout_helper &amp; vt_bit)</span>
<span class="line-added"> 621   void test_flattened_array_oop(Register klass, Register temp_reg, Label&amp; is_flattened_array);</span>
<span class="line-added"> 622   void test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array);</span>
<span class="line-added"> 623 </span>
 624   static address target_addr_for_insn(address insn_addr, unsigned insn);
 625   static address target_addr_for_insn(address insn_addr) {
 626     unsigned insn = *(unsigned*)insn_addr;
 627     return target_addr_for_insn(insn_addr, insn);
 628   }
 629 
 630   // Required platform-specific helpers for Label::patch_instructions.
 631   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 632   static int pd_patch_instruction_size(address branch, address target);
 633   static void pd_patch_instruction(address branch, address target, const char* file = NULL, int line = 0) {
 634     pd_patch_instruction_size(branch, target);
 635   }
 636   static address pd_call_destination(address branch) {
 637     return target_addr_for_insn(branch);
 638   }
 639 #ifndef PRODUCT
 640   static void pd_print_patched_instruction(address branch);
 641 #endif
 642 
 643   static int patch_oop(address insn_addr, address o);
</pre>
<hr />
<pre>
 810                            Register last_java_pc,
 811                            Register scratch);
 812 
 813   void reset_last_Java_frame(Register thread);
 814 
 815   // thread in the default location (rthread)
 816   void reset_last_Java_frame(bool clear_fp);
 817 
 818   // Stores
 819   void store_check(Register obj);                // store check for obj - register is destroyed afterwards
 820   void store_check(Register obj, Address dst);   // same as above, dst is exact store location (reg. is destroyed)
 821 
 822   void resolve_jobject(Register value, Register thread, Register tmp);
 823 
 824   // C &#39;boolean&#39; to Java boolean: x == 0 ? 0 : 1
 825   void c2bool(Register x);
 826 
 827   void load_method_holder(Register holder, Register method);
 828 
 829   // oop manipulations
<span class="line-added"> 830   void load_metadata(Register dst, Register src);</span>
<span class="line-added"> 831   void load_storage_props(Register dst, Register src);</span>
<span class="line-added"> 832 </span>
 833   void load_klass(Register dst, Register src);
 834   void store_klass(Register dst, Register src);
 835   void cmp_klass(Register oop, Register trial_klass, Register tmp);
 836 
 837   void resolve_oop_handle(Register result, Register tmp = r5);
 838   void load_mirror(Register dst, Register method, Register tmp = r5);
 839 
 840   void access_load_at(BasicType type, DecoratorSet decorators, Register dst, Address src,
 841                       Register tmp1, Register tmp_thread);
 842 
 843   void access_store_at(BasicType type, DecoratorSet decorators, Address dst, Register src,
<span class="line-modified"> 844                        Register tmp1, Register tmp_thread, Register tmp3 = noreg);</span>
 845 
 846   // Resolves obj for access. Result is placed in the same register.
 847   // All other registers are preserved.
 848   void resolve(DecoratorSet decorators, Register obj);
 849 
 850   void load_heap_oop(Register dst, Address src, Register tmp1 = noreg,
 851                      Register thread_tmp = noreg, DecoratorSet decorators = 0);
 852 
 853   void load_heap_oop_not_null(Register dst, Address src, Register tmp1 = noreg,
 854                               Register thread_tmp = noreg, DecoratorSet decorators = 0);
 855   void store_heap_oop(Address dst, Register src, Register tmp1 = noreg,
<span class="line-modified"> 856                       Register tmp_thread = noreg, Register tmp3 = noreg, DecoratorSet decorators = 0);</span>
 857 
 858   // currently unimplemented
 859   // Used for storing NULL. All other oop constants should be
 860   // stored using routines that take a jobject.
 861   void store_heap_oop_null(Address dst);
 862 
 863   void load_prototype_header(Register dst, Register src);
 864 
 865   void store_klass_gap(Register dst, Register src);
 866 
 867   // This dummy is to prevent a call to store_heap_oop from
 868   // converting a zero (like NULL) into a Register by giving
 869   // the compiler two choices it can&#39;t resolve
 870 
 871   void store_heap_oop(Address dst, void* dummy);
 872 
 873   void encode_heap_oop(Register d, Register s);
 874   void encode_heap_oop(Register r) { encode_heap_oop(r, r); }
 875   void decode_heap_oop(Register d, Register s);
 876   void decode_heap_oop(Register r) { decode_heap_oop(r, r); }
</pre>
<hr />
<pre>
1172   }                                                                     \
1173                                                                         \
1174   void INSN(Register Rd, Register Rn, Register Rm) {                    \
1175     Assembler::INSN(Rd, Rn, Rm);                                        \
1176   }                                                                     \
1177                                                                         \
1178   void INSN(Register Rd, Register Rn, Register Rm,                      \
1179            ext::operation option, int amount = 0) {                     \
1180     Assembler::INSN(Rd, Rn, Rm, option, amount);                        \
1181   }
1182 
1183   WRAP(adds) WRAP(addsw) WRAP(subs) WRAP(subsw)
1184 
1185   void add(Register Rd, Register Rn, RegisterOrConstant increment);
1186   void addw(Register Rd, Register Rn, RegisterOrConstant increment);
1187   void sub(Register Rd, Register Rn, RegisterOrConstant decrement);
1188   void subw(Register Rd, Register Rn, RegisterOrConstant decrement);
1189 
1190   void adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset);
1191 
<span class="line-added">1192 </span>
<span class="line-added">1193   enum RegState {</span>
<span class="line-added">1194      reg_readonly,</span>
<span class="line-added">1195      reg_writable,</span>
<span class="line-added">1196      reg_written</span>
<span class="line-added">1197   };</span>
<span class="line-added">1198 </span>
<span class="line-added">1199   void verified_entry(Compile* C, int sp_inc);</span>
<span class="line-added">1200 </span>
<span class="line-added">1201   int store_value_type_fields_to_buf(ciValueKlass* vk, bool from_interpreter = true);</span>
<span class="line-added">1202 </span>
<span class="line-added">1203 // Unpack all value type arguments passed as oops</span>
<span class="line-added">1204   void unpack_value_args(Compile* C, bool receiver_only);</span>
<span class="line-added">1205   bool move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset);</span>
<span class="line-added">1206   bool unpack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to, int&amp; to_index,</span>
<span class="line-added">1207                            RegState reg_state[], int ret_off, int extra_stack_offset);</span>
<span class="line-added">1208   bool pack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,</span>
<span class="line-added">1209                          VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],</span>
<span class="line-added">1210                          int ret_off, int extra_stack_offset);</span>
<span class="line-added">1211   void restore_stack(Compile* C);</span>
<span class="line-added">1212 </span>
<span class="line-added">1213   int shuffle_value_args(bool is_packing, bool receiver_only, int extra_stack_offset,</span>
<span class="line-added">1214                          BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,</span>
<span class="line-added">1215                          int args_passed, int args_on_stack, VMRegPair* regs,</span>
<span class="line-added">1216                          int args_passed_to, int args_on_stack_to, VMRegPair* regs_to);</span>
<span class="line-added">1217   bool shuffle_value_args_spill(bool is_packing,  const GrowableArray&lt;SigEntry&gt;* sig_cc, int sig_cc_index,</span>
<span class="line-added">1218                                 VMRegPair* regs_from, int from_index, int regs_from_count,</span>
<span class="line-added">1219                                 RegState* reg_state, int sp_inc, int extra_stack_offset);</span>
<span class="line-added">1220   VMReg spill_reg_for(VMReg reg);</span>
<span class="line-added">1221 </span>
<span class="line-added">1222 </span>
1223   void tableswitch(Register index, jint lowbound, jint highbound,
1224                    Label &amp;jumptable, Label &amp;jumptable_end, int stride = 1) {
1225     adr(rscratch1, jumptable);
1226     subsw(rscratch2, index, lowbound);
1227     subsw(zr, rscratch2, highbound - lowbound);
1228     br(Assembler::HS, jumptable_end);
1229     add(rscratch1, rscratch1, rscratch2,
1230         ext::sxtw, exact_log2(stride * Assembler::instruction_size));
1231     br(rscratch1);
1232   }
1233 
1234   // Form an address from base + offset in Rd.  Rd may or may not
1235   // actually be used: you must use the Address that is returned.  It
1236   // is up to you to ensure that the shift provided matches the size
1237   // of your data.
1238   Address form_address(Register Rd, Register base, long byte_offset, int shift);
1239 
1240   // Return true iff an address is within the 48-bit AArch64 address
1241   // space.
1242   bool is_valid_AArch64_address(address a) {
</pre>
<hr />
<pre>
1268 
1269   address read_polling_page(Register r, relocInfo::relocType rtype);
1270   void get_polling_page(Register dest, relocInfo::relocType rtype);
1271   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);
1272 
1273   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1274   void update_byte_crc32(Register crc, Register val, Register table);
1275   void update_word_crc32(Register crc, Register v, Register tmp,
1276         Register table0, Register table1, Register table2, Register table3,
1277         bool upper = false);
1278 
1279   void has_negatives(Register ary1, Register len, Register result);
1280 
1281   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1282                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1283 
1284   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1285                      int elem_size);
1286 
1287   void fill_words(Register base, Register cnt, Register value);
<span class="line-added">1288   void fill_words(Register base, u_int64_t cnt, Register value);</span>
<span class="line-added">1289 </span>
1290   void zero_words(Register base, u_int64_t cnt);
1291   void zero_words(Register ptr, Register cnt);
1292   void zero_dcache_blocks(Register base, Register cnt);
1293 
1294   static const int zero_words_block_size;
1295 
1296   void byte_array_inflate(Register src, Register dst, Register len,
1297                           FloatRegister vtmp1, FloatRegister vtmp2,
1298                           FloatRegister vtmp3, Register tmp4);
1299 
1300   void char_array_compress(Register src, Register dst, Register len,
1301                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1302                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1303                            Register result);
1304 
1305   void encode_iso_array(Register src, Register dst,
1306                         Register len, Register result,
1307                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1308                         FloatRegister Vtmp3, FloatRegister Vtmp4);
1309   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
</pre>
<hr />
<pre>
1391   }
1392   void unspill(FloatRegister Vx, SIMD_RegVariant T, int offset) {
1393     ldr(Vx, T, spill_address(1 &lt;&lt; (int)T, offset));
1394   }
1395   void spill_copy128(int src_offset, int dst_offset,
1396                      Register tmp1=rscratch1, Register tmp2=rscratch2) {
1397     if (src_offset &lt; 512 &amp;&amp; (src_offset &amp; 7) == 0 &amp;&amp;
1398         dst_offset &lt; 512 &amp;&amp; (dst_offset &amp; 7) == 0) {
1399       ldp(tmp1, tmp2, Address(sp, src_offset));
1400       stp(tmp1, tmp2, Address(sp, dst_offset));
1401     } else {
1402       unspill(tmp1, true, src_offset);
1403       spill(tmp1, true, dst_offset);
1404       unspill(tmp1, true, src_offset+8);
1405       spill(tmp1, true, dst_offset+8);
1406     }
1407   }
1408 
1409   void cache_wb(Address line);
1410   void cache_wbsync(bool is_pre);
<span class="line-added">1411 </span>
<span class="line-added">1412   #include &quot;asm/macroAssembler_common.hpp&quot;</span>
<span class="line-added">1413 </span>
1414 };
1415 
1416 #ifdef ASSERT
1417 inline bool AbstractAssembler::pd_check_instruction_mark() { return false; }
1418 #endif
1419 
1420 /**
1421  * class SkipIfEqual:
1422  *
1423  * Instantiating this class will result in assembly code being output that will
1424  * jump around any code emitted between the creation of the instance and it&#39;s
1425  * automatic destruction at the end of a scope block, depending on the value of
1426  * the flag passed to the constructor, which will be checked at run-time.
1427  */
1428 class SkipIfEqual {
1429  private:
1430   MacroAssembler* _masm;
1431   Label _label;
1432 
1433  public:
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>