/* Definitions for BOARD_BootClockFRO12M functional group */
/* DUMMY_CTRL: XO32M_ADC_CLK_MODE=0 */
#define BOARD_BOOTCLOCKFRO12M_ANACTRL_DUMMY_CTRL_INIT 0
/* FRO192M_CTRL: ENA_96MHZCLK=0, ENA_12MHZCLK=1 */
#define BOARD_BOOTCLOCKFRO12M_ANACTRL_FRO192M_CTRL_INIT 0x80D01AU
/* XO32M_CTRL: ENABLE_SYSTEM_CLK_OUT=0, ACBUF_PASS_ENABLE=0 */
#define BOARD_BOOTCLOCKFRO12M_ANACTRL_XO32M_CTRL_INIT 0x21428AU
/* FREQMEAS_REF: CLKIN=2 */
#define BOARD_BOOTCLOCKFRO12M_INPUTMUX_FREQMEAS_REF_INIT 0x2U
/* FREQMEAS_TAR: CLKIN=2 */
#define BOARD_BOOTCLOCKFRO12M_INPUTMUX_FREQMEAS_TAR_INIT 0x2U
/* OSEVENTTIMER: SELCLOCK=1, CLOCKENABLE=0 */
#define BOARD_BOOTCLOCKFRO12M_PMC_OSEVENTTIMER_INIT 0x8U
/* PDRUNCFG0: PDEN_PLL0_SSCG=1, PDEN_PLL1=1, PDEN_PLL0=1, PDEN_XTAL32K=1, PDEN_FRO32K=1 */
#define BOARD_BOOTCLOCKFRO12M_PMC_PDRUNCFG0_INIT 0xDEFFC0U
/* RTCOSC32K: SEL=0 */
#define BOARD_BOOTCLOCKFRO12M_PMC_RTCOSC32K_INIT 0
/* ADC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_ADC0CLKDIV_INIT 0x40000000U
/* ADC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_ADC0CLKSEL_INIT 0x7U
/* ADC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_ADC1CLKDIV_INIT 0x40000000U
/* ADC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_ADC1CLKSEL_INIT 0x7U
/* AHBCLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_AHBCLKDIV_INIT 0
/* CANCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CANCLKDIV_INIT 0x40000000U
/* CANCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CANCLKSEL_INIT 0x7U
/* CLKOUTDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CLKOUTDIV_INIT 0x40000000U
/* CLKOUTSEL: SEL=15 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CLKOUTSEL_INIT 0xFU
/* CLOCK_CTRL: FRO1MHZ_CLK_ENA=0, CLKIN_ENA=0, FRO1MHZ_UTICK_ENA=0, XTAL32MHZ_FREQM_ENA=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CLOCK_CTRL_INIT 0x1U
/* CTIMER0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMER0CLKDIV_INIT 0x40000000U
/* CTIMER1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMER1CLKDIV_INIT 0x40000000U
/* CTIMER2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMER2CLKDIV_INIT 0x40000000U
/* CTIMER3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMER3CLKDIV_INIT 0x40000000U
/* CTIMER4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMER4CLKDIV_INIT 0x40000000U
/* CTIMERCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMERCLKSEL0_INIT 0x7U
/* CTIMERCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMERCLKSEL1_INIT 0x7U
/* CTIMERCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMERCLKSEL2_INIT 0x7U
/* CTIMERCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMERCLKSEL3_INIT 0x7U
/* CTIMERCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_CTIMERCLKSEL4_INIT 0x7U
/* DAC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DAC0CLKDIV_INIT 0x40000000U
/* DAC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DAC0CLKSEL_INIT 0x7U
/* DAC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DAC1CLKDIV_INIT 0x40000000U
/* DAC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DAC1CLKSEL_INIT 0x7U
/* DAC2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DAC2CLKDIV_INIT 0x40000000U
/* DAC2CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DAC2CLKSEL_INIT 0x7U
/* DMICFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DMICFCLKDIV_INIT 0x40000000U
/* DMICFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_DMICFCLKSEL_INIT 0x7U
/* FC32KCLKSEL: FC32KCLKSEL=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FC32KCLKSEL_INIT 0
/* FCCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL0_INIT 0x7U
/* FCCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL1_INIT 0x7U
/* FCCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL2_INIT 0x7U
/* FCCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL3_INIT 0x7U
/* FCCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL4_INIT 0x7U
/* FCCLKSEL5: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL5_INIT 0x7U
/* FCCLKSEL6: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL6_INIT 0x7U
/* FCCLKSEL7: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FCCLKSEL7_INIT 0x7U
/* FLEXCOMM0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM0CLKDIV_INIT 0x40000000U
/* FLEXCOMM1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM1CLKDIV_INIT 0x40000000U
/* FLEXCOMM2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM2CLKDIV_INIT 0x40000000U
/* FLEXCOMM3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM3CLKDIV_INIT 0x40000000U
/* FLEXCOMM4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM4CLKDIV_INIT 0x40000000U
/* FLEXCOMM5CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM5CLKDIV_INIT 0x40000000U
/* FLEXCOMM6CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM6CLKDIV_INIT 0x40000000U
/* FLEXCOMM7CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXCOMM7CLKDIV_INIT 0x40000000U
/* FLEXSPICLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXSPICLKDIV_INIT 0x40000000U
/* FLEXSPICLKSEL: SEL=15 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FLEXSPICLKSEL_INIT 0xFU
/* FRGCLKSEL0: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL0_INIT 0x7U
/* FRGCLKSEL1: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL1_INIT 0x7U
/* FRGCLKSEL2: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL2_INIT 0x7U
/* FRGCLKSEL3: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL3_INIT 0x7U
/* FRGCLKSEL4: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL4_INIT 0x7U
/* FRGCLKSEL5: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL5_INIT 0x7U
/* FRGCLKSEL6: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL6_INIT 0x7U
/* FRGCLKSEL7: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCLKSEL7_INIT 0x7U
/* FRGCTRL0: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL0_INIT 0xFFU
/* FRGCTRL1: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL1_INIT 0xFFU
/* FRGCTRL2: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL2_INIT 0xFFU
/* FRGCTRL3: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL3_INIT 0xFFU
/* FRGCTRL4: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL4_INIT 0xFFU
/* FRGCTRL5: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL5_INIT 0xFFU
/* FRGCTRL6: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL6_INIT 0xFFU
/* FRGCTRL7: MULT=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FRGCTRL7_INIT 0xFFU
/* FROHFDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_FROHFDIV_INIT 0x40000000U
/* HSSPICLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_HSSPICLKSEL_INIT 0x7U
/* I3CFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_I3CFCLKDIV_INIT 0x40000000U
/* I3CFCLKSDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_I3CFCLKSDIV_INIT 0x40000000U
/* I3CFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_I3CFCLKSEL_INIT 0x7U
/* I3CFCLKSTCDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_I3CFCLKSTCDIV_INIT 0x40000000U
/* I3CFCLKSTCSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_I3CFCLKSTCSEL_INIT 0x7U
/* MAINCLKSELA: SEL=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_MAINCLKSELA_INIT 0
/* MAINCLKSELB: SEL=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_MAINCLKSELB_INIT 0
/* MCLKCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_MCLKCLKSEL_INIT 0x7U
/* MCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_MCLKDIV_INIT 0x40000000U
/* PLL0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL0CLKSEL_INIT 0x7U
/* PLL0CTRL: CLKEN=0, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL0CTRL_INIT 0
/* PLL0NDEC: NDIV=1 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL0NDEC_INIT 0x1U
/* PLL0PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL0PDEC_INIT 0x2U
/* PLL0SSCG0: MD_LBS=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL0SSCG0_INIT 0
/* PLL0SSCG1: SEL_EXT=0, DITHER=0, MDIV_EXT=0, MC=0, MR=0, MF=0, MD_MBS=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL0SSCG1_INIT 0
/* PLL1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL1CLKSEL_INIT 0x7U
/* PLL1CTRL: CLKEN=0, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL1CTRL_INIT 0
/* PLL1MDEC: MDIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL1MDEC_INIT 0
/* PLL1NDEC: NDIV=1 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL1NDEC_INIT 0x1U
/* PLL1PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLL1PDEC_INIT 0x2U
/* PLLCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLLCLKDIV_INIT 0x40000000U
/* PLLCLKDIVSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_PLLCLKDIVSEL_INIT 0x7U
/* SCTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_SCTCLKDIV_INIT 0x40000000U
/* SCTCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_SCTCLKSEL_INIT 0x7U
/* SYSTICKCLKDIV0: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_SYSTICKCLKDIV0_INIT 0x40000000U
/* SYSTICKCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_SYSTICKCLKSEL0_INIT 0x7U
/* TRACECLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_TRACECLKDIV_INIT 0x40000000U
/* TRACECLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_TRACECLKSEL_INIT 0x7U
/* USB0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_USB0CLKDIV_INIT 0x40000000U
/* USB0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_USB0CLKSEL_INIT 0x7U
/* WDTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFRO12M_SYSCON_WDTCLKDIV_INIT 0x40000000U

/* Definitions for BOARD_BootClockFROHF96M functional group */
/* DUMMY_CTRL: XO32M_ADC_CLK_MODE=0 */
#define BOARD_BOOTCLOCKFROHF96M_ANACTRL_DUMMY_CTRL_INIT 0
/* FRO192M_CTRL: ENA_96MHZCLK=1, ENA_12MHZCLK=1 */
#define BOARD_BOOTCLOCKFROHF96M_ANACTRL_FRO192M_CTRL_INIT 0x4080D01AU
/* XO32M_CTRL: ENABLE_SYSTEM_CLK_OUT=0, ACBUF_PASS_ENABLE=0 */
#define BOARD_BOOTCLOCKFROHF96M_ANACTRL_XO32M_CTRL_INIT 0x21428AU
/* FREQMEAS_REF: CLKIN=2 */
#define BOARD_BOOTCLOCKFROHF96M_INPUTMUX_FREQMEAS_REF_INIT 0x2U
/* FREQMEAS_TAR: CLKIN=2 */
#define BOARD_BOOTCLOCKFROHF96M_INPUTMUX_FREQMEAS_TAR_INIT 0x2U
/* OSEVENTTIMER: SELCLOCK=1, CLOCKENABLE=0 */
#define BOARD_BOOTCLOCKFROHF96M_PMC_OSEVENTTIMER_INIT 0x8U
/* PDRUNCFG0: PDEN_PLL0_SSCG=1, PDEN_PLL1=1, PDEN_PLL0=1, PDEN_XTAL32K=1, PDEN_FRO32K=1 */
#define BOARD_BOOTCLOCKFROHF96M_PMC_PDRUNCFG0_INIT 0xDEFFC0U
/* RTCOSC32K: SEL=0 */
#define BOARD_BOOTCLOCKFROHF96M_PMC_RTCOSC32K_INIT 0
/* ADC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_ADC0CLKDIV_INIT 0x40000000U
/* ADC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_ADC0CLKSEL_INIT 0x7U
/* ADC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_ADC1CLKDIV_INIT 0x40000000U
/* ADC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_ADC1CLKSEL_INIT 0x7U
/* AHBCLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_AHBCLKDIV_INIT 0
/* CANCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CANCLKDIV_INIT 0x40000000U
/* CANCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CANCLKSEL_INIT 0x7U
/* CLKOUTDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CLKOUTDIV_INIT 0x40000000U
/* CLKOUTSEL: SEL=15 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CLKOUTSEL_INIT 0xFU
/* CLOCK_CTRL: FRO1MHZ_CLK_ENA=0, CLKIN_ENA=0, FRO1MHZ_UTICK_ENA=0, XTAL32MHZ_FREQM_ENA=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CLOCK_CTRL_INIT 0x1U
/* CTIMER0CLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMER0CLKDIV_INIT 0
/* CTIMER1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMER1CLKDIV_INIT 0x40000000U
/* CTIMER2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMER2CLKDIV_INIT 0x40000000U
/* CTIMER3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMER3CLKDIV_INIT 0x40000000U
/* CTIMER4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMER4CLKDIV_INIT 0x40000000U
/* CTIMERCLKSEL0: SEL=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMERCLKSEL0_INIT 0
/* CTIMERCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMERCLKSEL1_INIT 0x7U
/* CTIMERCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMERCLKSEL2_INIT 0x7U
/* CTIMERCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMERCLKSEL3_INIT 0x7U
/* CTIMERCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_CTIMERCLKSEL4_INIT 0x7U
/* DAC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DAC0CLKDIV_INIT 0x40000000U
/* DAC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DAC0CLKSEL_INIT 0x7U
/* DAC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DAC1CLKDIV_INIT 0x40000000U
/* DAC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DAC1CLKSEL_INIT 0x7U
/* DAC2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DAC2CLKDIV_INIT 0x40000000U
/* DAC2CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DAC2CLKSEL_INIT 0x7U
/* DMICFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DMICFCLKDIV_INIT 0x40000000U
/* DMICFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_DMICFCLKSEL_INIT 0x7U
/* FC32KCLKSEL: FC32KCLKSEL=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FC32KCLKSEL_INIT 0
/* FCCLKSEL0: SEL=3 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL0_INIT 0x3U
/* FCCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL1_INIT 0x7U
/* FCCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL2_INIT 0x7U
/* FCCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL3_INIT 0x7U
/* FCCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL4_INIT 0x7U
/* FCCLKSEL5: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL5_INIT 0x7U
/* FCCLKSEL6: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL6_INIT 0x7U
/* FCCLKSEL7: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FCCLKSEL7_INIT 0x7U
/* FLEXCOMM0CLKDIV: HALT=0, DIV=1 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM0CLKDIV_INIT 0x1U
/* FLEXCOMM1CLKDIV: HALT=1, DIV=1 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM1CLKDIV_INIT 0x40000001U
/* FLEXCOMM2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM2CLKDIV_INIT 0x40000000U
/* FLEXCOMM3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM3CLKDIV_INIT 0x40000000U
/* FLEXCOMM4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM4CLKDIV_INIT 0x40000000U
/* FLEXCOMM5CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM5CLKDIV_INIT 0x40000000U
/* FLEXCOMM6CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM6CLKDIV_INIT 0x40000000U
/* FLEXCOMM7CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXCOMM7CLKDIV_INIT 0x40000000U
/* FLEXSPICLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXSPICLKDIV_INIT 0x40000000U
/* FLEXSPICLKSEL: SEL=15 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FLEXSPICLKSEL_INIT 0xFU
/* FRGCLKSEL0: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL0_INIT 0x7U
/* FRGCLKSEL1: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL1_INIT 0x7U
/* FRGCLKSEL2: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL2_INIT 0x7U
/* FRGCLKSEL3: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL3_INIT 0x7U
/* FRGCLKSEL4: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL4_INIT 0x7U
/* FRGCLKSEL5: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL5_INIT 0x7U
/* FRGCLKSEL6: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL6_INIT 0x7U
/* FRGCLKSEL7: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCLKSEL7_INIT 0x7U
/* FRGCTRL0: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL0_INIT 0xFFU
/* FRGCTRL1: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL1_INIT 0xFFU
/* FRGCTRL2: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL2_INIT 0xFFU
/* FRGCTRL3: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL3_INIT 0xFFU
/* FRGCTRL4: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL4_INIT 0xFFU
/* FRGCTRL5: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL5_INIT 0xFFU
/* FRGCTRL6: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL6_INIT 0xFFU
/* FRGCTRL7: MULT=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FRGCTRL7_INIT 0xFFU
/* FROHFDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_FROHFDIV_INIT 0
/* HSSPICLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_HSSPICLKSEL_INIT 0x7U
/* I3CFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_I3CFCLKDIV_INIT 0x40000000U
/* I3CFCLKSDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_I3CFCLKSDIV_INIT 0x40000000U
/* I3CFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_I3CFCLKSEL_INIT 0x7U
/* I3CFCLKSTCDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_I3CFCLKSTCDIV_INIT 0x40000000U
/* I3CFCLKSTCSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_I3CFCLKSTCSEL_INIT 0x7U
/* MAINCLKSELA: SEL=3 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_MAINCLKSELA_INIT 0x3U
/* MAINCLKSELB: SEL=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_MAINCLKSELB_INIT 0
/* MCLKCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_MCLKCLKSEL_INIT 0x7U
/* MCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_MCLKDIV_INIT 0x40000000U
/* PLL0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL0CLKSEL_INIT 0x7U
/* PLL0CTRL: CLKEN=0, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL0CTRL_INIT 0
/* PLL0NDEC: NDIV=1 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL0NDEC_INIT 0x1U
/* PLL0PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL0PDEC_INIT 0x2U
/* PLL0SSCG0: MD_LBS=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL0SSCG0_INIT 0
/* PLL0SSCG1: SEL_EXT=0, DITHER=0, MDIV_EXT=0, MC=0, MR=0, MF=0, MD_MBS=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL0SSCG1_INIT 0
/* PLL1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL1CLKSEL_INIT 0x7U
/* PLL1CTRL: CLKEN=0, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL1CTRL_INIT 0
/* PLL1MDEC: MDIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL1MDEC_INIT 0
/* PLL1NDEC: NDIV=1 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL1NDEC_INIT 0x1U
/* PLL1PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLL1PDEC_INIT 0x2U
/* PLLCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLLCLKDIV_INIT 0x40000000U
/* PLLCLKDIVSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_PLLCLKDIVSEL_INIT 0x7U
/* SCTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_SCTCLKDIV_INIT 0x40000000U
/* SCTCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_SCTCLKSEL_INIT 0x7U
/* SYSTICKCLKDIV0: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_SYSTICKCLKDIV0_INIT 0x40000000U
/* SYSTICKCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_SYSTICKCLKSEL0_INIT 0x7U
/* TRACECLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_TRACECLKDIV_INIT 0x40000000U
/* TRACECLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_TRACECLKSEL_INIT 0x7U
/* USB0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_USB0CLKDIV_INIT 0x40000000U
/* USB0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_USB0CLKSEL_INIT 0x7U
/* WDTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKFROHF96M_SYSCON_WDTCLKDIV_INIT 0x40000000U

/* Definitions for BOARD_BootClockPLL100M functional group */
/* DUMMY_CTRL: XO32M_ADC_CLK_MODE=0 */
#define BOARD_BOOTCLOCKPLL100M_ANACTRL_DUMMY_CTRL_INIT 0
/* FRO192M_CTRL: ENA_96MHZCLK=1, ENA_12MHZCLK=1 */
#define BOARD_BOOTCLOCKPLL100M_ANACTRL_FRO192M_CTRL_INIT 0x4080D01AU
/* XO32M_CTRL: ENABLE_SYSTEM_CLK_OUT=1, ACBUF_PASS_ENABLE=0 */
#define BOARD_BOOTCLOCKPLL100M_ANACTRL_XO32M_CTRL_INIT 0x121428AU
/* FREQMEAS_REF: CLKIN=2 */
#define BOARD_BOOTCLOCKPLL100M_INPUTMUX_FREQMEAS_REF_INIT 0x2U
/* FREQMEAS_TAR: CLKIN=2 */
#define BOARD_BOOTCLOCKPLL100M_INPUTMUX_FREQMEAS_TAR_INIT 0x2U
/* OSEVENTTIMER: SELCLOCK=1, CLOCKENABLE=0 */
#define BOARD_BOOTCLOCKPLL100M_PMC_OSEVENTTIMER_INIT 0x8U
/* PDRUNCFG0: PDEN_PLL0_SSCG=0, PDEN_PLL1=1, PDEN_PLL0=0, PDEN_XTAL32K=1, PDEN_FRO32K=1 */
#define BOARD_BOOTCLOCKPLL100M_PMC_PDRUNCFG0_INIT 0x5EFDC0U
/* RTCOSC32K: SEL=0 */
#define BOARD_BOOTCLOCKPLL100M_PMC_RTCOSC32K_INIT 0
/* ADC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_ADC0CLKDIV_INIT 0x40000000U
/* ADC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_ADC0CLKSEL_INIT 0x7U
/* ADC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_ADC1CLKDIV_INIT 0x40000000U
/* ADC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_ADC1CLKSEL_INIT 0x7U
/* AHBCLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_AHBCLKDIV_INIT 0
/* CANCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CANCLKDIV_INIT 0x40000000U
/* CANCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CANCLKSEL_INIT 0x7U
/* CLKOUTDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CLKOUTDIV_INIT 0x40000000U
/* CLKOUTSEL: SEL=15 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CLKOUTSEL_INIT 0xFU
/* CLOCK_CTRL: FRO1MHZ_CLK_ENA=0, CLKIN_ENA=1, FRO1MHZ_UTICK_ENA=0, XTAL32MHZ_FREQM_ENA=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CLOCK_CTRL_INIT 0x21U
/* CTIMER0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMER0CLKDIV_INIT 0x40000000U
/* CTIMER1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMER1CLKDIV_INIT 0x40000000U
/* CTIMER2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMER2CLKDIV_INIT 0x40000000U
/* CTIMER3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMER3CLKDIV_INIT 0x40000000U
/* CTIMER4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMER4CLKDIV_INIT 0x40000000U
/* CTIMERCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMERCLKSEL0_INIT 0x7U
/* CTIMERCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMERCLKSEL1_INIT 0x7U
/* CTIMERCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMERCLKSEL2_INIT 0x7U
/* CTIMERCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMERCLKSEL3_INIT 0x7U
/* CTIMERCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_CTIMERCLKSEL4_INIT 0x7U
/* DAC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DAC0CLKDIV_INIT 0x40000000U
/* DAC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DAC0CLKSEL_INIT 0x7U
/* DAC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DAC1CLKDIV_INIT 0x40000000U
/* DAC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DAC1CLKSEL_INIT 0x7U
/* DAC2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DAC2CLKDIV_INIT 0x40000000U
/* DAC2CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DAC2CLKSEL_INIT 0x7U
/* DMICFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DMICFCLKDIV_INIT 0x40000000U
/* DMICFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_DMICFCLKSEL_INIT 0x7U
/* FC32KCLKSEL: FC32KCLKSEL=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FC32KCLKSEL_INIT 0
/* FCCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL0_INIT 0x7U
/* FCCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL1_INIT 0x7U
/* FCCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL2_INIT 0x7U
/* FCCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL3_INIT 0x7U
/* FCCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL4_INIT 0x7U
/* FCCLKSEL5: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL5_INIT 0x7U
/* FCCLKSEL6: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL6_INIT 0x7U
/* FCCLKSEL7: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FCCLKSEL7_INIT 0x7U
/* FLEXCOMM0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM0CLKDIV_INIT 0x40000000U
/* FLEXCOMM1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM1CLKDIV_INIT 0x40000000U
/* FLEXCOMM2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM2CLKDIV_INIT 0x40000000U
/* FLEXCOMM3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM3CLKDIV_INIT 0x40000000U
/* FLEXCOMM4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM4CLKDIV_INIT 0x40000000U
/* FLEXCOMM5CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM5CLKDIV_INIT 0x40000000U
/* FLEXCOMM6CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM6CLKDIV_INIT 0x40000000U
/* FLEXCOMM7CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXCOMM7CLKDIV_INIT 0x40000000U
/* FLEXSPICLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXSPICLKDIV_INIT 0x40000000U
/* FLEXSPICLKSEL: SEL=15 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FLEXSPICLKSEL_INIT 0xFU
/* FRGCLKSEL0: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL0_INIT 0x7U
/* FRGCLKSEL1: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL1_INIT 0x7U
/* FRGCLKSEL2: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL2_INIT 0x7U
/* FRGCLKSEL3: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL3_INIT 0x7U
/* FRGCLKSEL4: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL4_INIT 0x7U
/* FRGCLKSEL5: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL5_INIT 0x7U
/* FRGCLKSEL6: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL6_INIT 0x7U
/* FRGCLKSEL7: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCLKSEL7_INIT 0x7U
/* FRGCTRL0: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL0_INIT 0xFFU
/* FRGCTRL1: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL1_INIT 0xFFU
/* FRGCTRL2: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL2_INIT 0xFFU
/* FRGCTRL3: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL3_INIT 0xFFU
/* FRGCTRL4: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL4_INIT 0xFFU
/* FRGCTRL5: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL5_INIT 0xFFU
/* FRGCTRL6: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL6_INIT 0xFFU
/* FRGCTRL7: MULT=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FRGCTRL7_INIT 0xFFU
/* FROHFDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_FROHFDIV_INIT 0x40000000U
/* HSSPICLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_HSSPICLKSEL_INIT 0x7U
/* I3CFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_I3CFCLKDIV_INIT 0x40000000U
/* I3CFCLKSDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_I3CFCLKSDIV_INIT 0x40000000U
/* I3CFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_I3CFCLKSEL_INIT 0x7U
/* I3CFCLKSTCDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_I3CFCLKSTCDIV_INIT 0x40000000U
/* I3CFCLKSTCSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_I3CFCLKSTCSEL_INIT 0x7U
/* MAINCLKSELA: SEL=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_MAINCLKSELA_INIT 0
/* MAINCLKSELB: SEL=1 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_MAINCLKSELB_INIT 0x1U
/* MCLKCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_MCLKCLKSEL_INIT 0x7U
/* MCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_MCLKDIV_INIT 0x40000000U
/* PLL0CLKSEL: SEL=1 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL0CLKSEL_INIT 0x1U
/* PLL0CTRL: CLKEN=1, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL0CTRL_INIT 0x200000U
/* PLL0NDEC: NDIV=4 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL0NDEC_INIT 0x4U
/* PLL0PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL0PDEC_INIT 0x2U
/* PLL0SSCG0: MD_LBS=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL0SSCG0_INIT 0
/* PLL0SSCG1: SEL_EXT=1, DITHER=0, MDIV_EXT=100, MC=0, MR=0, MF=0, MD_MBS=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL0SSCG1_INIT 0x10019000U
/* PLL1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL1CLKSEL_INIT 0x7U
/* PLL1CTRL: CLKEN=0, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL1CTRL_INIT 0
/* PLL1MDEC: MDIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL1MDEC_INIT 0
/* PLL1NDEC: NDIV=1 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL1NDEC_INIT 0x1U
/* PLL1PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLL1PDEC_INIT 0x2U
/* PLLCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLLCLKDIV_INIT 0x40000000U
/* PLLCLKDIVSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_PLLCLKDIVSEL_INIT 0x7U
/* SCTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_SCTCLKDIV_INIT 0x40000000U
/* SCTCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_SCTCLKSEL_INIT 0x7U
/* SYSTICKCLKDIV0: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_SYSTICKCLKDIV0_INIT 0x40000000U
/* SYSTICKCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_SYSTICKCLKSEL0_INIT 0x7U
/* TRACECLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_TRACECLKDIV_INIT 0x40000000U
/* TRACECLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_TRACECLKSEL_INIT 0x7U
/* USB0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_USB0CLKDIV_INIT 0x40000000U
/* USB0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_USB0CLKSEL_INIT 0x7U
/* WDTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL100M_SYSCON_WDTCLKDIV_INIT 0x40000000U

/* Definitions for BOARD_BootClockPLL150M functional group */
/* DUMMY_CTRL: XO32M_ADC_CLK_MODE=0 */
#define BOARD_BOOTCLOCKPLL150M_ANACTRL_DUMMY_CTRL_INIT 0
/* FRO192M_CTRL: ENA_96MHZCLK=1, ENA_12MHZCLK=1 */
#define BOARD_BOOTCLOCKPLL150M_ANACTRL_FRO192M_CTRL_INIT 0x4080D01AU
/* XO32M_CTRL: ENABLE_SYSTEM_CLK_OUT=1, ACBUF_PASS_ENABLE=0 */
#define BOARD_BOOTCLOCKPLL150M_ANACTRL_XO32M_CTRL_INIT 0x121428AU
/* FREQMEAS_REF: CLKIN=2 */
#define BOARD_BOOTCLOCKPLL150M_INPUTMUX_FREQMEAS_REF_INIT 0x2U
/* FREQMEAS_TAR: CLKIN=2 */
#define BOARD_BOOTCLOCKPLL150M_INPUTMUX_FREQMEAS_TAR_INIT 0x2U
/* OSEVENTTIMER: SELCLOCK=1, CLOCKENABLE=0 */
#define BOARD_BOOTCLOCKPLL150M_PMC_OSEVENTTIMER_INIT 0x8U
/* PDRUNCFG0: PDEN_PLL0_SSCG=0, PDEN_PLL1=1, PDEN_PLL0=0, PDEN_XTAL32K=1, PDEN_FRO32K=1 */
#define BOARD_BOOTCLOCKPLL150M_PMC_PDRUNCFG0_INIT 0x5EFDC0U
/* RTCOSC32K: SEL=0 */
#define BOARD_BOOTCLOCKPLL150M_PMC_RTCOSC32K_INIT 0
/* ADC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_ADC0CLKDIV_INIT 0x40000000U
/* ADC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_ADC0CLKSEL_INIT 0x7U
/* ADC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_ADC1CLKDIV_INIT 0x40000000U
/* ADC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_ADC1CLKSEL_INIT 0x7U
/* AHBCLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_AHBCLKDIV_INIT 0
/* CANCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CANCLKDIV_INIT 0x40000000U
/* CANCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CANCLKSEL_INIT 0x7U
/* CLKOUTDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CLKOUTDIV_INIT 0x40000000U
/* CLKOUTSEL: SEL=15 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CLKOUTSEL_INIT 0xFU
/* CLOCK_CTRL: FRO1MHZ_CLK_ENA=0, CLKIN_ENA=1, FRO1MHZ_UTICK_ENA=0, XTAL32MHZ_FREQM_ENA=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CLOCK_CTRL_INIT 0x21U
/* CTIMER0CLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMER0CLKDIV_INIT 0
/* CTIMER1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMER1CLKDIV_INIT 0x40000000U
/* CTIMER2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMER2CLKDIV_INIT 0x40000000U
/* CTIMER3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMER3CLKDIV_INIT 0x40000000U
/* CTIMER4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMER4CLKDIV_INIT 0x40000000U
/* CTIMERCLKSEL0: SEL=3 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMERCLKSEL0_INIT 0x3U
/* CTIMERCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMERCLKSEL1_INIT 0x7U
/* CTIMERCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMERCLKSEL2_INIT 0x7U
/* CTIMERCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMERCLKSEL3_INIT 0x7U
/* CTIMERCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_CTIMERCLKSEL4_INIT 0x7U
/* DAC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DAC0CLKDIV_INIT 0x40000000U
/* DAC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DAC0CLKSEL_INIT 0x7U
/* DAC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DAC1CLKDIV_INIT 0x40000000U
/* DAC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DAC1CLKSEL_INIT 0x7U
/* DAC2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DAC2CLKDIV_INIT 0x40000000U
/* DAC2CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DAC2CLKSEL_INIT 0x7U
/* DMICFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DMICFCLKDIV_INIT 0x40000000U
/* DMICFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_DMICFCLKSEL_INIT 0x7U
/* FC32KCLKSEL: FC32KCLKSEL=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FC32KCLKSEL_INIT 0
/* FCCLKSEL0: SEL=3 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL0_INIT 0x3U
/* FCCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL1_INIT 0x7U
/* FCCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL2_INIT 0x7U
/* FCCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL3_INIT 0x7U
/* FCCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL4_INIT 0x7U
/* FCCLKSEL5: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL5_INIT 0x7U
/* FCCLKSEL6: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL6_INIT 0x7U
/* FCCLKSEL7: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FCCLKSEL7_INIT 0x7U
/* FLEXCOMM0CLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM0CLKDIV_INIT 0
/* FLEXCOMM1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM1CLKDIV_INIT 0x40000000U
/* FLEXCOMM2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM2CLKDIV_INIT 0x40000000U
/* FLEXCOMM3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM3CLKDIV_INIT 0x40000000U
/* FLEXCOMM4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM4CLKDIV_INIT 0x40000000U
/* FLEXCOMM5CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM5CLKDIV_INIT 0x40000000U
/* FLEXCOMM6CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM6CLKDIV_INIT 0x40000000U
/* FLEXCOMM7CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXCOMM7CLKDIV_INIT 0x40000000U
/* FLEXSPICLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXSPICLKDIV_INIT 0x40000000U
/* FLEXSPICLKSEL: SEL=15 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FLEXSPICLKSEL_INIT 0xFU
/* FRGCLKSEL0: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL0_INIT 0x7U
/* FRGCLKSEL1: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL1_INIT 0x7U
/* FRGCLKSEL2: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL2_INIT 0x7U
/* FRGCLKSEL3: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL3_INIT 0x7U
/* FRGCLKSEL4: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL4_INIT 0x7U
/* FRGCLKSEL5: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL5_INIT 0x7U
/* FRGCLKSEL6: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL6_INIT 0x7U
/* FRGCLKSEL7: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCLKSEL7_INIT 0x7U
/* FRGCTRL0: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL0_INIT 0xFFU
/* FRGCTRL1: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL1_INIT 0xFFU
/* FRGCTRL2: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL2_INIT 0xFFU
/* FRGCTRL3: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL3_INIT 0xFFU
/* FRGCTRL4: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL4_INIT 0xFFU
/* FRGCTRL5: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL5_INIT 0xFFU
/* FRGCTRL6: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL6_INIT 0xFFU
/* FRGCTRL7: MULT=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FRGCTRL7_INIT 0xFFU
/* FROHFDIV: HALT=0, DIV=1 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_FROHFDIV_INIT 0x1U
/* HSSPICLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_HSSPICLKSEL_INIT 0x7U
/* I3CFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_I3CFCLKDIV_INIT 0x40000000U
/* I3CFCLKSDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_I3CFCLKSDIV_INIT 0x40000000U
/* I3CFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_I3CFCLKSEL_INIT 0x7U
/* I3CFCLKSTCDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_I3CFCLKSTCDIV_INIT 0x40000000U
/* I3CFCLKSTCSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_I3CFCLKSTCSEL_INIT 0x7U
/* MAINCLKSELA: SEL=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_MAINCLKSELA_INIT 0
/* MAINCLKSELB: SEL=1 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_MAINCLKSELB_INIT 0x1U
/* MCLKCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_MCLKCLKSEL_INIT 0x7U
/* MCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_MCLKDIV_INIT 0x40000000U
/* PLL0CLKSEL: SEL=1 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL0CLKSEL_INIT 0x1U
/* PLL0CTRL: CLKEN=1, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL0CTRL_INIT 0x200000U
/* PLL0NDEC: NDIV=8 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL0NDEC_INIT 0x8U
/* PLL0PDEC: PDIV=1 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL0PDEC_INIT 0x1U
/* PLL0SSCG0: MD_LBS=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL0SSCG0_INIT 0
/* PLL0SSCG1: SEL_EXT=1, DITHER=0, MDIV_EXT=150, MC=0, MR=0, MF=0, MD_MBS=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL0SSCG1_INIT 0x10025800U
/* PLL1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL1CLKSEL_INIT 0x7U
/* PLL1CTRL: CLKEN=0, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL1CTRL_INIT 0
/* PLL1MDEC: MDIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL1MDEC_INIT 0
/* PLL1NDEC: NDIV=1 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL1NDEC_INIT 0x1U
/* PLL1PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLL1PDEC_INIT 0x2U
/* PLLCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLLCLKDIV_INIT 0x40000000U
/* PLLCLKDIVSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_PLLCLKDIVSEL_INIT 0x7U
/* SCTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_SCTCLKDIV_INIT 0x40000000U
/* SCTCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_SCTCLKSEL_INIT 0x7U
/* SYSTICKCLKDIV0: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_SYSTICKCLKDIV0_INIT 0x40000000U
/* SYSTICKCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_SYSTICKCLKSEL0_INIT 0x7U
/* TRACECLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_TRACECLKDIV_INIT 0x40000000U
/* TRACECLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_TRACECLKSEL_INIT 0x7U
/* USB0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_USB0CLKDIV_INIT 0x40000000U
/* USB0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_USB0CLKSEL_INIT 0x7U
/* WDTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL150M_SYSCON_WDTCLKDIV_INIT 0x40000000U

/* Definitions for BOARD_BootClockPLL1_150M functional group */
/* DUMMY_CTRL: XO32M_ADC_CLK_MODE=0 */
#define BOARD_BOOTCLOCKPLL1_150M_ANACTRL_DUMMY_CTRL_INIT 0
/* FRO192M_CTRL: ENA_96MHZCLK=0, ENA_12MHZCLK=1 */
#define BOARD_BOOTCLOCKPLL1_150M_ANACTRL_FRO192M_CTRL_INIT 0x80D01AU
/* XO32M_CTRL: ENABLE_SYSTEM_CLK_OUT=1, ACBUF_PASS_ENABLE=0 */
#define BOARD_BOOTCLOCKPLL1_150M_ANACTRL_XO32M_CTRL_INIT 0x121428AU
/* FREQMEAS_REF: CLKIN=2 */
#define BOARD_BOOTCLOCKPLL1_150M_INPUTMUX_FREQMEAS_REF_INIT 0x2U
/* FREQMEAS_TAR: CLKIN=2 */
#define BOARD_BOOTCLOCKPLL1_150M_INPUTMUX_FREQMEAS_TAR_INIT 0x2U
/* OSEVENTTIMER: SELCLOCK=1, CLOCKENABLE=0 */
#define BOARD_BOOTCLOCKPLL1_150M_PMC_OSEVENTTIMER_INIT 0x8U
/* PDRUNCFG0: PDEN_PLL0_SSCG=1, PDEN_PLL1=0, PDEN_PLL0=1, PDEN_XTAL32K=1, PDEN_FRO32K=1 */
#define BOARD_BOOTCLOCKPLL1_150M_PMC_PDRUNCFG0_INIT 0xDEFBC0U
/* RTCOSC32K: SEL=0 */
#define BOARD_BOOTCLOCKPLL1_150M_PMC_RTCOSC32K_INIT 0
/* ADC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_ADC0CLKDIV_INIT 0x40000000U
/* ADC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_ADC0CLKSEL_INIT 0x7U
/* ADC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_ADC1CLKDIV_INIT 0x40000000U
/* ADC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_ADC1CLKSEL_INIT 0x7U
/* AHBCLKDIV: HALT=0, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_AHBCLKDIV_INIT 0
/* CANCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CANCLKDIV_INIT 0x40000000U
/* CANCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CANCLKSEL_INIT 0x7U
/* CLKOUTDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CLKOUTDIV_INIT 0x40000000U
/* CLKOUTSEL: SEL=15 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CLKOUTSEL_INIT 0xFU
/* CLOCK_CTRL: FRO1MHZ_CLK_ENA=0, CLKIN_ENA=1, FRO1MHZ_UTICK_ENA=0, XTAL32MHZ_FREQM_ENA=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CLOCK_CTRL_INIT 0x21U
/* CTIMER0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMER0CLKDIV_INIT 0x40000000U
/* CTIMER1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMER1CLKDIV_INIT 0x40000000U
/* CTIMER2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMER2CLKDIV_INIT 0x40000000U
/* CTIMER3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMER3CLKDIV_INIT 0x40000000U
/* CTIMER4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMER4CLKDIV_INIT 0x40000000U
/* CTIMERCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMERCLKSEL0_INIT 0x7U
/* CTIMERCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMERCLKSEL1_INIT 0x7U
/* CTIMERCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMERCLKSEL2_INIT 0x7U
/* CTIMERCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMERCLKSEL3_INIT 0x7U
/* CTIMERCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_CTIMERCLKSEL4_INIT 0x7U
/* DAC0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DAC0CLKDIV_INIT 0x40000000U
/* DAC0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DAC0CLKSEL_INIT 0x7U
/* DAC1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DAC1CLKDIV_INIT 0x40000000U
/* DAC1CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DAC1CLKSEL_INIT 0x7U
/* DAC2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DAC2CLKDIV_INIT 0x40000000U
/* DAC2CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DAC2CLKSEL_INIT 0x7U
/* DMICFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DMICFCLKDIV_INIT 0x40000000U
/* DMICFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_DMICFCLKSEL_INIT 0x7U
/* FC32KCLKSEL: FC32KCLKSEL=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FC32KCLKSEL_INIT 0
/* FCCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL0_INIT 0x7U
/* FCCLKSEL1: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL1_INIT 0x7U
/* FCCLKSEL2: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL2_INIT 0x7U
/* FCCLKSEL3: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL3_INIT 0x7U
/* FCCLKSEL4: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL4_INIT 0x7U
/* FCCLKSEL5: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL5_INIT 0x7U
/* FCCLKSEL6: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL6_INIT 0x7U
/* FCCLKSEL7: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FCCLKSEL7_INIT 0x7U
/* FLEXCOMM0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM0CLKDIV_INIT 0x40000000U
/* FLEXCOMM1CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM1CLKDIV_INIT 0x40000000U
/* FLEXCOMM2CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM2CLKDIV_INIT 0x40000000U
/* FLEXCOMM3CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM3CLKDIV_INIT 0x40000000U
/* FLEXCOMM4CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM4CLKDIV_INIT 0x40000000U
/* FLEXCOMM5CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM5CLKDIV_INIT 0x40000000U
/* FLEXCOMM6CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM6CLKDIV_INIT 0x40000000U
/* FLEXCOMM7CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXCOMM7CLKDIV_INIT 0x40000000U
/* FLEXSPICLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXSPICLKDIV_INIT 0x40000000U
/* FLEXSPICLKSEL: SEL=15 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FLEXSPICLKSEL_INIT 0xFU
/* FRGCLKSEL0: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL0_INIT 0x7U
/* FRGCLKSEL1: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL1_INIT 0x7U
/* FRGCLKSEL2: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL2_INIT 0x7U
/* FRGCLKSEL3: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL3_INIT 0x7U
/* FRGCLKSEL4: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL4_INIT 0x7U
/* FRGCLKSEL5: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL5_INIT 0x7U
/* FRGCLKSEL6: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL6_INIT 0x7U
/* FRGCLKSEL7: FRG_SRC_SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCLKSEL7_INIT 0x7U
/* FRGCTRL0: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL0_INIT 0xFFU
/* FRGCTRL1: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL1_INIT 0xFFU
/* FRGCTRL2: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL2_INIT 0xFFU
/* FRGCTRL3: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL3_INIT 0xFFU
/* FRGCTRL4: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL4_INIT 0xFFU
/* FRGCTRL5: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL5_INIT 0xFFU
/* FRGCTRL6: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL6_INIT 0xFFU
/* FRGCTRL7: MULT=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FRGCTRL7_INIT 0xFFU
/* FROHFDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_FROHFDIV_INIT 0x40000000U
/* HSSPICLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_HSSPICLKSEL_INIT 0x7U
/* I3CFCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_I3CFCLKDIV_INIT 0x40000000U
/* I3CFCLKSDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_I3CFCLKSDIV_INIT 0x40000000U
/* I3CFCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_I3CFCLKSEL_INIT 0x7U
/* I3CFCLKSTCDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_I3CFCLKSTCDIV_INIT 0x40000000U
/* I3CFCLKSTCSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_I3CFCLKSTCSEL_INIT 0x7U
/* MAINCLKSELA: SEL=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_MAINCLKSELA_INIT 0
/* MAINCLKSELB: SEL=2 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_MAINCLKSELB_INIT 0x2U
/* MCLKCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_MCLKCLKSEL_INIT 0x7U
/* MCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_MCLKDIV_INIT 0x40000000U
/* PLL0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL0CLKSEL_INIT 0x7U
/* PLL0CTRL: CLKEN=0, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL0CTRL_INIT 0
/* PLL0NDEC: NDIV=1 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL0NDEC_INIT 0x1U
/* PLL0PDEC: PDIV=2 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL0PDEC_INIT 0x2U
/* PLL0SSCG0: MD_LBS=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL0SSCG0_INIT 0
/* PLL0SSCG1: SEL_EXT=0, DITHER=0, MDIV_EXT=0, MC=0, MR=0, MF=0, MD_MBS=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL0SSCG1_INIT 0
/* PLL1CLKSEL: SEL=1 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL1CLKSEL_INIT 0x1U
/* PLL1CTRL: CLKEN=1, BYPASSPOSTDIV=0, BYPASSPREDIV=0, LIMUPOFF=0, BYPASSPOSTDIV2=0, BYPASSPLL=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL1CTRL_INIT 0x200000U
/* PLL1MDEC: MDIV=150 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL1MDEC_INIT 0x96U
/* PLL1NDEC: NDIV=8 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL1NDEC_INIT 0x8U
/* PLL1PDEC: PDIV=1 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLL1PDEC_INIT 0x1U
/* PLLCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLLCLKDIV_INIT 0x40000000U
/* PLLCLKDIVSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_PLLCLKDIVSEL_INIT 0x7U
/* SCTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_SCTCLKDIV_INIT 0x40000000U
/* SCTCLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_SCTCLKSEL_INIT 0x7U
/* SYSTICKCLKDIV0: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_SYSTICKCLKDIV0_INIT 0x40000000U
/* SYSTICKCLKSEL0: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_SYSTICKCLKSEL0_INIT 0x7U
/* TRACECLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_TRACECLKDIV_INIT 0x40000000U
/* TRACECLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_TRACECLKSEL_INIT 0x7U
/* USB0CLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_USB0CLKDIV_INIT 0x40000000U
/* USB0CLKSEL: SEL=7 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_USB0CLKSEL_INIT 0x7U
/* WDTCLKDIV: HALT=1, DIV=0 */
#define BOARD_BOOTCLOCKPLL1_150M_SYSCON_WDTCLKDIV_INIT 0x40000000U
