# Cache Me Out: RISC-V Out-of-Order Processor

Draft placeholder. Replace with full write-up covering microarchitecture, design choices, and verification.

- Goal: build a complete OOO RISC-V core in Verilog
- Components: reservation stations, reorder buffer, branch predictor, caches, LSQ
- Verification: FPGA synthesis and custom testbenches

## Links

See top links for code and resources.

