$date
	Tue Jan 27 20:40:25 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module or_gate_tb $end
$var wire 1 ! tb_q $end
$var reg 1 " tb_a $end
$var reg 1 # tb_b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#10000
1!
1#
#20000
0#
1"
#30000
1#
#40000
