// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/17/2022 10:24:39"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task4 (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_CLK,
	VGA_X,
	VGA_Y,
	VGA_COLOUR,
	VGA_PLOT);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_CLK;
output 	[7:0] VGA_X;
output 	[6:0] VGA_Y;
output 	[2:0] VGA_COLOUR;
output 	VGA_PLOT;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[4]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[2]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_COLOUR[0]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_COLOUR[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_COLOUR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_PLOT	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \triangle|Mult2~mac_resulta ;
wire \triangle|Mult2~324 ;
wire \triangle|Mult2~325 ;
wire \triangle|Mult2~326 ;
wire \triangle|Mult2~327 ;
wire \triangle|Mult2~328 ;
wire \triangle|Mult2~329 ;
wire \triangle|Mult2~330 ;
wire \triangle|Mult2~331 ;
wire \triangle|Mult2~332 ;
wire \triangle|Mult2~8 ;
wire \triangle|Mult2~9 ;
wire \triangle|Mult2~10 ;
wire \triangle|Mult2~11 ;
wire \triangle|Mult2~12 ;
wire \triangle|Mult2~13 ;
wire \triangle|Mult2~14 ;
wire \triangle|Mult2~15 ;
wire \triangle|Mult2~16 ;
wire \triangle|Mult2~17 ;
wire \triangle|Mult2~18 ;
wire \triangle|Mult2~19 ;
wire \triangle|Mult2~20 ;
wire \triangle|Mult2~21 ;
wire \triangle|Mult2~22 ;
wire \triangle|Mult2~23 ;
wire \triangle|Mult2~24 ;
wire \triangle|Mult2~25 ;
wire \triangle|Mult2~26 ;
wire \triangle|Mult2~27 ;
wire \triangle|Mult2~28 ;
wire \triangle|Mult2~29 ;
wire \triangle|Mult2~30 ;
wire \triangle|Mult2~31 ;
wire \triangle|Mult2~32 ;
wire \triangle|Mult2~33 ;
wire \triangle|Mult2~34 ;
wire \triangle|Mult2~35 ;
wire \triangle|Mult2~36 ;
wire \triangle|Mult2~37 ;
wire \triangle|Mult2~38 ;
wire \triangle|Mult2~39 ;
wire \triangle|Mult2~40 ;
wire \triangle|Mult2~41 ;
wire \triangle|Mult2~42 ;
wire \triangle|Mult2~43 ;
wire \triangle|Mult2~44 ;
wire \triangle|Mult2~45 ;
wire \triangle|Mult2~46 ;
wire \triangle|Mult2~47 ;
wire \triangle|Mult2~48 ;
wire \triangle|Mult2~49 ;
wire \triangle|Mult2~50 ;
wire \triangle|Mult2~51 ;
wire \triangle|Mult2~52 ;
wire \triangle|Mult2~53 ;
wire \triangle|Mult2~54 ;
wire \triangle|Mult1~mac_resulta ;
wire \triangle|Mult1~324 ;
wire \triangle|Mult1~325 ;
wire \triangle|Mult1~326 ;
wire \triangle|Mult1~327 ;
wire \triangle|Mult1~328 ;
wire \triangle|Mult1~329 ;
wire \triangle|Mult1~330 ;
wire \triangle|Mult1~331 ;
wire \triangle|Mult1~332 ;
wire \triangle|Mult1~8 ;
wire \triangle|Mult1~9 ;
wire \triangle|Mult1~10 ;
wire \triangle|Mult1~11 ;
wire \triangle|Mult1~12 ;
wire \triangle|Mult1~13 ;
wire \triangle|Mult1~14 ;
wire \triangle|Mult1~15 ;
wire \triangle|Mult1~16 ;
wire \triangle|Mult1~17 ;
wire \triangle|Mult1~18 ;
wire \triangle|Mult1~19 ;
wire \triangle|Mult1~20 ;
wire \triangle|Mult1~21 ;
wire \triangle|Mult1~22 ;
wire \triangle|Mult1~23 ;
wire \triangle|Mult1~24 ;
wire \triangle|Mult1~25 ;
wire \triangle|Mult1~26 ;
wire \triangle|Mult1~27 ;
wire \triangle|Mult1~28 ;
wire \triangle|Mult1~29 ;
wire \triangle|Mult1~30 ;
wire \triangle|Mult1~31 ;
wire \triangle|Mult1~32 ;
wire \triangle|Mult1~33 ;
wire \triangle|Mult1~34 ;
wire \triangle|Mult1~35 ;
wire \triangle|Mult1~36 ;
wire \triangle|Mult1~37 ;
wire \triangle|Mult1~38 ;
wire \triangle|Mult1~39 ;
wire \triangle|Mult1~40 ;
wire \triangle|Mult1~41 ;
wire \triangle|Mult1~42 ;
wire \triangle|Mult1~43 ;
wire \triangle|Mult1~44 ;
wire \triangle|Mult1~45 ;
wire \triangle|Mult1~46 ;
wire \triangle|Mult1~47 ;
wire \triangle|Mult1~48 ;
wire \triangle|Mult1~49 ;
wire \triangle|Mult1~50 ;
wire \triangle|Mult1~51 ;
wire \triangle|Mult1~52 ;
wire \triangle|Mult1~53 ;
wire \triangle|Mult1~54 ;
wire \triangle|Mult0~23 ;
wire \triangle|Mult0~24 ;
wire \triangle|Mult0~25 ;
wire \triangle|Mult0~26 ;
wire \triangle|Mult0~27 ;
wire \triangle|Mult0~28 ;
wire \triangle|Mult0~29 ;
wire \triangle|Mult0~30 ;
wire \triangle|Mult0~31 ;
wire \triangle|Mult0~32 ;
wire \triangle|Mult0~33 ;
wire \triangle|Mult0~34 ;
wire \triangle|Mult0~35 ;
wire \triangle|Mult0~36 ;
wire \triangle|Mult0~37 ;
wire \triangle|Mult0~38 ;
wire \triangle|Mult0~39 ;
wire \triangle|Mult0~40 ;
wire \triangle|Mult0~41 ;
wire \triangle|Mult0~42 ;
wire \triangle|Mult0~43 ;
wire \triangle|Mult0~44 ;
wire \triangle|Mult0~45 ;
wire \triangle|Mult0~46 ;
wire \triangle|Mult0~47 ;
wire \triangle|Mult0~48 ;
wire \triangle|Mult0~49 ;
wire \triangle|Mult0~50 ;
wire \triangle|Mult0~51 ;
wire \triangle|Mult0~52 ;
wire \triangle|Mult0~53 ;
wire \triangle|Mult0~54 ;
wire \triangle|Mult0~55 ;
wire \triangle|Mult0~56 ;
wire \triangle|Mult0~57 ;
wire \triangle|Mult0~58 ;
wire \triangle|Mult0~59 ;
wire \triangle|Mult0~60 ;
wire \triangle|Mult0~61 ;
wire \triangle|Mult0~62 ;
wire \triangle|Mult0~63 ;
wire \triangle|Mult0~64 ;
wire \triangle|Mult0~65 ;
wire \triangle|Mult0~66 ;
wire \triangle|Mult0~67 ;
wire \triangle|Mult0~68 ;
wire \triangle|Mult0~69 ;
wire \triangle|Mult0~70 ;
wire \triangle|Mult0~71 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \triangle|Right_cicle|Equal8~2_combout ;
wire \triangle|Left_cicle|Add12~1_sumout ;
wire \triangle|Right_cicle|Equal8~1_combout ;
wire \triangle|Left_cicle|Selector40~0_combout ;
wire \KEY[3]~input_o ;
wire \triangle|Left_cicle|Selector49~0_combout ;
wire \triangle|Left_cicle|Add13~21_sumout ;
wire \triangle|Left_cicle|Add14~21_sumout ;
wire \triangle|Left_cicle|Add10~21_sumout ;
wire \triangle|Left_cicle|Selector59~0_combout ;
wire \triangle|Left_cicle|crit[0]~0_combout ;
wire \triangle|Left_cicle|Add14~22 ;
wire \triangle|Left_cicle|Add14~25_sumout ;
wire \triangle|Left_cicle|Add10~22 ;
wire \triangle|Left_cicle|Add10~25_sumout ;
wire \triangle|Left_cicle|Selector58~0_combout ;
wire \triangle|Left_cicle|Selector58~1_combout ;
wire \triangle|Left_cicle|Add12~2 ;
wire \triangle|Left_cicle|Add12~25_sumout ;
wire \triangle|Left_cicle|Selector39~0_combout ;
wire \triangle|Left_cicle|Add12~26 ;
wire \triangle|Left_cicle|Add12~21_sumout ;
wire \triangle|Left_cicle|Selector38~0_combout ;
wire \triangle|Left_cicle|offset_x[4]~0_combout ;
wire \triangle|Left_cicle|Selector47~0_combout ;
wire \triangle|Left_cicle|Add9~21_sumout ;
wire \triangle|Left_cicle|Selector48~0_combout ;
wire \triangle|Left_cicle|Add9~22 ;
wire \triangle|Left_cicle|Add9~17_sumout ;
wire \triangle|Left_cicle|Add13~22 ;
wire \triangle|Left_cicle|Add13~23 ;
wire \triangle|Left_cicle|Add13~26 ;
wire \triangle|Left_cicle|Add13~27 ;
wire \triangle|Left_cicle|Add13~29_sumout ;
wire \triangle|Left_cicle|Add13~25_sumout ;
wire \triangle|Left_cicle|Add14~26 ;
wire \triangle|Left_cicle|Add14~29_sumout ;
wire \triangle|Left_cicle|Add10~26 ;
wire \triangle|Left_cicle|Add10~29_sumout ;
wire \triangle|Left_cicle|Selector57~0_combout ;
wire \triangle|Left_cicle|Add14~30 ;
wire \triangle|Left_cicle|Add14~33_sumout ;
wire \triangle|Left_cicle|Add10~30 ;
wire \triangle|Left_cicle|Add10~33_sumout ;
wire \triangle|Left_cicle|Selector56~0_combout ;
wire \triangle|Left_cicle|Selector46~0_combout ;
wire \triangle|Left_cicle|Add9~18 ;
wire \triangle|Left_cicle|Add9~13_sumout ;
wire \triangle|Left_cicle|Add10~34 ;
wire \triangle|Left_cicle|Add10~37_sumout ;
wire \triangle|Left_cicle|Add12~22 ;
wire \triangle|Left_cicle|Add12~17_sumout ;
wire \triangle|Left_cicle|Selector37~0_combout ;
wire \triangle|Left_cicle|Add13~30 ;
wire \triangle|Left_cicle|Add13~31 ;
wire \triangle|Left_cicle|Add13~33_sumout ;
wire \triangle|Left_cicle|Add14~34 ;
wire \triangle|Left_cicle|Add14~37_sumout ;
wire \triangle|Left_cicle|Selector55~0_combout ;
wire \triangle|Left_cicle|Selector55~1_combout ;
wire \triangle|Left_cicle|LessThan1~0_combout ;
wire \triangle|Left_cicle|Selector41~0_combout ;
wire \triangle|Left_cicle|Add9~14 ;
wire \triangle|Left_cicle|Add9~9_sumout ;
wire \triangle|Left_cicle|Selector45~0_combout ;
wire \triangle|Left_cicle|Add9~10 ;
wire \triangle|Left_cicle|Add9~5_sumout ;
wire \triangle|Left_cicle|Selector44~0_combout ;
wire \triangle|Left_cicle|Add9~6 ;
wire \triangle|Left_cicle|Add9~29_sumout ;
wire \triangle|Left_cicle|Selector43~0_combout ;
wire \triangle|Left_cicle|Add9~30 ;
wire \triangle|Left_cicle|Add9~25_sumout ;
wire \triangle|Left_cicle|Selector42~0_combout ;
wire \triangle|Left_cicle|Add9~26 ;
wire \triangle|Left_cicle|Add9~1_sumout ;
wire \triangle|Left_cicle|Add12~18 ;
wire \triangle|Left_cicle|Add12~13_sumout ;
wire \triangle|Left_cicle|Selector36~0_combout ;
wire \triangle|Left_cicle|Add12~14 ;
wire \triangle|Left_cicle|Add12~9_sumout ;
wire \triangle|Left_cicle|Selector35~0_combout ;
wire \triangle|Left_cicle|Add12~10 ;
wire \triangle|Left_cicle|Add12~33_sumout ;
wire \triangle|Left_cicle|Selector34~0_combout ;
wire \triangle|Left_cicle|Add12~34 ;
wire \triangle|Left_cicle|Add12~30 ;
wire \triangle|Left_cicle|Add12~5_sumout ;
wire \triangle|Left_cicle|Selector32~0_combout ;
wire \triangle|Left_cicle|Add13~34 ;
wire \triangle|Left_cicle|Add13~35 ;
wire \triangle|Left_cicle|Add13~6 ;
wire \triangle|Left_cicle|Add13~7 ;
wire \triangle|Left_cicle|Add13~10 ;
wire \triangle|Left_cicle|Add13~11 ;
wire \triangle|Left_cicle|Add13~14 ;
wire \triangle|Left_cicle|Add13~15 ;
wire \triangle|Left_cicle|Add13~18 ;
wire \triangle|Left_cicle|Add13~19 ;
wire \triangle|Left_cicle|Add13~1_sumout ;
wire \triangle|Left_cicle|Add13~17_sumout ;
wire \triangle|Left_cicle|Add13~13_sumout ;
wire \triangle|Left_cicle|Add13~9_sumout ;
wire \triangle|Left_cicle|Add13~5_sumout ;
wire \triangle|Left_cicle|Add14~38 ;
wire \triangle|Left_cicle|Add14~5_sumout ;
wire \triangle|Left_cicle|Add10~38 ;
wire \triangle|Left_cicle|Add10~5_sumout ;
wire \triangle|Left_cicle|Selector54~0_combout ;
wire \triangle|Left_cicle|Add14~6 ;
wire \triangle|Left_cicle|Add14~9_sumout ;
wire \triangle|Left_cicle|Add10~6 ;
wire \triangle|Left_cicle|Add10~9_sumout ;
wire \triangle|Left_cicle|Selector53~0_combout ;
wire \triangle|Left_cicle|Add14~10 ;
wire \triangle|Left_cicle|Add14~13_sumout ;
wire \triangle|Left_cicle|Add10~10 ;
wire \triangle|Left_cicle|Add10~13_sumout ;
wire \triangle|Left_cicle|Selector52~0_combout ;
wire \triangle|Left_cicle|Add14~14 ;
wire \triangle|Left_cicle|Add14~17_sumout ;
wire \triangle|Left_cicle|Add10~14 ;
wire \triangle|Left_cicle|Add10~17_sumout ;
wire \triangle|Left_cicle|Selector51~0_combout ;
wire \triangle|Left_cicle|Add14~18 ;
wire \triangle|Left_cicle|Add14~1_sumout ;
wire \triangle|Left_cicle|Add10~18 ;
wire \triangle|Left_cicle|Add10~1_sumout ;
wire \triangle|Left_cicle|Selector50~0_combout ;
wire \triangle|Left_cicle|LessThan1~1_combout ;
wire \triangle|Left_cicle|Add12~29_sumout ;
wire \triangle|Left_cicle|Selector33~0_combout ;
wire \triangle|Left_cicle|LessThan0~4_combout ;
wire \triangle|Left_cicle|LessThan0~5_combout ;
wire \triangle|Left_cicle|LessThan0~1_combout ;
wire \triangle|Left_cicle|LessThan0~2_combout ;
wire \triangle|Left_cicle|LessThan0~3_combout ;
wire \triangle|Left_cicle|LessThan0~0_combout ;
wire \triangle|Left_cicle|LessThan0~6_combout ;
wire \triangle|Left_cicle|Selector28~0_combout ;
wire \triangle|Left_cicle|Selector30~0_combout ;
wire \triangle|Left_cicle|Selector29~0_combout ;
wire \triangle|Left_cicle|Selector31~0_combout ;
wire \triangle|Selector31~0_combout ;
wire \triangle|Selector32~0_combout ;
wire \triangle|WideNor1~0_combout ;
wire \triangle|Right_cicle|Add2~14 ;
wire \triangle|Right_cicle|Add2~10 ;
wire \triangle|Right_cicle|Add2~6 ;
wire \triangle|Right_cicle|Add2~2 ;
wire \triangle|Right_cicle|Add2~26 ;
wire \triangle|Right_cicle|Add2~22 ;
wire \triangle|Right_cicle|Add2~17_sumout ;
wire \triangle|Up_cicle|y~1_combout ;
wire \triangle|Right_cicle|Equal8~0_combout ;
wire \triangle|Right_cicle|Equal8~3_combout ;
wire \triangle|Up_cicle|Add4~40_combout ;
wire \triangle|Up_cicle|Add4~41_combout ;
wire \triangle|Up_cicle|Add4~42_combout ;
wire \triangle|Up_cicle|Add4~36_combout ;
wire \triangle|Up_cicle|Add4~37_combout ;
wire \triangle|Up_cicle|Add4~38_combout ;
wire \triangle|Up_cicle|Add4~39_combout ;
wire \triangle|Up_cicle|Add4~49_combout ;
wire \triangle|Right_cicle|Add4~38_cout ;
wire \triangle|Right_cicle|Add4~14 ;
wire \triangle|Right_cicle|Add4~10 ;
wire \triangle|Right_cicle|Add4~6 ;
wire \triangle|Right_cicle|Add4~2 ;
wire \triangle|Right_cicle|Add4~26 ;
wire \triangle|Right_cicle|Add4~22 ;
wire \triangle|Right_cicle|Add4~17_sumout ;
wire \triangle|Up_cicle|y[7]~0_combout ;
wire \triangle|Up_cicle|x[0]~0_combout ;
wire \triangle|Mult0~22 ;
wire \triangle|Mult0~21 ;
wire \triangle|Mult0~20 ;
wire \triangle|Mult0~19 ;
wire \triangle|Mult0~18 ;
wire \triangle|Mult0~17 ;
wire \triangle|Mult0~16 ;
wire \triangle|Mult0~15 ;
wire \triangle|Mult0~14 ;
wire \triangle|Mult0~13 ;
wire \triangle|Mult0~12 ;
wire \triangle|Mult0~11 ;
wire \triangle|Mult0~10 ;
wire \triangle|Mult0~9 ;
wire \triangle|Mult0~8_resulta ;
wire \triangle|Add0~58_cout ;
wire \triangle|Add0~54_cout ;
wire \triangle|Add0~50_cout ;
wire \triangle|Add0~46_cout ;
wire \triangle|Add0~42_cout ;
wire \triangle|Add0~38_cout ;
wire \triangle|Add0~34_cout ;
wire \triangle|Add0~30_cout ;
wire \triangle|Add0~14 ;
wire \triangle|Add0~10 ;
wire \triangle|Add0~6 ;
wire \triangle|Add0~2 ;
wire \triangle|Add0~26 ;
wire \triangle|Add0~22 ;
wire \triangle|Add0~17_sumout ;
wire \triangle|Add0~25_sumout ;
wire \triangle|Right_cicle|Add2~25_sumout ;
wire \triangle|Right_cicle|Add4~25_sumout ;
wire \triangle|Add0~21_sumout ;
wire \triangle|Right_cicle|Add2~21_sumout ;
wire \triangle|Right_cicle|Add4~21_sumout ;
wire \triangle|Right_cicle|always1~2_combout ;
wire \triangle|Right_cicle|LessThan9~0_combout ;
wire \triangle|Right_cicle|LessThan9~1_combout ;
wire \triangle|Up_cicle|WideNor1~0_combout ;
wire \triangle|Right_cicle|x[4]~0_combout ;
wire \triangle|Right_cicle|x[4]~1_combout ;
wire \triangle|Right_cicle|Add1~26 ;
wire \triangle|Right_cicle|Add1~30 ;
wire \triangle|Right_cicle|Add1~34 ;
wire \triangle|Right_cicle|Add1~21_sumout ;
wire \triangle|Right_cicle|Add6~2 ;
wire \triangle|Right_cicle|Add6~30 ;
wire \triangle|Right_cicle|Add6~34 ;
wire \triangle|Right_cicle|Add6~38 ;
wire \triangle|Right_cicle|Add6~25_sumout ;
wire \triangle|Right_cicle|Add3~26 ;
wire \triangle|Right_cicle|Add3~30 ;
wire \triangle|Right_cicle|Add3~34 ;
wire \triangle|Right_cicle|Add3~21_sumout ;
wire \triangle|Right_cicle|Add5~2 ;
wire \triangle|Right_cicle|Add5~30 ;
wire \triangle|Right_cicle|Add5~34 ;
wire \triangle|Right_cicle|Add5~38 ;
wire \triangle|Right_cicle|Add5~25_sumout ;
wire \triangle|Right_cicle|Selector65~0_combout ;
wire \triangle|Right_cicle|Add6~1_sumout ;
wire \triangle|Right_cicle|Add5~1_sumout ;
wire \triangle|Right_cicle|Selector69~0_combout ;
wire \triangle|Right_cicle|Add5~37_sumout ;
wire \triangle|Right_cicle|Add6~37_sumout ;
wire \triangle|Right_cicle|Add1~33_sumout ;
wire \triangle|Right_cicle|Add3~33_sumout ;
wire \triangle|Right_cicle|Selector66~0_combout ;
wire \triangle|Right_cicle|Add6~29_sumout ;
wire \triangle|Right_cicle|Add1~25_sumout ;
wire \triangle|Right_cicle|Add5~29_sumout ;
wire \triangle|Right_cicle|Add3~25_sumout ;
wire \triangle|Right_cicle|Selector68~0_combout ;
wire \triangle|Right_cicle|Add6~33_sumout ;
wire \triangle|Right_cicle|Add5~33_sumout ;
wire \triangle|Right_cicle|Add1~29_sumout ;
wire \triangle|Right_cicle|Add3~29_sumout ;
wire \triangle|Right_cicle|Selector67~0_combout ;
wire \triangle|Right_cicle|Add2~18 ;
wire \triangle|Right_cicle|Add2~30 ;
wire \triangle|Right_cicle|Add2~33_sumout ;
wire \triangle|Up_cicle|Add4~44_combout ;
wire \triangle|Up_cicle|Add4~43_combout ;
wire \triangle|Right_cicle|Add4~18 ;
wire \triangle|Right_cicle|Add4~30 ;
wire \triangle|Right_cicle|Add4~33_sumout ;
wire \triangle|Right_cicle|always1~9_combout ;
wire \triangle|Right_cicle|Add2~5_sumout ;
wire \triangle|Right_cicle|y[2]~feeder_combout ;
wire \triangle|Right_cicle|Add4~5_sumout ;
wire \triangle|Right_cicle|Add2~1_sumout ;
wire \triangle|Right_cicle|Add4~1_sumout ;
wire \triangle|Right_cicle|Add2~9_sumout ;
wire \triangle|Right_cicle|Add4~9_sumout ;
wire \triangle|Right_cicle|Add2~13_sumout ;
wire \triangle|Right_cicle|y[0]~feeder_combout ;
wire \triangle|Right_cicle|Add4~13_sumout ;
wire \triangle|Right_cicle|always1~7_combout ;
wire \triangle|Right_cicle|always1~3_combout ;
wire \triangle|Right_cicle|LessThan8~0_combout ;
wire \triangle|Right_cicle|always1~5_combout ;
wire \triangle|Right_cicle|always1~4_combout ;
wire \triangle|Right_cicle|always1~6_combout ;
wire \triangle|Right_cicle|Add1~22 ;
wire \triangle|Right_cicle|Add1~2 ;
wire \triangle|Right_cicle|Add1~6 ;
wire \triangle|Right_cicle|Add1~9_sumout ;
wire \triangle|Right_cicle|Add3~22 ;
wire \triangle|Right_cicle|Add3~2 ;
wire \triangle|Right_cicle|Add3~6 ;
wire \triangle|Right_cicle|Add3~9_sumout ;
wire \triangle|Right_cicle|Add6~26 ;
wire \triangle|Right_cicle|Add6~6 ;
wire \triangle|Right_cicle|Add6~10 ;
wire \triangle|Right_cicle|Add6~13_sumout ;
wire \triangle|Right_cicle|Add5~26 ;
wire \triangle|Right_cicle|Add5~6 ;
wire \triangle|Right_cicle|Add5~10 ;
wire \triangle|Right_cicle|Add5~13_sumout ;
wire \triangle|Right_cicle|Selector62~0_combout ;
wire \triangle|Right_cicle|Add3~1_sumout ;
wire \triangle|Right_cicle|Add5~5_sumout ;
wire \triangle|Right_cicle|Add1~1_sumout ;
wire \triangle|Right_cicle|Add6~5_sumout ;
wire \triangle|Right_cicle|Selector64~0_combout ;
wire \triangle|Right_cicle|Add3~10 ;
wire \triangle|Right_cicle|Add3~14 ;
wire \triangle|Right_cicle|Add3~17_sumout ;
wire \triangle|Right_cicle|Add6~14 ;
wire \triangle|Right_cicle|Add6~18 ;
wire \triangle|Right_cicle|Add6~21_sumout ;
wire \triangle|Right_cicle|Add1~10 ;
wire \triangle|Right_cicle|Add1~14 ;
wire \triangle|Right_cicle|Add1~17_sumout ;
wire \triangle|Right_cicle|Add5~14 ;
wire \triangle|Right_cicle|Add5~18 ;
wire \triangle|Right_cicle|Add5~21_sumout ;
wire \triangle|Right_cicle|Selector60~0_combout ;
wire \triangle|Right_cicle|Add1~5_sumout ;
wire \triangle|Right_cicle|Add5~9_sumout ;
wire \triangle|Right_cicle|Add6~9_sumout ;
wire \triangle|Right_cicle|Add3~5_sumout ;
wire \triangle|Right_cicle|Selector63~0_combout ;
wire \triangle|Right_cicle|x[6]~feeder_combout ;
wire \triangle|Right_cicle|Add3~13_sumout ;
wire \triangle|Right_cicle|Add5~17_sumout ;
wire \triangle|Right_cicle|Add6~17_sumout ;
wire \triangle|Right_cicle|Add1~13_sumout ;
wire \triangle|Right_cicle|Selector61~0_combout ;
wire \triangle|Right_cicle|Add2~29_sumout ;
wire \triangle|Right_cicle|Add4~29_sumout ;
wire \triangle|Right_cicle|always1~8_combout ;
wire \triangle|Right_cicle|always1~14_combout ;
wire \triangle|Add0~5_sumout ;
wire \triangle|Add0~1_sumout ;
wire \triangle|Add0~9_sumout ;
wire \triangle|Add0~13_sumout ;
wire \triangle|Right_cicle|always1~0_combout ;
wire \triangle|Right_cicle|always1~1_combout ;
wire \triangle|Right_cicle|vga_x[7]~0_combout ;
wire \triangle|Left_cicle|Add2~14 ;
wire \triangle|Left_cicle|Add2~10 ;
wire \triangle|Left_cicle|Add2~6 ;
wire \triangle|Left_cicle|Add2~2 ;
wire \triangle|Left_cicle|Add2~25_sumout ;
wire \triangle|Left_cicle|Add4~38_cout ;
wire \triangle|Left_cicle|Add4~14 ;
wire \triangle|Left_cicle|Add4~10 ;
wire \triangle|Left_cicle|Add4~6 ;
wire \triangle|Left_cicle|Add4~2 ;
wire \triangle|Left_cicle|Add4~25_sumout ;
wire \triangle|Left_cicle|Add2~26 ;
wire \triangle|Left_cicle|Add2~21_sumout ;
wire \triangle|Left_cicle|Add4~26 ;
wire \triangle|Left_cicle|Add4~21_sumout ;
wire \triangle|Left_cicle|Add2~22 ;
wire \triangle|Left_cicle|Add2~17_sumout ;
wire \triangle|Left_cicle|Add4~22 ;
wire \triangle|Left_cicle|Add4~17_sumout ;
wire \triangle|Left_cicle|LessThan9~0_combout ;
wire \triangle|Left_cicle|LessThan9~1_combout ;
wire \triangle|Left_cicle|always1~2_combout ;
wire \triangle|Left_cicle|Add2~1_sumout ;
wire \triangle|Left_cicle|Add4~1_sumout ;
wire \triangle|Left_cicle|LessThan8~0_combout ;
wire \triangle|Left_cicle|Add2~13_sumout ;
wire \triangle|Left_cicle|y[0]~feeder_combout ;
wire \triangle|Left_cicle|Add4~13_sumout ;
wire \triangle|Left_cicle|Add2~9_sumout ;
wire \triangle|Left_cicle|Add4~9_sumout ;
wire \triangle|Left_cicle|Add2~5_sumout ;
wire \triangle|Left_cicle|Add4~5_sumout ;
wire \triangle|Left_cicle|always1~3_combout ;
wire \triangle|Left_cicle|always1~4_combout ;
wire \triangle|Left_cicle|always1~5_combout ;
wire \triangle|Left_cicle|always1~6_combout ;
wire \triangle|Left_cicle|always1~7_combout ;
wire \triangle|Left_cicle|Add1~34 ;
wire \triangle|Left_cicle|Add1~30 ;
wire \triangle|Left_cicle|Add1~26 ;
wire \triangle|Left_cicle|Add1~2 ;
wire \triangle|Left_cicle|Add1~6 ;
wire \triangle|Left_cicle|Add1~9_sumout ;
wire \triangle|Left_cicle|Add5~2 ;
wire \triangle|Left_cicle|Add5~38 ;
wire \triangle|Left_cicle|Add5~34 ;
wire \triangle|Left_cicle|Add5~30 ;
wire \triangle|Left_cicle|Add5~6 ;
wire \triangle|Left_cicle|Add5~10 ;
wire \triangle|Left_cicle|Add5~13_sumout ;
wire \triangle|Left_cicle|Add6~2 ;
wire \triangle|Left_cicle|Add6~38 ;
wire \triangle|Left_cicle|Add6~34 ;
wire \triangle|Left_cicle|Add6~30 ;
wire \triangle|Left_cicle|Add6~6 ;
wire \triangle|Left_cicle|Add6~10 ;
wire \triangle|Left_cicle|Add6~13_sumout ;
wire \triangle|Left_cicle|Add3~34 ;
wire \triangle|Left_cicle|Add3~30 ;
wire \triangle|Left_cicle|Add3~26 ;
wire \triangle|Left_cicle|Add3~2 ;
wire \triangle|Left_cicle|Add3~6 ;
wire \triangle|Left_cicle|Add3~9_sumout ;
wire \triangle|Left_cicle|Selector63~0_combout ;
wire \triangle|Left_cicle|Add1~1_sumout ;
wire \triangle|Left_cicle|Add5~5_sumout ;
wire \triangle|Left_cicle|Add6~5_sumout ;
wire \triangle|Left_cicle|Add3~1_sumout ;
wire \triangle|Left_cicle|Selector65~0_combout ;
wire \triangle|Left_cicle|Add3~5_sumout ;
wire \triangle|Left_cicle|Add6~9_sumout ;
wire \triangle|Left_cicle|Add1~5_sumout ;
wire \triangle|Left_cicle|Add5~9_sumout ;
wire \triangle|Left_cicle|Selector64~0_combout ;
wire \triangle|Left_cicle|Add6~14 ;
wire \triangle|Left_cicle|Add6~17_sumout ;
wire \triangle|Left_cicle|Add5~14 ;
wire \triangle|Left_cicle|Add5~17_sumout ;
wire \triangle|Left_cicle|Add1~10 ;
wire \triangle|Left_cicle|Add1~13_sumout ;
wire \triangle|Left_cicle|Add3~10 ;
wire \triangle|Left_cicle|Add3~13_sumout ;
wire \triangle|Left_cicle|Selector62~0_combout ;
wire \triangle|Left_cicle|Add6~18 ;
wire \triangle|Left_cicle|Add6~21_sumout ;
wire \triangle|Left_cicle|Add1~14 ;
wire \triangle|Left_cicle|Add1~17_sumout ;
wire \triangle|Left_cicle|Add3~14 ;
wire \triangle|Left_cicle|Add3~17_sumout ;
wire \triangle|Left_cicle|Add5~18 ;
wire \triangle|Left_cicle|Add5~21_sumout ;
wire \triangle|Left_cicle|Selector61~0_combout ;
wire \triangle|Left_cicle|Add1~18 ;
wire \triangle|Left_cicle|Add1~21_sumout ;
wire \triangle|Left_cicle|Add5~22 ;
wire \triangle|Left_cicle|Add5~25_sumout ;
wire \triangle|Left_cicle|Add6~22 ;
wire \triangle|Left_cicle|Add6~25_sumout ;
wire \triangle|Left_cicle|Add3~18 ;
wire \triangle|Left_cicle|Add3~21_sumout ;
wire \triangle|Left_cicle|Selector60~0_combout ;
wire \triangle|Left_cicle|always1~8_combout ;
wire \triangle|Left_cicle|Add1~25_sumout ;
wire \triangle|Left_cicle|Add5~29_sumout ;
wire \triangle|Left_cicle|Add3~25_sumout ;
wire \triangle|Left_cicle|Add6~29_sumout ;
wire \triangle|Left_cicle|Selector66~0_combout ;
wire \triangle|Left_cicle|Add5~1_sumout ;
wire \triangle|Left_cicle|Add6~1_sumout ;
wire \triangle|Left_cicle|Selector69~0_combout ;
wire \triangle|Left_cicle|Add5~37_sumout ;
wire \triangle|Left_cicle|Add1~33_sumout ;
wire \triangle|Left_cicle|Add3~33_sumout ;
wire \triangle|Left_cicle|Add6~37_sumout ;
wire \triangle|Left_cicle|Selector68~0_combout ;
wire \triangle|Left_cicle|Add3~29_sumout ;
wire \triangle|Left_cicle|Add5~33_sumout ;
wire \triangle|Left_cicle|Add1~29_sumout ;
wire \triangle|Left_cicle|Add6~33_sumout ;
wire \triangle|Left_cicle|Selector67~0_combout ;
wire \triangle|Left_cicle|Add2~18 ;
wire \triangle|Left_cicle|Add2~29_sumout ;
wire \triangle|Left_cicle|Add4~18 ;
wire \triangle|Left_cicle|Add4~29_sumout ;
wire \triangle|Left_cicle|Add2~30 ;
wire \triangle|Left_cicle|Add2~33_sumout ;
wire \triangle|Left_cicle|Add4~30 ;
wire \triangle|Left_cicle|Add4~33_sumout ;
wire \triangle|Left_cicle|always1~9_combout ;
wire \triangle|Left_cicle|always1~14_combout ;
wire \triangle|Left_cicle|always1~0_combout ;
wire \triangle|Left_cicle|always1~1_combout ;
wire \triangle|Left_cicle|vga_x[7]~0_combout ;
wire \triangle|Up_cicle|Add2~26 ;
wire \triangle|Up_cicle|Add2~22 ;
wire \triangle|Up_cicle|Add2~18 ;
wire \triangle|Up_cicle|Add2~14 ;
wire \triangle|Up_cicle|Add2~2 ;
wire \triangle|Up_cicle|Add2~10 ;
wire \triangle|Up_cicle|Add2~5_sumout ;
wire \triangle|Up_cicle|Add4~47_cout ;
wire \triangle|Up_cicle|Add4~26 ;
wire \triangle|Up_cicle|Add4~22 ;
wire \triangle|Up_cicle|Add4~18 ;
wire \triangle|Up_cicle|Add4~14 ;
wire \triangle|Up_cicle|Add4~2 ;
wire \triangle|Up_cicle|Add4~10 ;
wire \triangle|Up_cicle|Add4~5_sumout ;
wire \triangle|Add5~22 ;
wire \triangle|Add5~18 ;
wire \triangle|Add5~6 ;
wire \triangle|Add5~10 ;
wire \triangle|Add5~14 ;
wire \triangle|Add5~1_sumout ;
wire \triangle|Add5~21_sumout ;
wire \triangle|Add5~9_sumout ;
wire \triangle|Add5~13_sumout ;
wire \triangle|LessThan0~0_combout ;
wire \triangle|Add5~17_sumout ;
wire \triangle|Add5~5_sumout ;
wire \triangle|LessThan0~2_combout ;
wire \triangle|Up_cicle|Add2~17_sumout ;
wire \triangle|Up_cicle|Add4~17_sumout ;
wire \triangle|Up_cicle|Add2~25_sumout ;
wire \triangle|Up_cicle|Add4~25_sumout ;
wire \triangle|Up_cicle|Add2~21_sumout ;
wire \triangle|Up_cicle|Add4~21_sumout ;
wire \triangle|Up_cicle|always1~10_combout ;
wire \triangle|Up_cicle|always1~15_combout ;
wire \triangle|LessThan0~1_combout ;
wire \triangle|Up_cicle|LessThan8~5_combout ;
wire \triangle|Up_cicle|Add2~13_sumout ;
wire \triangle|Up_cicle|Add4~13_sumout ;
wire \triangle|Up_cicle|Add2~1_sumout ;
wire \triangle|Up_cicle|Add4~1_sumout ;
wire \triangle|Up_cicle|Add2~9_sumout ;
wire \triangle|Up_cicle|Add4~9_sumout ;
wire \triangle|Up_cicle|LessThan8~0_combout ;
wire \triangle|Up_cicle|LessThan8~1_combout ;
wire \triangle|Up_cicle|LessThan8~2_combout ;
wire \triangle|Up_cicle|always1~1_combout ;
wire \triangle|Up_cicle|LessThan9~0_combout ;
wire \triangle|Up_cicle|always1~2_combout ;
wire \triangle|Up_cicle|always1~0_combout ;
wire \triangle|Up_cicle|always1~3_combout ;
wire \triangle|Up_cicle|LessThan8~4_combout ;
wire \triangle|Up_cicle|always1~4_combout ;
wire \triangle|Up_cicle|always1~5_combout ;
wire \triangle|Up_cicle|Add2~6 ;
wire \triangle|Up_cicle|Add2~29_sumout ;
wire \triangle|Up_cicle|y[7]~feeder_combout ;
wire \triangle|Up_cicle|Add4~6 ;
wire \triangle|Up_cicle|Add4~29_sumout ;
wire \triangle|Up_cicle|Add6~2 ;
wire \triangle|Up_cicle|Add6~34 ;
wire \triangle|Up_cicle|Add6~38 ;
wire \triangle|Up_cicle|Add6~26 ;
wire \triangle|Up_cicle|Add6~29_sumout ;
wire \triangle|Up_cicle|Add1~21_sumout ;
wire \triangle|Up_cicle|Add3~21_sumout ;
wire \triangle|Up_cicle|Add5~2 ;
wire \triangle|Up_cicle|Add5~34 ;
wire \triangle|Up_cicle|Add5~38 ;
wire \triangle|Up_cicle|Add5~26 ;
wire \triangle|Up_cicle|Add5~29_sumout ;
wire \triangle|Up_cicle|Selector65~0_combout ;
wire \triangle|Up_cicle|Add5~1_sumout ;
wire \triangle|Up_cicle|Add6~1_sumout ;
wire \triangle|Up_cicle|Selector69~0_combout ;
wire \triangle|Up_cicle|Add5~33_sumout ;
wire \triangle|Up_cicle|Add6~33_sumout ;
wire \triangle|Up_cicle|Selector68~0_combout ;
wire \triangle|Up_cicle|Add5~37_sumout ;
wire \triangle|Up_cicle|Add6~37_sumout ;
wire \triangle|Up_cicle|Selector67~0_combout ;
wire \triangle|Up_cicle|Add5~25_sumout ;
wire \triangle|Up_cicle|Add6~25_sumout ;
wire \triangle|Up_cicle|Selector66~0_combout ;
wire \triangle|Up_cicle|always1~7_combout ;
wire \triangle|Up_cicle|Add2~30 ;
wire \triangle|Up_cicle|Add2~33_sumout ;
wire \triangle|Up_cicle|Add4~30 ;
wire \triangle|Up_cicle|Add4~33_sumout ;
wire \triangle|Up_cicle|Add5~30 ;
wire \triangle|Up_cicle|Add5~6 ;
wire \triangle|Up_cicle|Add5~10 ;
wire \triangle|Up_cicle|Add5~14 ;
wire \triangle|Up_cicle|Add5~18 ;
wire \triangle|Up_cicle|Add5~21_sumout ;
wire \triangle|Up_cicle|Add3~22 ;
wire \triangle|Up_cicle|Add3~2 ;
wire \triangle|Up_cicle|Add3~6 ;
wire \triangle|Up_cicle|Add3~10 ;
wire \triangle|Up_cicle|Add3~14 ;
wire \triangle|Up_cicle|Add3~17_sumout ;
wire \triangle|Up_cicle|Add1~22 ;
wire \triangle|Up_cicle|Add1~2 ;
wire \triangle|Up_cicle|Add1~6 ;
wire \triangle|Up_cicle|Add1~10 ;
wire \triangle|Up_cicle|Add1~14 ;
wire \triangle|Up_cicle|Add1~17_sumout ;
wire \triangle|Up_cicle|Add6~30 ;
wire \triangle|Up_cicle|Add6~6 ;
wire \triangle|Up_cicle|Add6~10 ;
wire \triangle|Up_cicle|Add6~14 ;
wire \triangle|Up_cicle|Add6~18 ;
wire \triangle|Up_cicle|Add6~21_sumout ;
wire \triangle|Up_cicle|Selector60~0_combout ;
wire \triangle|Up_cicle|Add5~5_sumout ;
wire \triangle|Up_cicle|Add1~1_sumout ;
wire \triangle|Up_cicle|Add3~1_sumout ;
wire \triangle|Up_cicle|Add6~5_sumout ;
wire \triangle|Up_cicle|Selector64~0_combout ;
wire \triangle|Up_cicle|Add1~9_sumout ;
wire \triangle|Up_cicle|Add3~9_sumout ;
wire \triangle|Up_cicle|Add5~13_sumout ;
wire \triangle|Up_cicle|Add6~13_sumout ;
wire \triangle|Up_cicle|Selector62~0_combout ;
wire \triangle|Up_cicle|x[7]~feeder_combout ;
wire \triangle|Up_cicle|Add5~17_sumout ;
wire \triangle|Up_cicle|Add3~13_sumout ;
wire \triangle|Up_cicle|Add1~13_sumout ;
wire \triangle|Up_cicle|Add6~17_sumout ;
wire \triangle|Up_cicle|Selector61~0_combout ;
wire \triangle|Up_cicle|Add1~5_sumout ;
wire \triangle|Up_cicle|Add3~5_sumout ;
wire \triangle|Up_cicle|Add6~9_sumout ;
wire \triangle|Up_cicle|Add5~9_sumout ;
wire \triangle|Up_cicle|Selector63~0_combout ;
wire \triangle|Up_cicle|always1~6_combout ;
wire \triangle|Up_cicle|always1~8_combout ;
wire \triangle|Up_cicle|LessThan8~3_combout ;
wire \triangle|Up_cicle|always1~9_combout ;
wire \triangle|Up_cicle|vga_x[7]~0_combout ;
wire \triangle|Selector44~0_combout ;
wire \triangle|Selector33~0_combout ;
wire \triangle|Selector41~0_combout ;
wire \triangle|Selector42~0_combout ;
wire \triangle|Selector34~0_combout ;
wire \triangle|Selector52~0_combout ;
wire \vga_u0|user_input_translator|Add1~0_combout ;
wire \triangle|Selector43~0_combout ;
wire \triangle|Selector0~0_combout ;
wire \triangle|Selector51~0_combout ;
wire \triangle|Selector50~0_combout ;
wire \vga_u0|user_input_translator|Add0~10 ;
wire \vga_u0|user_input_translator|Add0~14 ;
wire \vga_u0|user_input_translator|Add0~18 ;
wire \vga_u0|user_input_translator|Add0~22 ;
wire \vga_u0|user_input_translator|Add0~26 ;
wire \vga_u0|user_input_translator|Add0~30 ;
wire \vga_u0|user_input_translator|Add0~34 ;
wire \vga_u0|user_input_translator|Add0~38 ;
wire \vga_u0|user_input_translator|Add0~6 ;
wire \vga_u0|user_input_translator|Add0~1_sumout ;
wire \vga_u0|user_input_translator|Add0~5_sumout ;
wire \vga_u0|LessThan3~0_combout ;
wire \triangle|bound_boty_for_top[5]~0_combout ;
wire \triangle|bound_boty_for_top[6]~1_combout ;
wire \triangle|bound_boty_for_top[4]~2_combout ;
wire \triangle|Up_cicle|LessThan8~6_combout ;
wire \triangle|Up_cicle|always1~12_combout ;
wire \triangle|Up_cicle|always1~11_combout ;
wire \triangle|Up_cicle|always1~13_combout ;
wire \triangle|Up_cicle|always1~14_combout ;
wire \triangle|Up_cicle|vga_plot~combout ;
wire \triangle|Right_cicle|always1~10_combout ;
wire \triangle|Right_cicle|always1~11_combout ;
wire \triangle|Right_cicle|always1~12_combout ;
wire \triangle|Right_cicle|always1~13_combout ;
wire \triangle|Right_cicle|vga_plot~combout ;
wire \triangle|Left_cicle|always1~10_combout ;
wire \triangle|Left_cicle|always1~11_combout ;
wire \triangle|Left_cicle|always1~12_combout ;
wire \triangle|Left_cicle|always1~13_combout ;
wire \triangle|Left_cicle|vga_plot~combout ;
wire \triangle|Selector35~0_combout ;
wire \triangle|vga_plot~combout ;
wire \vga_u0|writeEn~0_combout ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \vga_u0|mypll|altpll_component|auto_generated|fb_clkin ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \vga_u0|controller|Add1~37_sumout ;
wire \vga_u0|controller|Add0~37_sumout ;
wire \vga_u0|controller|Equal0~1_combout ;
wire \vga_u0|controller|Equal0~2_combout ;
wire \vga_u0|controller|Add0~38 ;
wire \vga_u0|controller|Add0~13_sumout ;
wire \vga_u0|controller|Add0~14 ;
wire \vga_u0|controller|Add0~33_sumout ;
wire \vga_u0|controller|Add0~34 ;
wire \vga_u0|controller|Add0~29_sumout ;
wire \vga_u0|controller|Add0~30 ;
wire \vga_u0|controller|Add0~17_sumout ;
wire \vga_u0|controller|Add0~18 ;
wire \vga_u0|controller|Add0~25_sumout ;
wire \vga_u0|controller|Add0~26 ;
wire \vga_u0|controller|Add0~21_sumout ;
wire \vga_u0|controller|Add0~22 ;
wire \vga_u0|controller|Add0~9_sumout ;
wire \vga_u0|controller|Add0~10 ;
wire \vga_u0|controller|Add0~5_sumout ;
wire \vga_u0|controller|Add0~6 ;
wire \vga_u0|controller|Add0~1_sumout ;
wire \vga_u0|controller|Equal0~0_combout ;
wire \vga_u0|controller|always1~1_combout ;
wire \vga_u0|controller|Add1~6 ;
wire \vga_u0|controller|Add1~1_sumout ;
wire \vga_u0|controller|always1~0_combout ;
wire \vga_u0|controller|always1~2_combout ;
wire \vga_u0|controller|Add1~38 ;
wire \vga_u0|controller|Add1~33_sumout ;
wire \vga_u0|controller|Add1~34 ;
wire \vga_u0|controller|Add1~29_sumout ;
wire \vga_u0|controller|Add1~30 ;
wire \vga_u0|controller|Add1~25_sumout ;
wire \vga_u0|controller|Add1~26 ;
wire \vga_u0|controller|Add1~21_sumout ;
wire \vga_u0|controller|Add1~22 ;
wire \vga_u0|controller|Add1~17_sumout ;
wire \vga_u0|controller|Add1~18 ;
wire \vga_u0|controller|Add1~13_sumout ;
wire \vga_u0|controller|Add1~14 ;
wire \vga_u0|controller|Add1~9_sumout ;
wire \vga_u0|controller|Add1~10 ;
wire \vga_u0|controller|Add1~5_sumout ;
wire \vga_u0|controller|xCounter[7]~DUPLICATE_q ;
wire \vga_u0|controller|controller_translator|Add1~10 ;
wire \vga_u0|controller|controller_translator|Add1~11 ;
wire \vga_u0|controller|controller_translator|Add1~14 ;
wire \vga_u0|controller|controller_translator|Add1~15 ;
wire \vga_u0|controller|controller_translator|Add1~18 ;
wire \vga_u0|controller|controller_translator|Add1~19 ;
wire \vga_u0|controller|controller_translator|Add1~22 ;
wire \vga_u0|controller|controller_translator|Add1~23 ;
wire \vga_u0|controller|controller_translator|Add1~26 ;
wire \vga_u0|controller|controller_translator|Add1~27 ;
wire \vga_u0|controller|controller_translator|Add1~30 ;
wire \vga_u0|controller|controller_translator|Add1~31 ;
wire \vga_u0|controller|controller_translator|Add1~34 ;
wire \vga_u0|controller|controller_translator|Add1~35 ;
wire \vga_u0|controller|controller_translator|Add1~38 ;
wire \vga_u0|controller|controller_translator|Add1~39 ;
wire \vga_u0|controller|controller_translator|Add1~2 ;
wire \vga_u0|controller|controller_translator|Add1~3 ;
wire \vga_u0|controller|controller_translator|Add1~5_sumout ;
wire \vga_u0|controller|controller_translator|Add1~1_sumout ;
wire \~GND~combout ;
wire \triangle|Selector45~0_combout ;
wire \triangle|Selector46~0_combout ;
wire \triangle|Selector47~0_combout ;
wire \triangle|Selector48~0_combout ;
wire \triangle|Selector49~0_combout ;
wire \vga_u0|user_input_translator|Add0~9_sumout ;
wire \vga_u0|user_input_translator|Add0~13_sumout ;
wire \vga_u0|user_input_translator|Add0~17_sumout ;
wire \vga_u0|user_input_translator|Add0~21_sumout ;
wire \vga_u0|user_input_translator|Add0~25_sumout ;
wire \vga_u0|user_input_translator|Add0~29_sumout ;
wire \vga_u0|user_input_translator|Add0~33_sumout ;
wire \vga_u0|user_input_translator|Add0~37_sumout ;
wire \vga_u0|controller|xCounter[4]~DUPLICATE_q ;
wire \vga_u0|controller|controller_translator|Add1~9_sumout ;
wire \vga_u0|controller|controller_translator|Add1~13_sumout ;
wire \vga_u0|controller|controller_translator|Add1~17_sumout ;
wire \vga_u0|controller|controller_translator|Add1~21_sumout ;
wire \vga_u0|controller|controller_translator|Add1~25_sumout ;
wire \vga_u0|controller|controller_translator|Add1~29_sumout ;
wire \vga_u0|controller|controller_translator|Add1~33_sumout ;
wire \vga_u0|controller|controller_translator|Add1~37_sumout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a8 ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \vga_u0|controller|on_screen~0_combout ;
wire \vga_u0|controller|VGA_VS1~0_combout ;
wire \vga_u0|controller|on_screen~1_combout ;
wire \vga_u0|controller|VGA_R[2]~0_combout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \vga_u0|controller|VGA_G[2]~0_combout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \vga_u0|controller|VGA_B[2]~0_combout ;
wire \vga_u0|controller|VGA_HS1~0_combout ;
wire \vga_u0|controller|VGA_HS1~1_combout ;
wire \vga_u0|controller|VGA_HS1~q ;
wire \vga_u0|controller|VGA_HS~q ;
wire \vga_u0|controller|always1~3_combout ;
wire \vga_u0|controller|VGA_VS1~1_combout ;
wire \vga_u0|controller|VGA_VS1~q ;
wire \vga_u0|controller|VGA_VS~feeder_combout ;
wire \vga_u0|controller|VGA_VS~q ;
wire [6:0] \triangle|Up_cicle|vga_y ;
wire [8:0] \triangle|Right_cicle|y ;
wire [8:0] \triangle|Left_cicle|y ;
wire [7:0] \triangle|Left_cicle|vga_x ;
wire [31:0] \triangle|Left_cicle|state ;
wire [9:0] \vga_u0|controller|yCounter ;
wire [6:0] \triangle|Right_cicle|vga_y ;
wire [9:0] \vga_u0|controller|xCounter ;
wire [31:0] \triangle|state ;
wire [6:0] \triangle|center_y_right ;
wire [9:0] \triangle|Left_cicle|crit ;
wire [6:0] \triangle|center_y_left ;
wire [8:0] \triangle|Up_cicle|y ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [7:0] \triangle|Up_cicle|vga_x ;
wire [6:0] \triangle|vga_y ;
wire [9:0] \triangle|Left_cicle|x ;
wire [9:0] \triangle|Right_cicle|x ;
wire [9:0] \triangle|Up_cicle|x ;
wire [8:0] \triangle|Left_cicle|offset_x ;
wire [8:0] \triangle|Left_cicle|offset_y ;
wire [7:0] \triangle|vga_x ;
wire [7:0] \triangle|Right_cicle|vga_x ;
wire [6:0] \triangle|Left_cicle|vga_y ;
wire [5:0] \vga_u0|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [63:0] \triangle|Mult2~mac_RESULTA_bus ;
wire [63:0] \triangle|Mult1~mac_RESULTA_bus ;
wire [63:0] \triangle|Mult0~8_RESULTA_bus ;
wire [7:0] \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \vga_u0|VideoMemory|auto_generated|ram_block1a8  = \vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \triangle|Mult2~mac_resulta  = \triangle|Mult2~mac_RESULTA_bus [0];
assign \triangle|Mult2~324  = \triangle|Mult2~mac_RESULTA_bus [1];
assign \triangle|Mult2~325  = \triangle|Mult2~mac_RESULTA_bus [2];
assign \triangle|Mult2~326  = \triangle|Mult2~mac_RESULTA_bus [3];
assign \triangle|Mult2~327  = \triangle|Mult2~mac_RESULTA_bus [4];
assign \triangle|Mult2~328  = \triangle|Mult2~mac_RESULTA_bus [5];
assign \triangle|Mult2~329  = \triangle|Mult2~mac_RESULTA_bus [6];
assign \triangle|Mult2~330  = \triangle|Mult2~mac_RESULTA_bus [7];
assign \triangle|center_y_right [0] = \triangle|Mult2~mac_RESULTA_bus [8];
assign \triangle|center_y_right [1] = \triangle|Mult2~mac_RESULTA_bus [9];
assign \triangle|center_y_right [2] = \triangle|Mult2~mac_RESULTA_bus [10];
assign \triangle|center_y_right [3] = \triangle|Mult2~mac_RESULTA_bus [11];
assign \triangle|center_y_right [4] = \triangle|Mult2~mac_RESULTA_bus [12];
assign \triangle|center_y_right [5] = \triangle|Mult2~mac_RESULTA_bus [13];
assign \triangle|center_y_right [6] = \triangle|Mult2~mac_RESULTA_bus [14];
assign \triangle|Mult2~331  = \triangle|Mult2~mac_RESULTA_bus [15];
assign \triangle|Mult2~332  = \triangle|Mult2~mac_RESULTA_bus [16];
assign \triangle|Mult2~8  = \triangle|Mult2~mac_RESULTA_bus [17];
assign \triangle|Mult2~9  = \triangle|Mult2~mac_RESULTA_bus [18];
assign \triangle|Mult2~10  = \triangle|Mult2~mac_RESULTA_bus [19];
assign \triangle|Mult2~11  = \triangle|Mult2~mac_RESULTA_bus [20];
assign \triangle|Mult2~12  = \triangle|Mult2~mac_RESULTA_bus [21];
assign \triangle|Mult2~13  = \triangle|Mult2~mac_RESULTA_bus [22];
assign \triangle|Mult2~14  = \triangle|Mult2~mac_RESULTA_bus [23];
assign \triangle|Mult2~15  = \triangle|Mult2~mac_RESULTA_bus [24];
assign \triangle|Mult2~16  = \triangle|Mult2~mac_RESULTA_bus [25];
assign \triangle|Mult2~17  = \triangle|Mult2~mac_RESULTA_bus [26];
assign \triangle|Mult2~18  = \triangle|Mult2~mac_RESULTA_bus [27];
assign \triangle|Mult2~19  = \triangle|Mult2~mac_RESULTA_bus [28];
assign \triangle|Mult2~20  = \triangle|Mult2~mac_RESULTA_bus [29];
assign \triangle|Mult2~21  = \triangle|Mult2~mac_RESULTA_bus [30];
assign \triangle|Mult2~22  = \triangle|Mult2~mac_RESULTA_bus [31];
assign \triangle|Mult2~23  = \triangle|Mult2~mac_RESULTA_bus [32];
assign \triangle|Mult2~24  = \triangle|Mult2~mac_RESULTA_bus [33];
assign \triangle|Mult2~25  = \triangle|Mult2~mac_RESULTA_bus [34];
assign \triangle|Mult2~26  = \triangle|Mult2~mac_RESULTA_bus [35];
assign \triangle|Mult2~27  = \triangle|Mult2~mac_RESULTA_bus [36];
assign \triangle|Mult2~28  = \triangle|Mult2~mac_RESULTA_bus [37];
assign \triangle|Mult2~29  = \triangle|Mult2~mac_RESULTA_bus [38];
assign \triangle|Mult2~30  = \triangle|Mult2~mac_RESULTA_bus [39];
assign \triangle|Mult2~31  = \triangle|Mult2~mac_RESULTA_bus [40];
assign \triangle|Mult2~32  = \triangle|Mult2~mac_RESULTA_bus [41];
assign \triangle|Mult2~33  = \triangle|Mult2~mac_RESULTA_bus [42];
assign \triangle|Mult2~34  = \triangle|Mult2~mac_RESULTA_bus [43];
assign \triangle|Mult2~35  = \triangle|Mult2~mac_RESULTA_bus [44];
assign \triangle|Mult2~36  = \triangle|Mult2~mac_RESULTA_bus [45];
assign \triangle|Mult2~37  = \triangle|Mult2~mac_RESULTA_bus [46];
assign \triangle|Mult2~38  = \triangle|Mult2~mac_RESULTA_bus [47];
assign \triangle|Mult2~39  = \triangle|Mult2~mac_RESULTA_bus [48];
assign \triangle|Mult2~40  = \triangle|Mult2~mac_RESULTA_bus [49];
assign \triangle|Mult2~41  = \triangle|Mult2~mac_RESULTA_bus [50];
assign \triangle|Mult2~42  = \triangle|Mult2~mac_RESULTA_bus [51];
assign \triangle|Mult2~43  = \triangle|Mult2~mac_RESULTA_bus [52];
assign \triangle|Mult2~44  = \triangle|Mult2~mac_RESULTA_bus [53];
assign \triangle|Mult2~45  = \triangle|Mult2~mac_RESULTA_bus [54];
assign \triangle|Mult2~46  = \triangle|Mult2~mac_RESULTA_bus [55];
assign \triangle|Mult2~47  = \triangle|Mult2~mac_RESULTA_bus [56];
assign \triangle|Mult2~48  = \triangle|Mult2~mac_RESULTA_bus [57];
assign \triangle|Mult2~49  = \triangle|Mult2~mac_RESULTA_bus [58];
assign \triangle|Mult2~50  = \triangle|Mult2~mac_RESULTA_bus [59];
assign \triangle|Mult2~51  = \triangle|Mult2~mac_RESULTA_bus [60];
assign \triangle|Mult2~52  = \triangle|Mult2~mac_RESULTA_bus [61];
assign \triangle|Mult2~53  = \triangle|Mult2~mac_RESULTA_bus [62];
assign \triangle|Mult2~54  = \triangle|Mult2~mac_RESULTA_bus [63];

assign \triangle|Mult1~mac_resulta  = \triangle|Mult1~mac_RESULTA_bus [0];
assign \triangle|Mult1~324  = \triangle|Mult1~mac_RESULTA_bus [1];
assign \triangle|Mult1~325  = \triangle|Mult1~mac_RESULTA_bus [2];
assign \triangle|Mult1~326  = \triangle|Mult1~mac_RESULTA_bus [3];
assign \triangle|Mult1~327  = \triangle|Mult1~mac_RESULTA_bus [4];
assign \triangle|Mult1~328  = \triangle|Mult1~mac_RESULTA_bus [5];
assign \triangle|Mult1~329  = \triangle|Mult1~mac_RESULTA_bus [6];
assign \triangle|Mult1~330  = \triangle|Mult1~mac_RESULTA_bus [7];
assign \triangle|center_y_left [0] = \triangle|Mult1~mac_RESULTA_bus [8];
assign \triangle|center_y_left [1] = \triangle|Mult1~mac_RESULTA_bus [9];
assign \triangle|center_y_left [2] = \triangle|Mult1~mac_RESULTA_bus [10];
assign \triangle|center_y_left [3] = \triangle|Mult1~mac_RESULTA_bus [11];
assign \triangle|center_y_left [4] = \triangle|Mult1~mac_RESULTA_bus [12];
assign \triangle|center_y_left [5] = \triangle|Mult1~mac_RESULTA_bus [13];
assign \triangle|center_y_left [6] = \triangle|Mult1~mac_RESULTA_bus [14];
assign \triangle|Mult1~331  = \triangle|Mult1~mac_RESULTA_bus [15];
assign \triangle|Mult1~332  = \triangle|Mult1~mac_RESULTA_bus [16];
assign \triangle|Mult1~8  = \triangle|Mult1~mac_RESULTA_bus [17];
assign \triangle|Mult1~9  = \triangle|Mult1~mac_RESULTA_bus [18];
assign \triangle|Mult1~10  = \triangle|Mult1~mac_RESULTA_bus [19];
assign \triangle|Mult1~11  = \triangle|Mult1~mac_RESULTA_bus [20];
assign \triangle|Mult1~12  = \triangle|Mult1~mac_RESULTA_bus [21];
assign \triangle|Mult1~13  = \triangle|Mult1~mac_RESULTA_bus [22];
assign \triangle|Mult1~14  = \triangle|Mult1~mac_RESULTA_bus [23];
assign \triangle|Mult1~15  = \triangle|Mult1~mac_RESULTA_bus [24];
assign \triangle|Mult1~16  = \triangle|Mult1~mac_RESULTA_bus [25];
assign \triangle|Mult1~17  = \triangle|Mult1~mac_RESULTA_bus [26];
assign \triangle|Mult1~18  = \triangle|Mult1~mac_RESULTA_bus [27];
assign \triangle|Mult1~19  = \triangle|Mult1~mac_RESULTA_bus [28];
assign \triangle|Mult1~20  = \triangle|Mult1~mac_RESULTA_bus [29];
assign \triangle|Mult1~21  = \triangle|Mult1~mac_RESULTA_bus [30];
assign \triangle|Mult1~22  = \triangle|Mult1~mac_RESULTA_bus [31];
assign \triangle|Mult1~23  = \triangle|Mult1~mac_RESULTA_bus [32];
assign \triangle|Mult1~24  = \triangle|Mult1~mac_RESULTA_bus [33];
assign \triangle|Mult1~25  = \triangle|Mult1~mac_RESULTA_bus [34];
assign \triangle|Mult1~26  = \triangle|Mult1~mac_RESULTA_bus [35];
assign \triangle|Mult1~27  = \triangle|Mult1~mac_RESULTA_bus [36];
assign \triangle|Mult1~28  = \triangle|Mult1~mac_RESULTA_bus [37];
assign \triangle|Mult1~29  = \triangle|Mult1~mac_RESULTA_bus [38];
assign \triangle|Mult1~30  = \triangle|Mult1~mac_RESULTA_bus [39];
assign \triangle|Mult1~31  = \triangle|Mult1~mac_RESULTA_bus [40];
assign \triangle|Mult1~32  = \triangle|Mult1~mac_RESULTA_bus [41];
assign \triangle|Mult1~33  = \triangle|Mult1~mac_RESULTA_bus [42];
assign \triangle|Mult1~34  = \triangle|Mult1~mac_RESULTA_bus [43];
assign \triangle|Mult1~35  = \triangle|Mult1~mac_RESULTA_bus [44];
assign \triangle|Mult1~36  = \triangle|Mult1~mac_RESULTA_bus [45];
assign \triangle|Mult1~37  = \triangle|Mult1~mac_RESULTA_bus [46];
assign \triangle|Mult1~38  = \triangle|Mult1~mac_RESULTA_bus [47];
assign \triangle|Mult1~39  = \triangle|Mult1~mac_RESULTA_bus [48];
assign \triangle|Mult1~40  = \triangle|Mult1~mac_RESULTA_bus [49];
assign \triangle|Mult1~41  = \triangle|Mult1~mac_RESULTA_bus [50];
assign \triangle|Mult1~42  = \triangle|Mult1~mac_RESULTA_bus [51];
assign \triangle|Mult1~43  = \triangle|Mult1~mac_RESULTA_bus [52];
assign \triangle|Mult1~44  = \triangle|Mult1~mac_RESULTA_bus [53];
assign \triangle|Mult1~45  = \triangle|Mult1~mac_RESULTA_bus [54];
assign \triangle|Mult1~46  = \triangle|Mult1~mac_RESULTA_bus [55];
assign \triangle|Mult1~47  = \triangle|Mult1~mac_RESULTA_bus [56];
assign \triangle|Mult1~48  = \triangle|Mult1~mac_RESULTA_bus [57];
assign \triangle|Mult1~49  = \triangle|Mult1~mac_RESULTA_bus [58];
assign \triangle|Mult1~50  = \triangle|Mult1~mac_RESULTA_bus [59];
assign \triangle|Mult1~51  = \triangle|Mult1~mac_RESULTA_bus [60];
assign \triangle|Mult1~52  = \triangle|Mult1~mac_RESULTA_bus [61];
assign \triangle|Mult1~53  = \triangle|Mult1~mac_RESULTA_bus [62];
assign \triangle|Mult1~54  = \triangle|Mult1~mac_RESULTA_bus [63];

assign \triangle|Mult0~8_resulta  = \triangle|Mult0~8_RESULTA_bus [0];
assign \triangle|Mult0~9  = \triangle|Mult0~8_RESULTA_bus [1];
assign \triangle|Mult0~10  = \triangle|Mult0~8_RESULTA_bus [2];
assign \triangle|Mult0~11  = \triangle|Mult0~8_RESULTA_bus [3];
assign \triangle|Mult0~12  = \triangle|Mult0~8_RESULTA_bus [4];
assign \triangle|Mult0~13  = \triangle|Mult0~8_RESULTA_bus [5];
assign \triangle|Mult0~14  = \triangle|Mult0~8_RESULTA_bus [6];
assign \triangle|Mult0~15  = \triangle|Mult0~8_RESULTA_bus [7];
assign \triangle|Mult0~16  = \triangle|Mult0~8_RESULTA_bus [8];
assign \triangle|Mult0~17  = \triangle|Mult0~8_RESULTA_bus [9];
assign \triangle|Mult0~18  = \triangle|Mult0~8_RESULTA_bus [10];
assign \triangle|Mult0~19  = \triangle|Mult0~8_RESULTA_bus [11];
assign \triangle|Mult0~20  = \triangle|Mult0~8_RESULTA_bus [12];
assign \triangle|Mult0~21  = \triangle|Mult0~8_RESULTA_bus [13];
assign \triangle|Mult0~22  = \triangle|Mult0~8_RESULTA_bus [14];
assign \triangle|Mult0~23  = \triangle|Mult0~8_RESULTA_bus [15];
assign \triangle|Mult0~24  = \triangle|Mult0~8_RESULTA_bus [16];
assign \triangle|Mult0~25  = \triangle|Mult0~8_RESULTA_bus [17];
assign \triangle|Mult0~26  = \triangle|Mult0~8_RESULTA_bus [18];
assign \triangle|Mult0~27  = \triangle|Mult0~8_RESULTA_bus [19];
assign \triangle|Mult0~28  = \triangle|Mult0~8_RESULTA_bus [20];
assign \triangle|Mult0~29  = \triangle|Mult0~8_RESULTA_bus [21];
assign \triangle|Mult0~30  = \triangle|Mult0~8_RESULTA_bus [22];
assign \triangle|Mult0~31  = \triangle|Mult0~8_RESULTA_bus [23];
assign \triangle|Mult0~32  = \triangle|Mult0~8_RESULTA_bus [24];
assign \triangle|Mult0~33  = \triangle|Mult0~8_RESULTA_bus [25];
assign \triangle|Mult0~34  = \triangle|Mult0~8_RESULTA_bus [26];
assign \triangle|Mult0~35  = \triangle|Mult0~8_RESULTA_bus [27];
assign \triangle|Mult0~36  = \triangle|Mult0~8_RESULTA_bus [28];
assign \triangle|Mult0~37  = \triangle|Mult0~8_RESULTA_bus [29];
assign \triangle|Mult0~38  = \triangle|Mult0~8_RESULTA_bus [30];
assign \triangle|Mult0~39  = \triangle|Mult0~8_RESULTA_bus [31];
assign \triangle|Mult0~40  = \triangle|Mult0~8_RESULTA_bus [32];
assign \triangle|Mult0~41  = \triangle|Mult0~8_RESULTA_bus [33];
assign \triangle|Mult0~42  = \triangle|Mult0~8_RESULTA_bus [34];
assign \triangle|Mult0~43  = \triangle|Mult0~8_RESULTA_bus [35];
assign \triangle|Mult0~44  = \triangle|Mult0~8_RESULTA_bus [36];
assign \triangle|Mult0~45  = \triangle|Mult0~8_RESULTA_bus [37];
assign \triangle|Mult0~46  = \triangle|Mult0~8_RESULTA_bus [38];
assign \triangle|Mult0~47  = \triangle|Mult0~8_RESULTA_bus [39];
assign \triangle|Mult0~48  = \triangle|Mult0~8_RESULTA_bus [40];
assign \triangle|Mult0~49  = \triangle|Mult0~8_RESULTA_bus [41];
assign \triangle|Mult0~50  = \triangle|Mult0~8_RESULTA_bus [42];
assign \triangle|Mult0~51  = \triangle|Mult0~8_RESULTA_bus [43];
assign \triangle|Mult0~52  = \triangle|Mult0~8_RESULTA_bus [44];
assign \triangle|Mult0~53  = \triangle|Mult0~8_RESULTA_bus [45];
assign \triangle|Mult0~54  = \triangle|Mult0~8_RESULTA_bus [46];
assign \triangle|Mult0~55  = \triangle|Mult0~8_RESULTA_bus [47];
assign \triangle|Mult0~56  = \triangle|Mult0~8_RESULTA_bus [48];
assign \triangle|Mult0~57  = \triangle|Mult0~8_RESULTA_bus [49];
assign \triangle|Mult0~58  = \triangle|Mult0~8_RESULTA_bus [50];
assign \triangle|Mult0~59  = \triangle|Mult0~8_RESULTA_bus [51];
assign \triangle|Mult0~60  = \triangle|Mult0~8_RESULTA_bus [52];
assign \triangle|Mult0~61  = \triangle|Mult0~8_RESULTA_bus [53];
assign \triangle|Mult0~62  = \triangle|Mult0~8_RESULTA_bus [54];
assign \triangle|Mult0~63  = \triangle|Mult0~8_RESULTA_bus [55];
assign \triangle|Mult0~64  = \triangle|Mult0~8_RESULTA_bus [56];
assign \triangle|Mult0~65  = \triangle|Mult0~8_RESULTA_bus [57];
assign \triangle|Mult0~66  = \triangle|Mult0~8_RESULTA_bus [58];
assign \triangle|Mult0~67  = \triangle|Mult0~8_RESULTA_bus [59];
assign \triangle|Mult0~68  = \triangle|Mult0~8_RESULTA_bus [60];
assign \triangle|Mult0~69  = \triangle|Mult0~8_RESULTA_bus [61];
assign \triangle|Mult0~70  = \triangle|Mult0~8_RESULTA_bus [62];
assign \triangle|Mult0~71  = \triangle|Mult0~8_RESULTA_bus [63];

assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_u0|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_u0|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \VGA_X[0]~output (
	.i(\triangle|vga_x [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[0]),
	.obar());
// synopsys translate_off
defparam \VGA_X[0]~output .bus_hold = "false";
defparam \VGA_X[0]~output .open_drain_output = "false";
defparam \VGA_X[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_X[1]~output (
	.i(\triangle|vga_x [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[1]),
	.obar());
// synopsys translate_off
defparam \VGA_X[1]~output .bus_hold = "false";
defparam \VGA_X[1]~output .open_drain_output = "false";
defparam \VGA_X[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \VGA_X[2]~output (
	.i(\triangle|vga_x [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[2]),
	.obar());
// synopsys translate_off
defparam \VGA_X[2]~output .bus_hold = "false";
defparam \VGA_X[2]~output .open_drain_output = "false";
defparam \VGA_X[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \VGA_X[3]~output (
	.i(\triangle|vga_x [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[3]),
	.obar());
// synopsys translate_off
defparam \VGA_X[3]~output .bus_hold = "false";
defparam \VGA_X[3]~output .open_drain_output = "false";
defparam \VGA_X[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \VGA_X[4]~output (
	.i(\triangle|vga_x [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[4]),
	.obar());
// synopsys translate_off
defparam \VGA_X[4]~output .bus_hold = "false";
defparam \VGA_X[4]~output .open_drain_output = "false";
defparam \VGA_X[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \VGA_X[5]~output (
	.i(\triangle|vga_x [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[5]),
	.obar());
// synopsys translate_off
defparam \VGA_X[5]~output .bus_hold = "false";
defparam \VGA_X[5]~output .open_drain_output = "false";
defparam \VGA_X[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \VGA_X[6]~output (
	.i(\triangle|vga_x [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[6]),
	.obar());
// synopsys translate_off
defparam \VGA_X[6]~output .bus_hold = "false";
defparam \VGA_X[6]~output .open_drain_output = "false";
defparam \VGA_X[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \VGA_X[7]~output (
	.i(\triangle|vga_x [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[7]),
	.obar());
// synopsys translate_off
defparam \VGA_X[7]~output .bus_hold = "false";
defparam \VGA_X[7]~output .open_drain_output = "false";
defparam \VGA_X[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \VGA_Y[0]~output (
	.i(\triangle|vga_y [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[0]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[0]~output .bus_hold = "false";
defparam \VGA_Y[0]~output .open_drain_output = "false";
defparam \VGA_Y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \VGA_Y[1]~output (
	.i(\triangle|vga_y [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[1]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[1]~output .bus_hold = "false";
defparam \VGA_Y[1]~output .open_drain_output = "false";
defparam \VGA_Y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \VGA_Y[2]~output (
	.i(\triangle|vga_y [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[2]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[2]~output .bus_hold = "false";
defparam \VGA_Y[2]~output .open_drain_output = "false";
defparam \VGA_Y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_Y[3]~output (
	.i(\triangle|vga_y [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[3]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[3]~output .bus_hold = "false";
defparam \VGA_Y[3]~output .open_drain_output = "false";
defparam \VGA_Y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \VGA_Y[4]~output (
	.i(\triangle|vga_y [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[4]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[4]~output .bus_hold = "false";
defparam \VGA_Y[4]~output .open_drain_output = "false";
defparam \VGA_Y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \VGA_Y[5]~output (
	.i(\triangle|vga_y [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[5]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[5]~output .bus_hold = "false";
defparam \VGA_Y[5]~output .open_drain_output = "false";
defparam \VGA_Y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \VGA_Y[6]~output (
	.i(\triangle|vga_y [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[6]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[6]~output .bus_hold = "false";
defparam \VGA_Y[6]~output .open_drain_output = "false";
defparam \VGA_Y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_COLOUR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_COLOUR[0]),
	.obar());
// synopsys translate_off
defparam \VGA_COLOUR[0]~output .bus_hold = "false";
defparam \VGA_COLOUR[0]~output .open_drain_output = "false";
defparam \VGA_COLOUR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \VGA_COLOUR[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_COLOUR[1]),
	.obar());
// synopsys translate_off
defparam \VGA_COLOUR[1]~output .bus_hold = "false";
defparam \VGA_COLOUR[1]~output .open_drain_output = "false";
defparam \VGA_COLOUR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \VGA_COLOUR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_COLOUR[2]),
	.obar());
// synopsys translate_off
defparam \VGA_COLOUR[2]~output .bus_hold = "false";
defparam \VGA_COLOUR[2]~output .open_drain_output = "false";
defparam \VGA_COLOUR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \VGA_PLOT~output (
	.i(\triangle|vga_plot~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_PLOT),
	.obar());
// synopsys translate_off
defparam \VGA_PLOT~output .bus_hold = "false";
defparam \VGA_PLOT~output .open_drain_output = "false";
defparam \VGA_PLOT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N15
cyclonev_lcell_comb \triangle|Right_cicle|Equal8~2 (
// Equation(s):
// \triangle|Right_cicle|Equal8~2_combout  = ( !\triangle|Left_cicle|state [2] & ( (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [0]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Equal8~2 .extended_lut = "off";
defparam \triangle|Right_cicle|Equal8~2 .lut_mask = 64'hF000F00000000000;
defparam \triangle|Right_cicle|Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add12~1 (
// Equation(s):
// \triangle|Left_cicle|Add12~1_sumout  = SUM(( \triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add12~2  = CARRY(( \triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~1_sumout ),
	.cout(\triangle|Left_cicle|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~1 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N18
cyclonev_lcell_comb \triangle|Right_cicle|Equal8~1 (
// Equation(s):
// \triangle|Right_cicle|Equal8~1_combout  = ( !\triangle|Left_cicle|state [1] & ( (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state [0])) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Equal8~1 .extended_lut = "off";
defparam \triangle|Right_cicle|Equal8~1 .lut_mask = 64'h4040404000000000;
defparam \triangle|Right_cicle|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N3
cyclonev_lcell_comb \triangle|Left_cicle|Selector40~0 (
// Equation(s):
// \triangle|Left_cicle|Selector40~0_combout  = ( \triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Left_cicle|LessThan1~1_combout  & (((\triangle|Left_cicle|offset_x [0])))) # (\triangle|Left_cicle|LessThan1~1_combout  & 
// (((!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x [0])) # (\triangle|Left_cicle|Add12~1_sumout ))) ) ) # ( !\triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x 
// [0]) ) )

	.dataa(!\triangle|Right_cicle|Equal8~2_combout ),
	.datab(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datac(!\triangle|Left_cicle|Add12~1_sumout ),
	.datad(!\triangle|Left_cicle|offset_x [0]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector40~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector40~0 .lut_mask = 64'h00AA00AA03EF03EF;
defparam \triangle|Left_cicle|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y75_N5
dffeas \triangle|Left_cicle|offset_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[0] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N0
cyclonev_lcell_comb \triangle|Left_cicle|Selector49~0 (
// Equation(s):
// \triangle|Left_cicle|Selector49~0_combout  = ( \triangle|Left_cicle|state [0] & ( \triangle|Left_cicle|offset_y [0] ) ) # ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [2] & ((!\triangle|Left_cicle|state [1] & 
// (\triangle|Left_cicle|state [3] & !\triangle|Left_cicle|offset_y [0])) # (\triangle|Left_cicle|state [1] & ((\triangle|Left_cicle|offset_y [0]))))) # (\triangle|Left_cicle|state [2] & (((\triangle|Left_cicle|offset_y [0])))) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|offset_y [0]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector49~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector49~0 .lut_mask = 64'h205F205F00FF00FF;
defparam \triangle|Left_cicle|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N2
dffeas \triangle|Left_cicle|offset_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[0] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add13~21 (
// Equation(s):
// \triangle|Left_cicle|Add13~21_sumout  = SUM(( !\triangle|Left_cicle|offset_x [0] $ (\triangle|Left_cicle|offset_y [0]) ) + ( !VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add13~22  = CARRY(( !\triangle|Left_cicle|offset_x [0] $ (\triangle|Left_cicle|offset_y [0]) ) + ( !VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add13~23  = SHARE((!\triangle|Left_cicle|offset_x [0]) # (!\triangle|Left_cicle|offset_y [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [0]),
	.datad(!\triangle|Left_cicle|offset_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~21_sumout ),
	.cout(\triangle|Left_cicle|Add13~22 ),
	.shareout(\triangle|Left_cicle|Add13~23 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~21 .lut_mask = 64'h0000FFF00000F00F;
defparam \triangle|Left_cicle|Add13~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add14~21 (
// Equation(s):
// \triangle|Left_cicle|Add14~21_sumout  = SUM(( \triangle|Left_cicle|crit [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add14~22  = CARRY(( \triangle|Left_cicle|crit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|crit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~21_sumout ),
	.cout(\triangle|Left_cicle|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~21 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add10~21 (
// Equation(s):
// \triangle|Left_cicle|Add10~21_sumout  = SUM(( \triangle|Left_cicle|crit [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add10~22  = CARRY(( \triangle|Left_cicle|crit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|crit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~21_sumout ),
	.cout(\triangle|Left_cicle|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~21 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N0
cyclonev_lcell_comb \triangle|Left_cicle|Selector59~0 (
// Equation(s):
// \triangle|Left_cicle|Selector59~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add10~21_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add14~21_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|Add14~21_sumout ),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(!\triangle|Left_cicle|Add10~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector59~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector59~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N51
cyclonev_lcell_comb \triangle|Left_cicle|crit[0]~0 (
// Equation(s):
// \triangle|Left_cicle|crit[0]~0_combout  = ( !\triangle|Left_cicle|state [2] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & \KEY[3]~input_o )) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|crit[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|crit[0]~0 .extended_lut = "off";
defparam \triangle|Left_cicle|crit[0]~0 .lut_mask = 64'h0808080800000000;
defparam \triangle|Left_cicle|crit[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N2
dffeas \triangle|Left_cicle|crit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[0] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add14~25 (
// Equation(s):
// \triangle|Left_cicle|Add14~25_sumout  = SUM(( \triangle|Left_cicle|Add13~21_sumout  ) + ( \triangle|Left_cicle|crit [1] ) + ( \triangle|Left_cicle|Add14~22  ))
// \triangle|Left_cicle|Add14~26  = CARRY(( \triangle|Left_cicle|Add13~21_sumout  ) + ( \triangle|Left_cicle|crit [1] ) + ( \triangle|Left_cicle|Add14~22  ))

	.dataa(!\triangle|Left_cicle|crit [1]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add13~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~25_sumout ),
	.cout(\triangle|Left_cicle|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \triangle|Left_cicle|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add10~25 (
// Equation(s):
// \triangle|Left_cicle|Add10~25_sumout  = SUM(( !\triangle|Left_cicle|offset_y [0] ) + ( \triangle|Left_cicle|crit [1] ) + ( \triangle|Left_cicle|Add10~22  ))
// \triangle|Left_cicle|Add10~26  = CARRY(( !\triangle|Left_cicle|offset_y [0] ) + ( \triangle|Left_cicle|crit [1] ) + ( \triangle|Left_cicle|Add10~22  ))

	.dataa(!\triangle|Left_cicle|crit [1]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~25_sumout ),
	.cout(\triangle|Left_cicle|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~25 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \triangle|Left_cicle|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N21
cyclonev_lcell_comb \triangle|Left_cicle|Selector58~0 (
// Equation(s):
// \triangle|Left_cicle|Selector58~0_combout  = ( \triangle|Left_cicle|Add10~25_sumout  & ( (!\triangle|Left_cicle|LessThan1~1_combout ) # (\triangle|Left_cicle|Add14~25_sumout ) ) ) # ( !\triangle|Left_cicle|Add10~25_sumout  & ( 
// (\triangle|Left_cicle|LessThan1~1_combout  & \triangle|Left_cicle|Add14~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datad(!\triangle|Left_cicle|Add14~25_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|Add10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector58~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector58~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \triangle|Left_cicle|Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N0
cyclonev_lcell_comb \triangle|Left_cicle|Selector58~1 (
// Equation(s):
// \triangle|Left_cicle|Selector58~1_combout  = ( \triangle|Left_cicle|crit [1] & ( \triangle|Left_cicle|Selector58~0_combout  & ( (((\triangle|Left_cicle|state [2]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [3])) # 
// (\triangle|Left_cicle|state [0]) ) ) ) # ( !\triangle|Left_cicle|crit [1] & ( \triangle|Left_cicle|Selector58~0_combout  & ( (!\triangle|Left_cicle|state [0] & (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [1] & 
// !\triangle|Left_cicle|state [2]))) ) ) ) # ( \triangle|Left_cicle|crit [1] & ( !\triangle|Left_cicle|Selector58~0_combout  & ( ((\triangle|Left_cicle|state [2]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [0]) ) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|Left_cicle|crit [1]),
	.dataf(!\triangle|Left_cicle|Selector58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector58~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector58~1 .lut_mask = 64'h00005FFF20007FFF;
defparam \triangle|Left_cicle|Selector58~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N2
dffeas \triangle|Left_cicle|crit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[1] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add12~25 (
// Equation(s):
// \triangle|Left_cicle|Add12~25_sumout  = SUM(( \triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~2  ))
// \triangle|Left_cicle|Add12~26  = CARRY(( \triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~2  ))

	.dataa(!\triangle|Left_cicle|offset_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~25_sumout ),
	.cout(\triangle|Left_cicle|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~25 .lut_mask = 64'h0000000000005555;
defparam \triangle|Left_cicle|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N0
cyclonev_lcell_comb \triangle|Left_cicle|Selector39~0 (
// Equation(s):
// \triangle|Left_cicle|Selector39~0_combout  = ( \triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Left_cicle|LessThan1~1_combout  & (((\triangle|Left_cicle|offset_x [1])))) # (\triangle|Left_cicle|LessThan1~1_combout  & 
// (((!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x [1])) # (\triangle|Left_cicle|Add12~25_sumout ))) ) ) # ( !\triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x 
// [1]) ) )

	.dataa(!\triangle|Right_cicle|Equal8~2_combout ),
	.datab(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datac(!\triangle|Left_cicle|Add12~25_sumout ),
	.datad(!\triangle|Left_cicle|offset_x [1]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector39~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector39~0 .lut_mask = 64'h00AA00AA03EF03EF;
defparam \triangle|Left_cicle|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N2
dffeas \triangle|Left_cicle|offset_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[1] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add12~21 (
// Equation(s):
// \triangle|Left_cicle|Add12~21_sumout  = SUM(( \triangle|Left_cicle|offset_x [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~26  ))
// \triangle|Left_cicle|Add12~22  = CARRY(( \triangle|Left_cicle|offset_x [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~21_sumout ),
	.cout(\triangle|Left_cicle|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~21 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N21
cyclonev_lcell_comb \triangle|Left_cicle|Selector38~0 (
// Equation(s):
// \triangle|Left_cicle|Selector38~0_combout  = ( \triangle|Left_cicle|state [0] ) # ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|Add12~21_sumout ) # (\triangle|Left_cicle|state [1])) # 
// (\triangle|Left_cicle|state [2])) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|Add12~21_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector38~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector38~0 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N12
cyclonev_lcell_comb \triangle|Left_cicle|offset_x[4]~0 (
// Equation(s):
// \triangle|Left_cicle|offset_x[4]~0_combout  = ( \KEY[3]~input_o  & ( \triangle|Left_cicle|state [3] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & (\triangle|Left_cicle|LessThan1~1_combout  & !\triangle|Left_cicle|state [2]))) ) 
// ) ) # ( \KEY[3]~input_o  & ( !\triangle|Left_cicle|state [3] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [2])) ) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\triangle|Left_cicle|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|offset_x[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[4]~0 .extended_lut = "off";
defparam \triangle|Left_cicle|offset_x[4]~0 .lut_mask = 64'h0000880000000800;
defparam \triangle|Left_cicle|offset_x[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N23
dffeas \triangle|Left_cicle|offset_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|offset_x[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[2] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N6
cyclonev_lcell_comb \triangle|Left_cicle|Selector47~0 (
// Equation(s):
// \triangle|Left_cicle|Selector47~0_combout  = ( \triangle|Left_cicle|offset_y [2] & ( \triangle|Left_cicle|Add9~17_sumout  & ( (((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [0])) # 
// (\triangle|Left_cicle|state [3]) ) ) ) # ( !\triangle|Left_cicle|offset_y [2] & ( \triangle|Left_cicle|Add9~17_sumout  & ( (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state 
// [1]))) ) ) ) # ( \triangle|Left_cicle|offset_y [2] & ( !\triangle|Left_cicle|Add9~17_sumout  & ( ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [0]) ) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [2]),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|offset_y [2]),
	.dataf(!\triangle|Left_cicle|Add9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector47~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector47~0 .lut_mask = 64'h00003FFF40007FFF;
defparam \triangle|Left_cicle|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N8
dffeas \triangle|Left_cicle|offset_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[2] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N0
cyclonev_lcell_comb \triangle|Left_cicle|Add9~21 (
// Equation(s):
// \triangle|Left_cicle|Add9~21_sumout  = SUM(( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Left_cicle|offset_y [0] ) + ( !VCC ))
// \triangle|Left_cicle|Add9~22  = CARRY(( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Left_cicle|offset_y [0] ) + ( !VCC ))

	.dataa(!\triangle|Left_cicle|offset_y [0]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~21_sumout ),
	.cout(\triangle|Left_cicle|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \triangle|Left_cicle|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N21
cyclonev_lcell_comb \triangle|Left_cicle|Selector48~0 (
// Equation(s):
// \triangle|Left_cicle|Selector48~0_combout  = ( \triangle|Left_cicle|offset_y [1] & ( \triangle|Left_cicle|Add9~21_sumout  & ( (((\triangle|Left_cicle|state [2]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [0])) # 
// (\triangle|Left_cicle|state [3]) ) ) ) # ( !\triangle|Left_cicle|offset_y [1] & ( \triangle|Left_cicle|Add9~21_sumout  & ( (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state 
// [2]))) ) ) ) # ( \triangle|Left_cicle|offset_y [1] & ( !\triangle|Left_cicle|Add9~21_sumout  & ( ((\triangle|Left_cicle|state [2]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [0]) ) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|Left_cicle|offset_y [1]),
	.dataf(!\triangle|Left_cicle|Add9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector48~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector48~0 .lut_mask = 64'h00003FFF40007FFF;
defparam \triangle|Left_cicle|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N23
dffeas \triangle|Left_cicle|offset_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[1] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N3
cyclonev_lcell_comb \triangle|Left_cicle|Add9~17 (
// Equation(s):
// \triangle|Left_cicle|Add9~17_sumout  = SUM(( GND ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Left_cicle|Add9~22  ))
// \triangle|Left_cicle|Add9~18  = CARRY(( GND ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Left_cicle|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|offset_y [2]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~17_sumout ),
	.cout(\triangle|Left_cicle|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~17 .lut_mask = 64'h0000FF0000000000;
defparam \triangle|Left_cicle|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add13~25 (
// Equation(s):
// \triangle|Left_cicle|Add13~25_sumout  = SUM(( !\triangle|Left_cicle|offset_x [1] $ (\triangle|Left_cicle|Add9~21_sumout ) ) + ( \triangle|Left_cicle|Add13~23  ) + ( \triangle|Left_cicle|Add13~22  ))
// \triangle|Left_cicle|Add13~26  = CARRY(( !\triangle|Left_cicle|offset_x [1] $ (\triangle|Left_cicle|Add9~21_sumout ) ) + ( \triangle|Left_cicle|Add13~23  ) + ( \triangle|Left_cicle|Add13~22  ))
// \triangle|Left_cicle|Add13~27  = SHARE((!\triangle|Left_cicle|offset_x [1] & \triangle|Left_cicle|Add9~21_sumout ))

	.dataa(!\triangle|Left_cicle|offset_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|Add9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~22 ),
	.sharein(\triangle|Left_cicle|Add13~23 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~25_sumout ),
	.cout(\triangle|Left_cicle|Add13~26 ),
	.shareout(\triangle|Left_cicle|Add13~27 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~25 .lut_mask = 64'h000000AA0000AA55;
defparam \triangle|Left_cicle|Add13~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add13~29 (
// Equation(s):
// \triangle|Left_cicle|Add13~29_sumout  = SUM(( !\triangle|Left_cicle|offset_x [2] $ (\triangle|Left_cicle|Add9~17_sumout ) ) + ( \triangle|Left_cicle|Add13~27  ) + ( \triangle|Left_cicle|Add13~26  ))
// \triangle|Left_cicle|Add13~30  = CARRY(( !\triangle|Left_cicle|offset_x [2] $ (\triangle|Left_cicle|Add9~17_sumout ) ) + ( \triangle|Left_cicle|Add13~27  ) + ( \triangle|Left_cicle|Add13~26  ))
// \triangle|Left_cicle|Add13~31  = SHARE((!\triangle|Left_cicle|offset_x [2] & \triangle|Left_cicle|Add9~17_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [2]),
	.datad(!\triangle|Left_cicle|Add9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~26 ),
	.sharein(\triangle|Left_cicle|Add13~27 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~29_sumout ),
	.cout(\triangle|Left_cicle|Add13~30 ),
	.shareout(\triangle|Left_cicle|Add13~31 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~29 .lut_mask = 64'h000000F00000F00F;
defparam \triangle|Left_cicle|Add13~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add14~29 (
// Equation(s):
// \triangle|Left_cicle|Add14~29_sumout  = SUM(( \triangle|Left_cicle|Add13~25_sumout  ) + ( \triangle|Left_cicle|crit [2] ) + ( \triangle|Left_cicle|Add14~26  ))
// \triangle|Left_cicle|Add14~30  = CARRY(( \triangle|Left_cicle|Add13~25_sumout  ) + ( \triangle|Left_cicle|crit [2] ) + ( \triangle|Left_cicle|Add14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add13~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|crit [2]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~29_sumout ),
	.cout(\triangle|Left_cicle|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \triangle|Left_cicle|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add10~29 (
// Equation(s):
// \triangle|Left_cicle|Add10~29_sumout  = SUM(( \triangle|Left_cicle|Add9~21_sumout  ) + ( \triangle|Left_cicle|crit [2] ) + ( \triangle|Left_cicle|Add10~26  ))
// \triangle|Left_cicle|Add10~30  = CARRY(( \triangle|Left_cicle|Add9~21_sumout  ) + ( \triangle|Left_cicle|crit [2] ) + ( \triangle|Left_cicle|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|crit [2]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~29_sumout ),
	.cout(\triangle|Left_cicle|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \triangle|Left_cicle|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N6
cyclonev_lcell_comb \triangle|Left_cicle|Selector57~0 (
// Equation(s):
// \triangle|Left_cicle|Selector57~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add10~29_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add14~29_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|Add14~29_sumout ),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(!\triangle|Left_cicle|Add10~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector57~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector57~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N8
dffeas \triangle|Left_cicle|crit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[2] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add14~33 (
// Equation(s):
// \triangle|Left_cicle|Add14~33_sumout  = SUM(( \triangle|Left_cicle|Add13~29_sumout  ) + ( \triangle|Left_cicle|crit [3] ) + ( \triangle|Left_cicle|Add14~30  ))
// \triangle|Left_cicle|Add14~34  = CARRY(( \triangle|Left_cicle|Add13~29_sumout  ) + ( \triangle|Left_cicle|crit [3] ) + ( \triangle|Left_cicle|Add14~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|crit [3]),
	.datac(!\triangle|Left_cicle|Add13~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~33_sumout ),
	.cout(\triangle|Left_cicle|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Left_cicle|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add10~33 (
// Equation(s):
// \triangle|Left_cicle|Add10~33_sumout  = SUM(( \triangle|Left_cicle|Add9~17_sumout  ) + ( \triangle|Left_cicle|crit [3] ) + ( \triangle|Left_cicle|Add10~30  ))
// \triangle|Left_cicle|Add10~34  = CARRY(( \triangle|Left_cicle|Add9~17_sumout  ) + ( \triangle|Left_cicle|crit [3] ) + ( \triangle|Left_cicle|Add10~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|Add9~17_sumout ),
	.datac(!\triangle|Left_cicle|crit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~33_sumout ),
	.cout(\triangle|Left_cicle|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~33 .lut_mask = 64'h0000F0F000003333;
defparam \triangle|Left_cicle|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N12
cyclonev_lcell_comb \triangle|Left_cicle|Selector56~0 (
// Equation(s):
// \triangle|Left_cicle|Selector56~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add10~33_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add14~33_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|Add14~33_sumout ),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(!\triangle|Left_cicle|Add10~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector56~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector56~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N14
dffeas \triangle|Left_cicle|crit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[3] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N18
cyclonev_lcell_comb \triangle|Left_cicle|Selector46~0 (
// Equation(s):
// \triangle|Left_cicle|Selector46~0_combout  = ( \triangle|Left_cicle|offset_y [3] & ( \triangle|Left_cicle|Add9~13_sumout  & ( (((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [0])) # 
// (\triangle|Left_cicle|state [3]) ) ) ) # ( !\triangle|Left_cicle|offset_y [3] & ( \triangle|Left_cicle|Add9~13_sumout  & ( (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state 
// [1]))) ) ) ) # ( \triangle|Left_cicle|offset_y [3] & ( !\triangle|Left_cicle|Add9~13_sumout  & ( ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [0]) ) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [2]),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|offset_y [3]),
	.dataf(!\triangle|Left_cicle|Add9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector46~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector46~0 .lut_mask = 64'h00003FFF40007FFF;
defparam \triangle|Left_cicle|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N20
dffeas \triangle|Left_cicle|offset_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[3] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N6
cyclonev_lcell_comb \triangle|Left_cicle|Add9~13 (
// Equation(s):
// \triangle|Left_cicle|Add9~13_sumout  = SUM(( \triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Left_cicle|Add9~18  ))
// \triangle|Left_cicle|Add9~14  = CARRY(( \triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Left_cicle|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~13_sumout ),
	.cout(\triangle|Left_cicle|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Left_cicle|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add10~37 (
// Equation(s):
// \triangle|Left_cicle|Add10~37_sumout  = SUM(( \triangle|Left_cicle|Add9~13_sumout  ) + ( \triangle|Left_cicle|crit [4] ) + ( \triangle|Left_cicle|Add10~34  ))
// \triangle|Left_cicle|Add10~38  = CARRY(( \triangle|Left_cicle|Add9~13_sumout  ) + ( \triangle|Left_cicle|crit [4] ) + ( \triangle|Left_cicle|Add10~34  ))

	.dataa(!\triangle|Left_cicle|Add9~13_sumout ),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|crit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~37_sumout ),
	.cout(\triangle|Left_cicle|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~37 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~37 .lut_mask = 64'h0000F0F000005555;
defparam \triangle|Left_cicle|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add12~17 (
// Equation(s):
// \triangle|Left_cicle|Add12~17_sumout  = SUM(( \triangle|Left_cicle|offset_x [3] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~22  ))
// \triangle|Left_cicle|Add12~18  = CARRY(( \triangle|Left_cicle|offset_x [3] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~17_sumout ),
	.cout(\triangle|Left_cicle|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~17 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N6
cyclonev_lcell_comb \triangle|Left_cicle|Selector37~0 (
// Equation(s):
// \triangle|Left_cicle|Selector37~0_combout  = ( \triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Left_cicle|LessThan1~1_combout  & (((\triangle|Left_cicle|offset_x [3])))) # (\triangle|Left_cicle|LessThan1~1_combout  & 
// (((!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x [3])) # (\triangle|Left_cicle|Add12~17_sumout ))) ) ) # ( !\triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x 
// [3]) ) )

	.dataa(!\triangle|Right_cicle|Equal8~2_combout ),
	.datab(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datac(!\triangle|Left_cicle|Add12~17_sumout ),
	.datad(!\triangle|Left_cicle|offset_x [3]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector37~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector37~0 .lut_mask = 64'h00AA00AA03EF03EF;
defparam \triangle|Left_cicle|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N8
dffeas \triangle|Left_cicle|offset_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[3] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add13~33 (
// Equation(s):
// \triangle|Left_cicle|Add13~33_sumout  = SUM(( !\triangle|Left_cicle|offset_x [3] $ (\triangle|Left_cicle|Add9~13_sumout ) ) + ( \triangle|Left_cicle|Add13~31  ) + ( \triangle|Left_cicle|Add13~30  ))
// \triangle|Left_cicle|Add13~34  = CARRY(( !\triangle|Left_cicle|offset_x [3] $ (\triangle|Left_cicle|Add9~13_sumout ) ) + ( \triangle|Left_cicle|Add13~31  ) + ( \triangle|Left_cicle|Add13~30  ))
// \triangle|Left_cicle|Add13~35  = SHARE((!\triangle|Left_cicle|offset_x [3] & \triangle|Left_cicle|Add9~13_sumout ))

	.dataa(!\triangle|Left_cicle|offset_x [3]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~30 ),
	.sharein(\triangle|Left_cicle|Add13~31 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~33_sumout ),
	.cout(\triangle|Left_cicle|Add13~34 ),
	.shareout(\triangle|Left_cicle|Add13~35 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \triangle|Left_cicle|Add13~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add14~37 (
// Equation(s):
// \triangle|Left_cicle|Add14~37_sumout  = SUM(( \triangle|Left_cicle|Add13~33_sumout  ) + ( \triangle|Left_cicle|crit [4] ) + ( \triangle|Left_cicle|Add14~34  ))
// \triangle|Left_cicle|Add14~38  = CARRY(( \triangle|Left_cicle|Add13~33_sumout  ) + ( \triangle|Left_cicle|crit [4] ) + ( \triangle|Left_cicle|Add14~34  ))

	.dataa(!\triangle|Left_cicle|Add13~33_sumout ),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|crit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~37_sumout ),
	.cout(\triangle|Left_cicle|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~37 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~37 .lut_mask = 64'h0000F0F000005555;
defparam \triangle|Left_cicle|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N36
cyclonev_lcell_comb \triangle|Left_cicle|Selector55~0 (
// Equation(s):
// \triangle|Left_cicle|Selector55~0_combout  = ( \triangle|Left_cicle|Add14~37_sumout  & ( (\triangle|Left_cicle|LessThan1~1_combout ) # (\triangle|Left_cicle|Add10~37_sumout ) ) ) # ( !\triangle|Left_cicle|Add14~37_sumout  & ( 
// (\triangle|Left_cicle|Add10~37_sumout  & !\triangle|Left_cicle|LessThan1~1_combout ) ) )

	.dataa(!\triangle|Left_cicle|Add10~37_sumout ),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datad(gnd),
	.datae(!\triangle|Left_cicle|Add14~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector55~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector55~0 .lut_mask = 64'h50505F5F50505F5F;
defparam \triangle|Left_cicle|Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N54
cyclonev_lcell_comb \triangle|Left_cicle|Selector55~1 (
// Equation(s):
// \triangle|Left_cicle|Selector55~1_combout  = ( \triangle|Left_cicle|crit [4] & ( \triangle|Left_cicle|state [0] ) ) # ( \triangle|Left_cicle|crit [4] & ( !\triangle|Left_cicle|state [0] & ( (((\triangle|Left_cicle|state [3] & 
// \triangle|Left_cicle|Selector55~0_combout )) # (\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [1]) ) ) ) # ( !\triangle|Left_cicle|crit [4] & ( !\triangle|Left_cicle|state [0] & ( (\triangle|Left_cicle|state [3] & 
// (\triangle|Left_cicle|Selector55~0_combout  & (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [2]))) ) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|Selector55~0_combout ),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|Left_cicle|crit [4]),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector55~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector55~1 .lut_mask = 64'h10001FFF0000FFFF;
defparam \triangle|Left_cicle|Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y74_N56
dffeas \triangle|Left_cicle|crit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[4] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N18
cyclonev_lcell_comb \triangle|Left_cicle|LessThan1~0 (
// Equation(s):
// \triangle|Left_cicle|LessThan1~0_combout  = ( !\triangle|Left_cicle|crit [2] & ( (!\triangle|Left_cicle|crit [1] & (!\triangle|Left_cicle|crit [3] & (!\triangle|Left_cicle|crit [4] & !\triangle|Left_cicle|crit [0]))) ) )

	.dataa(!\triangle|Left_cicle|crit [1]),
	.datab(!\triangle|Left_cicle|crit [3]),
	.datac(!\triangle|Left_cicle|crit [4]),
	.datad(!\triangle|Left_cicle|crit [0]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|crit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan1~0 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \triangle|Left_cicle|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N3
cyclonev_lcell_comb \triangle|Left_cicle|Selector41~0 (
// Equation(s):
// \triangle|Left_cicle|Selector41~0_combout  = ( \triangle|Left_cicle|offset_y [8] & ( \triangle|Left_cicle|Add9~1_sumout  & ( (((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [3])) # 
// (\triangle|Left_cicle|state [0]) ) ) ) # ( !\triangle|Left_cicle|offset_y [8] & ( \triangle|Left_cicle|Add9~1_sumout  & ( (!\triangle|Left_cicle|state [0] & (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state 
// [1]))) ) ) ) # ( \triangle|Left_cicle|offset_y [8] & ( !\triangle|Left_cicle|Add9~1_sumout  & ( ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [0]) ) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|state [2]),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|offset_y [8]),
	.dataf(!\triangle|Left_cicle|Add9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector41~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector41~0 .lut_mask = 64'h00005FFF20007FFF;
defparam \triangle|Left_cicle|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N5
dffeas \triangle|Left_cicle|offset_y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[8] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N9
cyclonev_lcell_comb \triangle|Left_cicle|Add9~9 (
// Equation(s):
// \triangle|Left_cicle|Add9~9_sumout  = SUM(( \triangle|Left_cicle|offset_y [4] ) + ( GND ) + ( \triangle|Left_cicle|Add9~14  ))
// \triangle|Left_cicle|Add9~10  = CARRY(( \triangle|Left_cicle|offset_y [4] ) + ( GND ) + ( \triangle|Left_cicle|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~9_sumout ),
	.cout(\triangle|Left_cicle|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Left_cicle|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N24
cyclonev_lcell_comb \triangle|Left_cicle|Selector45~0 (
// Equation(s):
// \triangle|Left_cicle|Selector45~0_combout  = ( \triangle|Left_cicle|offset_y [4] & ( \triangle|Left_cicle|state [0] ) ) # ( \triangle|Left_cicle|offset_y [4] & ( !\triangle|Left_cicle|state [0] & ( (((\triangle|Left_cicle|state [3] & 
// \triangle|Left_cicle|Add9~9_sumout )) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [2]) ) ) ) # ( !\triangle|Left_cicle|offset_y [4] & ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [2] & 
// (\triangle|Left_cicle|state [3] & (\triangle|Left_cicle|Add9~9_sumout  & !\triangle|Left_cicle|state [1]))) ) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|Add9~9_sumout ),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|offset_y [4]),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector45~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector45~0 .lut_mask = 64'h020057FF0000FFFF;
defparam \triangle|Left_cicle|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N26
dffeas \triangle|Left_cicle|offset_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[4] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N12
cyclonev_lcell_comb \triangle|Left_cicle|Add9~5 (
// Equation(s):
// \triangle|Left_cicle|Add9~5_sumout  = SUM(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Left_cicle|Add9~10  ))
// \triangle|Left_cicle|Add9~6  = CARRY(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Left_cicle|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~5_sumout ),
	.cout(\triangle|Left_cicle|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Left_cicle|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N9
cyclonev_lcell_comb \triangle|Left_cicle|Selector44~0 (
// Equation(s):
// \triangle|Left_cicle|Selector44~0_combout  = ( \triangle|Left_cicle|offset_y [5] & ( \triangle|Left_cicle|Add9~5_sumout  & ( (((\triangle|Left_cicle|state [2]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [0])) # 
// (\triangle|Left_cicle|state [3]) ) ) ) # ( !\triangle|Left_cicle|offset_y [5] & ( \triangle|Left_cicle|Add9~5_sumout  & ( (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state 
// [2]))) ) ) ) # ( \triangle|Left_cicle|offset_y [5] & ( !\triangle|Left_cicle|Add9~5_sumout  & ( ((\triangle|Left_cicle|state [2]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [0]) ) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|Left_cicle|offset_y [5]),
	.dataf(!\triangle|Left_cicle|Add9~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector44~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector44~0 .lut_mask = 64'h00003FFF40007FFF;
defparam \triangle|Left_cicle|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N11
dffeas \triangle|Left_cicle|offset_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[5] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N15
cyclonev_lcell_comb \triangle|Left_cicle|Add9~29 (
// Equation(s):
// \triangle|Left_cicle|Add9~29_sumout  = SUM(( \triangle|Left_cicle|offset_y [6] ) + ( GND ) + ( \triangle|Left_cicle|Add9~6  ))
// \triangle|Left_cicle|Add9~30  = CARRY(( \triangle|Left_cicle|offset_y [6] ) + ( GND ) + ( \triangle|Left_cicle|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~29_sumout ),
	.cout(\triangle|Left_cicle|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Left_cicle|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N15
cyclonev_lcell_comb \triangle|Left_cicle|Selector43~0 (
// Equation(s):
// \triangle|Left_cicle|Selector43~0_combout  = ( \triangle|Left_cicle|offset_y [6] & ( \triangle|Left_cicle|Add9~29_sumout  & ( (((\triangle|Left_cicle|state [3]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [0])) # 
// (\triangle|Left_cicle|state [2]) ) ) ) # ( !\triangle|Left_cicle|offset_y [6] & ( \triangle|Left_cicle|Add9~29_sumout  & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & \triangle|Left_cicle|state 
// [3]))) ) ) ) # ( \triangle|Left_cicle|offset_y [6] & ( !\triangle|Left_cicle|Add9~29_sumout  & ( ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0])) # (\triangle|Left_cicle|state [2]) ) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(!\triangle|Left_cicle|offset_y [6]),
	.dataf(!\triangle|Left_cicle|Add9~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector43~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector43~0 .lut_mask = 64'h00007F7F00807FFF;
defparam \triangle|Left_cicle|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N17
dffeas \triangle|Left_cicle|offset_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[6] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N18
cyclonev_lcell_comb \triangle|Left_cicle|Add9~25 (
// Equation(s):
// \triangle|Left_cicle|Add9~25_sumout  = SUM(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Left_cicle|Add9~30  ))
// \triangle|Left_cicle|Add9~26  = CARRY(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Left_cicle|Add9~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~25_sumout ),
	.cout(\triangle|Left_cicle|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~25 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Left_cicle|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N12
cyclonev_lcell_comb \triangle|Left_cicle|Selector42~0 (
// Equation(s):
// \triangle|Left_cicle|Selector42~0_combout  = ( \triangle|Left_cicle|offset_y [7] & ( \triangle|Left_cicle|Add9~25_sumout  & ( (((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [3])) # (\triangle|Left_cicle|state [0])) # 
// (\triangle|Left_cicle|state [2]) ) ) ) # ( !\triangle|Left_cicle|offset_y [7] & ( \triangle|Left_cicle|Add9~25_sumout  & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [0] & (\triangle|Left_cicle|state [3] & !\triangle|Left_cicle|state 
// [1]))) ) ) ) # ( \triangle|Left_cicle|offset_y [7] & ( !\triangle|Left_cicle|Add9~25_sumout  & ( ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0])) # (\triangle|Left_cicle|state [2]) ) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [3]),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|offset_y [7]),
	.dataf(!\triangle|Left_cicle|Add9~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector42~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector42~0 .lut_mask = 64'h000077FF08007FFF;
defparam \triangle|Left_cicle|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N14
dffeas \triangle|Left_cicle|offset_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_y[7] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N21
cyclonev_lcell_comb \triangle|Left_cicle|Add9~1 (
// Equation(s):
// \triangle|Left_cicle|Add9~1_sumout  = SUM(( \triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Left_cicle|Add9~26  ))

	.dataa(!\triangle|Left_cicle|offset_y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add9~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add9~1 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Left_cicle|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add12~13 (
// Equation(s):
// \triangle|Left_cicle|Add12~13_sumout  = SUM(( \triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~18  ))
// \triangle|Left_cicle|Add12~14  = CARRY(( \triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~18  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~13_sumout ),
	.cout(\triangle|Left_cicle|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~13 .lut_mask = 64'h0000000000003333;
defparam \triangle|Left_cicle|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N57
cyclonev_lcell_comb \triangle|Left_cicle|Selector36~0 (
// Equation(s):
// \triangle|Left_cicle|Selector36~0_combout  = ( \triangle|Left_cicle|state [0] ) # ( !\triangle|Left_cicle|state [0] & ( ((!\triangle|Left_cicle|state [3]) # ((\triangle|Left_cicle|Add12~13_sumout ) # (\triangle|Left_cicle|state [2]))) # 
// (\triangle|Left_cicle|state [1]) ) )

	.dataa(!\triangle|Left_cicle|state [1]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|state [2]),
	.datad(!\triangle|Left_cicle|Add12~13_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector36~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector36~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y75_N59
dffeas \triangle|Left_cicle|offset_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|offset_x[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[4] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add12~9 (
// Equation(s):
// \triangle|Left_cicle|Add12~9_sumout  = SUM(( \triangle|Left_cicle|offset_x [5] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~14  ))
// \triangle|Left_cicle|Add12~10  = CARRY(( \triangle|Left_cicle|offset_x [5] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~14  ))

	.dataa(!\triangle|Left_cicle|offset_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~9_sumout ),
	.cout(\triangle|Left_cicle|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~9 .lut_mask = 64'h0000000000005555;
defparam \triangle|Left_cicle|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N27
cyclonev_lcell_comb \triangle|Left_cicle|Selector35~0 (
// Equation(s):
// \triangle|Left_cicle|Selector35~0_combout  = ( \triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Left_cicle|LessThan1~1_combout  & (((\triangle|Left_cicle|offset_x [5])))) # (\triangle|Left_cicle|LessThan1~1_combout  & 
// (((!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x [5])) # (\triangle|Left_cicle|Add12~9_sumout ))) ) ) # ( !\triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x 
// [5]) ) )

	.dataa(!\triangle|Right_cicle|Equal8~2_combout ),
	.datab(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datac(!\triangle|Left_cicle|Add12~9_sumout ),
	.datad(!\triangle|Left_cicle|offset_x [5]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector35~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector35~0 .lut_mask = 64'h00AA00AA03EF03EF;
defparam \triangle|Left_cicle|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N29
dffeas \triangle|Left_cicle|offset_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[5] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add12~33 (
// Equation(s):
// \triangle|Left_cicle|Add12~33_sumout  = SUM(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~10  ))
// \triangle|Left_cicle|Add12~34  = CARRY(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~10  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~33_sumout ),
	.cout(\triangle|Left_cicle|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~33 .lut_mask = 64'h0000000000003333;
defparam \triangle|Left_cicle|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N12
cyclonev_lcell_comb \triangle|Left_cicle|Selector34~0 (
// Equation(s):
// \triangle|Left_cicle|Selector34~0_combout  = ( \triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Left_cicle|LessThan1~1_combout  & (((\triangle|Left_cicle|offset_x [6])))) # (\triangle|Left_cicle|LessThan1~1_combout  & 
// (((!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x [6])) # (\triangle|Left_cicle|Add12~33_sumout ))) ) ) # ( !\triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x 
// [6]) ) )

	.dataa(!\triangle|Right_cicle|Equal8~2_combout ),
	.datab(!\triangle|Left_cicle|Add12~33_sumout ),
	.datac(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datad(!\triangle|Left_cicle|offset_x [6]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector34~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector34~0 .lut_mask = 64'h00AA00AA03FB03FB;
defparam \triangle|Left_cicle|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N14
dffeas \triangle|Left_cicle|offset_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[6] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add12~29 (
// Equation(s):
// \triangle|Left_cicle|Add12~29_sumout  = SUM(( \triangle|Left_cicle|offset_x [7] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~34  ))
// \triangle|Left_cicle|Add12~30  = CARRY(( \triangle|Left_cicle|offset_x [7] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~34  ))

	.dataa(!\triangle|Left_cicle|offset_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~29_sumout ),
	.cout(\triangle|Left_cicle|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~29 .lut_mask = 64'h0000000000005555;
defparam \triangle|Left_cicle|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add12~5 (
// Equation(s):
// \triangle|Left_cicle|Add12~5_sumout  = SUM(( \triangle|Left_cicle|offset_x [8] ) + ( VCC ) + ( \triangle|Left_cicle|Add12~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add12~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add12~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add12~5 .lut_mask = 64'h0000000000003333;
defparam \triangle|Left_cicle|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N9
cyclonev_lcell_comb \triangle|Left_cicle|Selector32~0 (
// Equation(s):
// \triangle|Left_cicle|Selector32~0_combout  = ( \triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Left_cicle|LessThan1~1_combout  & (((\triangle|Left_cicle|offset_x [8])))) # (\triangle|Left_cicle|LessThan1~1_combout  & 
// (((!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x [8])) # (\triangle|Left_cicle|Add12~5_sumout ))) ) ) # ( !\triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x 
// [8]) ) )

	.dataa(!\triangle|Right_cicle|Equal8~2_combout ),
	.datab(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datac(!\triangle|Left_cicle|Add12~5_sumout ),
	.datad(!\triangle|Left_cicle|offset_x [8]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector32~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector32~0 .lut_mask = 64'h00AA00AA03EF03EF;
defparam \triangle|Left_cicle|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N11
dffeas \triangle|Left_cicle|offset_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[8] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add13~5 (
// Equation(s):
// \triangle|Left_cicle|Add13~5_sumout  = SUM(( !\triangle|Left_cicle|Add9~9_sumout  $ (\triangle|Left_cicle|offset_x [4]) ) + ( \triangle|Left_cicle|Add13~35  ) + ( \triangle|Left_cicle|Add13~34  ))
// \triangle|Left_cicle|Add13~6  = CARRY(( !\triangle|Left_cicle|Add9~9_sumout  $ (\triangle|Left_cicle|offset_x [4]) ) + ( \triangle|Left_cicle|Add13~35  ) + ( \triangle|Left_cicle|Add13~34  ))
// \triangle|Left_cicle|Add13~7  = SHARE((\triangle|Left_cicle|Add9~9_sumout  & !\triangle|Left_cicle|offset_x [4]))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|Add9~9_sumout ),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|offset_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~34 ),
	.sharein(\triangle|Left_cicle|Add13~35 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~5_sumout ),
	.cout(\triangle|Left_cicle|Add13~6 ),
	.shareout(\triangle|Left_cicle|Add13~7 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~5 .lut_mask = 64'h000033000000CC33;
defparam \triangle|Left_cicle|Add13~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add13~9 (
// Equation(s):
// \triangle|Left_cicle|Add13~9_sumout  = SUM(( !\triangle|Left_cicle|offset_x [5] $ (\triangle|Left_cicle|Add9~5_sumout ) ) + ( \triangle|Left_cicle|Add13~7  ) + ( \triangle|Left_cicle|Add13~6  ))
// \triangle|Left_cicle|Add13~10  = CARRY(( !\triangle|Left_cicle|offset_x [5] $ (\triangle|Left_cicle|Add9~5_sumout ) ) + ( \triangle|Left_cicle|Add13~7  ) + ( \triangle|Left_cicle|Add13~6  ))
// \triangle|Left_cicle|Add13~11  = SHARE((!\triangle|Left_cicle|offset_x [5] & \triangle|Left_cicle|Add9~5_sumout ))

	.dataa(!\triangle|Left_cicle|offset_x [5]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add9~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~6 ),
	.sharein(\triangle|Left_cicle|Add13~7 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~9_sumout ),
	.cout(\triangle|Left_cicle|Add13~10 ),
	.shareout(\triangle|Left_cicle|Add13~11 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~9 .lut_mask = 64'h00000A0A0000A5A5;
defparam \triangle|Left_cicle|Add13~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add13~13 (
// Equation(s):
// \triangle|Left_cicle|Add13~13_sumout  = SUM(( !\triangle|Left_cicle|Add9~29_sumout  $ (\triangle|Left_cicle|offset_x [6]) ) + ( \triangle|Left_cicle|Add13~11  ) + ( \triangle|Left_cicle|Add13~10  ))
// \triangle|Left_cicle|Add13~14  = CARRY(( !\triangle|Left_cicle|Add9~29_sumout  $ (\triangle|Left_cicle|offset_x [6]) ) + ( \triangle|Left_cicle|Add13~11  ) + ( \triangle|Left_cicle|Add13~10  ))
// \triangle|Left_cicle|Add13~15  = SHARE((\triangle|Left_cicle|Add9~29_sumout  & !\triangle|Left_cicle|offset_x [6]))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|Add9~29_sumout ),
	.datac(!\triangle|Left_cicle|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~10 ),
	.sharein(\triangle|Left_cicle|Add13~11 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~13_sumout ),
	.cout(\triangle|Left_cicle|Add13~14 ),
	.shareout(\triangle|Left_cicle|Add13~15 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~13 .lut_mask = 64'h000030300000C3C3;
defparam \triangle|Left_cicle|Add13~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add13~17 (
// Equation(s):
// \triangle|Left_cicle|Add13~17_sumout  = SUM(( !\triangle|Left_cicle|Add9~25_sumout  $ (\triangle|Left_cicle|offset_x [7]) ) + ( \triangle|Left_cicle|Add13~15  ) + ( \triangle|Left_cicle|Add13~14  ))
// \triangle|Left_cicle|Add13~18  = CARRY(( !\triangle|Left_cicle|Add9~25_sumout  $ (\triangle|Left_cicle|offset_x [7]) ) + ( \triangle|Left_cicle|Add13~15  ) + ( \triangle|Left_cicle|Add13~14  ))
// \triangle|Left_cicle|Add13~19  = SHARE((\triangle|Left_cicle|Add9~25_sumout  & !\triangle|Left_cicle|offset_x [7]))

	.dataa(!\triangle|Left_cicle|Add9~25_sumout ),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~14 ),
	.sharein(\triangle|Left_cicle|Add13~15 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~17_sumout ),
	.cout(\triangle|Left_cicle|Add13~18 ),
	.shareout(\triangle|Left_cicle|Add13~19 ));
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~17 .lut_mask = 64'h000050500000A5A5;
defparam \triangle|Left_cicle|Add13~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add13~1 (
// Equation(s):
// \triangle|Left_cicle|Add13~1_sumout  = SUM(( !\triangle|Left_cicle|Add9~1_sumout  $ (\triangle|Left_cicle|offset_x [8]) ) + ( \triangle|Left_cicle|Add13~19  ) + ( \triangle|Left_cicle|Add13~18  ))

	.dataa(!\triangle|Left_cicle|Add9~1_sumout ),
	.datab(!\triangle|Left_cicle|offset_x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add13~18 ),
	.sharein(\triangle|Left_cicle|Add13~19 ),
	.combout(),
	.sumout(\triangle|Left_cicle|Add13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add13~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add13~1 .lut_mask = 64'h0000000000009999;
defparam \triangle|Left_cicle|Add13~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add14~5 (
// Equation(s):
// \triangle|Left_cicle|Add14~5_sumout  = SUM(( \triangle|Left_cicle|Add13~5_sumout  ) + ( \triangle|Left_cicle|crit [5] ) + ( \triangle|Left_cicle|Add14~38  ))
// \triangle|Left_cicle|Add14~6  = CARRY(( \triangle|Left_cicle|Add13~5_sumout  ) + ( \triangle|Left_cicle|crit [5] ) + ( \triangle|Left_cicle|Add14~38  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|crit [5]),
	.datac(!\triangle|Left_cicle|Add13~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~5_sumout ),
	.cout(\triangle|Left_cicle|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Left_cicle|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add10~5 (
// Equation(s):
// \triangle|Left_cicle|Add10~5_sumout  = SUM(( \triangle|Left_cicle|crit [5] ) + ( \triangle|Left_cicle|Add9~9_sumout  ) + ( \triangle|Left_cicle|Add10~38  ))
// \triangle|Left_cicle|Add10~6  = CARRY(( \triangle|Left_cicle|crit [5] ) + ( \triangle|Left_cicle|Add9~9_sumout  ) + ( \triangle|Left_cicle|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add9~9_sumout ),
	.datad(!\triangle|Left_cicle|crit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~5_sumout ),
	.cout(\triangle|Left_cicle|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \triangle|Left_cicle|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N30
cyclonev_lcell_comb \triangle|Left_cicle|Selector54~0 (
// Equation(s):
// \triangle|Left_cicle|Selector54~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( ((((!\triangle|Left_cicle|state [3]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add10~5_sumout )) # (\triangle|Left_cicle|state [2])) # 
// (\triangle|Left_cicle|state [0]) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( ((((!\triangle|Left_cicle|state [3]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add14~5_sumout )) # (\triangle|Left_cicle|state [2])) # 
// (\triangle|Left_cicle|state [0]) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|Add14~5_sumout ),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [1]),
	.datag(!\triangle|Left_cicle|Add10~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector54~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector54~0 .lut_mask = 64'hFF7FFF7FFFFFFFFF;
defparam \triangle|Left_cicle|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N32
dffeas \triangle|Left_cicle|crit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[5] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add14~9 (
// Equation(s):
// \triangle|Left_cicle|Add14~9_sumout  = SUM(( \triangle|Left_cicle|Add13~9_sumout  ) + ( \triangle|Left_cicle|crit [6] ) + ( \triangle|Left_cicle|Add14~6  ))
// \triangle|Left_cicle|Add14~10  = CARRY(( \triangle|Left_cicle|Add13~9_sumout  ) + ( \triangle|Left_cicle|crit [6] ) + ( \triangle|Left_cicle|Add14~6  ))

	.dataa(!\triangle|Left_cicle|crit [6]),
	.datab(!\triangle|Left_cicle|Add13~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~9_sumout ),
	.cout(\triangle|Left_cicle|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~9 .lut_mask = 64'h0000AAAA00003333;
defparam \triangle|Left_cicle|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add10~9 (
// Equation(s):
// \triangle|Left_cicle|Add10~9_sumout  = SUM(( \triangle|Left_cicle|Add9~5_sumout  ) + ( \triangle|Left_cicle|crit [6] ) + ( \triangle|Left_cicle|Add10~6  ))
// \triangle|Left_cicle|Add10~10  = CARRY(( \triangle|Left_cicle|Add9~5_sumout  ) + ( \triangle|Left_cicle|crit [6] ) + ( \triangle|Left_cicle|Add10~6  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|crit [6]),
	.datac(!\triangle|Left_cicle|Add9~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~9_sumout ),
	.cout(\triangle|Left_cicle|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Left_cicle|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N6
cyclonev_lcell_comb \triangle|Left_cicle|Selector53~0 (
// Equation(s):
// \triangle|Left_cicle|Selector53~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( (!\triangle|Left_cicle|state [3]) # ((((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add10~9_sumout )) # 
// (\triangle|Left_cicle|state [2])) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( (!\triangle|Left_cicle|state [3]) # ((((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add14~9_sumout )) # 
// (\triangle|Left_cicle|state [2])) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|Add14~9_sumout ),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(!\triangle|Left_cicle|Add10~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector53~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector53~0 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N8
dffeas \triangle|Left_cicle|crit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[6] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add14~13 (
// Equation(s):
// \triangle|Left_cicle|Add14~13_sumout  = SUM(( \triangle|Left_cicle|Add13~13_sumout  ) + ( \triangle|Left_cicle|crit [7] ) + ( \triangle|Left_cicle|Add14~10  ))
// \triangle|Left_cicle|Add14~14  = CARRY(( \triangle|Left_cicle|Add13~13_sumout  ) + ( \triangle|Left_cicle|crit [7] ) + ( \triangle|Left_cicle|Add14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add13~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|crit [7]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~13_sumout ),
	.cout(\triangle|Left_cicle|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \triangle|Left_cicle|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add10~13 (
// Equation(s):
// \triangle|Left_cicle|Add10~13_sumout  = SUM(( \triangle|Left_cicle|Add9~29_sumout  ) + ( \triangle|Left_cicle|crit [7] ) + ( \triangle|Left_cicle|Add10~10  ))
// \triangle|Left_cicle|Add10~14  = CARRY(( \triangle|Left_cicle|Add9~29_sumout  ) + ( \triangle|Left_cicle|crit [7] ) + ( \triangle|Left_cicle|Add10~10  ))

	.dataa(!\triangle|Left_cicle|Add9~29_sumout ),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|crit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~13_sumout ),
	.cout(\triangle|Left_cicle|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~13 .lut_mask = 64'h0000F0F000005555;
defparam \triangle|Left_cicle|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N18
cyclonev_lcell_comb \triangle|Left_cicle|Selector52~0 (
// Equation(s):
// \triangle|Left_cicle|Selector52~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add10~13_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( ((!\triangle|Left_cicle|state [3]) # (((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add14~13_sumout ))) # 
// (\triangle|Left_cicle|state [2]) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|Add14~13_sumout ),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(!\triangle|Left_cicle|Add10~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector52~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector52~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N20
dffeas \triangle|Left_cicle|crit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[7] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add14~17 (
// Equation(s):
// \triangle|Left_cicle|Add14~17_sumout  = SUM(( \triangle|Left_cicle|crit [8] ) + ( \triangle|Left_cicle|Add13~17_sumout  ) + ( \triangle|Left_cicle|Add14~14  ))
// \triangle|Left_cicle|Add14~18  = CARRY(( \triangle|Left_cicle|crit [8] ) + ( \triangle|Left_cicle|Add13~17_sumout  ) + ( \triangle|Left_cicle|Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add13~17_sumout ),
	.datad(!\triangle|Left_cicle|crit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~17_sumout ),
	.cout(\triangle|Left_cicle|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \triangle|Left_cicle|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add10~17 (
// Equation(s):
// \triangle|Left_cicle|Add10~17_sumout  = SUM(( \triangle|Left_cicle|Add9~25_sumout  ) + ( \triangle|Left_cicle|crit [8] ) + ( \triangle|Left_cicle|Add10~14  ))
// \triangle|Left_cicle|Add10~18  = CARRY(( \triangle|Left_cicle|Add9~25_sumout  ) + ( \triangle|Left_cicle|crit [8] ) + ( \triangle|Left_cicle|Add10~14  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|crit [8]),
	.datac(!\triangle|Left_cicle|Add9~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~17_sumout ),
	.cout(\triangle|Left_cicle|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Left_cicle|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N12
cyclonev_lcell_comb \triangle|Left_cicle|Selector51~0 (
// Equation(s):
// \triangle|Left_cicle|Selector51~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( (!\triangle|Left_cicle|state [3]) # ((((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add10~17_sumout )) # 
// (\triangle|Left_cicle|state [2])) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( (!\triangle|Left_cicle|state [3]) # ((((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|Add14~17_sumout )) # 
// (\triangle|Left_cicle|state [2])) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|Add14~17_sumout ),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(!\triangle|Left_cicle|Add10~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector51~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector51~0 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \triangle|Left_cicle|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y74_N14
dffeas \triangle|Left_cicle|crit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[8] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N57
cyclonev_lcell_comb \triangle|Left_cicle|Add14~1 (
// Equation(s):
// \triangle|Left_cicle|Add14~1_sumout  = SUM(( \triangle|Left_cicle|Add13~1_sumout  ) + ( \triangle|Left_cicle|crit [9] ) + ( \triangle|Left_cicle|Add14~18  ))

	.dataa(!\triangle|Left_cicle|crit [9]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add13~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add14~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add14~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \triangle|Left_cicle|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N57
cyclonev_lcell_comb \triangle|Left_cicle|Add10~1 (
// Equation(s):
// \triangle|Left_cicle|Add10~1_sumout  = SUM(( \triangle|Left_cicle|crit [9] ) + ( \triangle|Left_cicle|Add9~1_sumout  ) + ( \triangle|Left_cicle|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|crit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|Add9~1_sumout ),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add10~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add10~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \triangle|Left_cicle|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y74_N24
cyclonev_lcell_comb \triangle|Left_cicle|Selector50~0 (
// Equation(s):
// \triangle|Left_cicle|Selector50~0_combout  = ( !\triangle|Left_cicle|LessThan1~1_combout  & ( ((((!\triangle|Left_cicle|state [3]) # (\triangle|Left_cicle|state [0])) # (\triangle|Left_cicle|Add10~1_sumout )) # (\triangle|Left_cicle|state [1])) # 
// (\triangle|Left_cicle|state [2]) ) ) # ( \triangle|Left_cicle|LessThan1~1_combout  & ( ((((!\triangle|Left_cicle|state [3]) # (\triangle|Left_cicle|state [0])) # (\triangle|Left_cicle|Add14~1_sumout )) # (\triangle|Left_cicle|state [1])) # 
// (\triangle|Left_cicle|state [2]) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(!\triangle|Left_cicle|Add14~1_sumout ),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(!\triangle|Left_cicle|LessThan1~1_combout ),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(!\triangle|Left_cicle|Add10~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector50~0 .extended_lut = "on";
defparam \triangle|Left_cicle|Selector50~0 .lut_mask = 64'hFF7FFF7FFFFFFFFF;
defparam \triangle|Left_cicle|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y74_N26
dffeas \triangle|Left_cicle|crit[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Left_cicle|crit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|crit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|crit[9] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|crit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y74_N24
cyclonev_lcell_comb \triangle|Left_cicle|LessThan1~1 (
// Equation(s):
// \triangle|Left_cicle|LessThan1~1_combout  = ( \triangle|Left_cicle|crit [5] & ( \triangle|Left_cicle|crit [6] & ( !\triangle|Left_cicle|crit [9] ) ) ) # ( !\triangle|Left_cicle|crit [5] & ( \triangle|Left_cicle|crit [6] & ( !\triangle|Left_cicle|crit [9] 
// ) ) ) # ( \triangle|Left_cicle|crit [5] & ( !\triangle|Left_cicle|crit [6] & ( !\triangle|Left_cicle|crit [9] ) ) ) # ( !\triangle|Left_cicle|crit [5] & ( !\triangle|Left_cicle|crit [6] & ( (!\triangle|Left_cicle|crit [9] & 
// ((!\triangle|Left_cicle|LessThan1~0_combout ) # ((\triangle|Left_cicle|crit [7]) # (\triangle|Left_cicle|crit [8])))) ) ) )

	.dataa(!\triangle|Left_cicle|LessThan1~0_combout ),
	.datab(!\triangle|Left_cicle|crit [9]),
	.datac(!\triangle|Left_cicle|crit [8]),
	.datad(!\triangle|Left_cicle|crit [7]),
	.datae(!\triangle|Left_cicle|crit [5]),
	.dataf(!\triangle|Left_cicle|crit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan1~1 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan1~1 .lut_mask = 64'h8CCCCCCCCCCCCCCC;
defparam \triangle|Left_cicle|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N24
cyclonev_lcell_comb \triangle|Left_cicle|Selector33~0 (
// Equation(s):
// \triangle|Left_cicle|Selector33~0_combout  = ( \triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Left_cicle|LessThan1~1_combout  & (((\triangle|Left_cicle|offset_x [7])))) # (\triangle|Left_cicle|LessThan1~1_combout  & 
// (((!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x [7])) # (\triangle|Left_cicle|Add12~29_sumout ))) ) ) # ( !\triangle|Right_cicle|Equal8~1_combout  & ( (!\triangle|Right_cicle|Equal8~2_combout  & \triangle|Left_cicle|offset_x 
// [7]) ) )

	.dataa(!\triangle|Right_cicle|Equal8~2_combout ),
	.datab(!\triangle|Left_cicle|LessThan1~1_combout ),
	.datac(!\triangle|Left_cicle|Add12~29_sumout ),
	.datad(!\triangle|Left_cicle|offset_x [7]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector33~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector33~0 .lut_mask = 64'h00AA00AA03EF03EF;
defparam \triangle|Left_cicle|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N26
dffeas \triangle|Left_cicle|offset_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|offset_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|offset_x[7] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|offset_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N21
cyclonev_lcell_comb \triangle|Left_cicle|LessThan0~4 (
// Equation(s):
// \triangle|Left_cicle|LessThan0~4_combout  = ( \triangle|Left_cicle|offset_x [6] & ( (\triangle|Left_cicle|offset_y [6] & (!\triangle|Left_cicle|offset_x [7] $ (\triangle|Left_cicle|offset_y [7]))) ) ) # ( !\triangle|Left_cicle|offset_x [6] & ( 
// (!\triangle|Left_cicle|offset_y [6] & (!\triangle|Left_cicle|offset_x [7] $ (\triangle|Left_cicle|offset_y [7]))) ) )

	.dataa(!\triangle|Left_cicle|offset_x [7]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [7]),
	.datad(!\triangle|Left_cicle|offset_y [6]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|offset_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan0~4 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan0~4 .lut_mask = 64'hA500A50000A500A5;
defparam \triangle|Left_cicle|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N30
cyclonev_lcell_comb \triangle|Left_cicle|LessThan0~5 (
// Equation(s):
// \triangle|Left_cicle|LessThan0~5_combout  = ( \triangle|Left_cicle|offset_x [6] & ( (!\triangle|Left_cicle|offset_x [7] & \triangle|Left_cicle|offset_y [7]) ) ) # ( !\triangle|Left_cicle|offset_x [6] & ( (!\triangle|Left_cicle|offset_y [6] & 
// (!\triangle|Left_cicle|offset_x [7] & \triangle|Left_cicle|offset_y [7])) # (\triangle|Left_cicle|offset_y [6] & ((!\triangle|Left_cicle|offset_x [7]) # (\triangle|Left_cicle|offset_y [7]))) ) )

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [6]),
	.datac(!\triangle|Left_cicle|offset_x [7]),
	.datad(!\triangle|Left_cicle|offset_y [7]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|offset_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan0~5 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan0~5 .lut_mask = 64'h30F330F300F000F0;
defparam \triangle|Left_cicle|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N18
cyclonev_lcell_comb \triangle|Left_cicle|LessThan0~1 (
// Equation(s):
// \triangle|Left_cicle|LessThan0~1_combout  = ( \triangle|Left_cicle|offset_y [5] & ( !\triangle|Left_cicle|offset_x [5] ) ) # ( !\triangle|Left_cicle|offset_y [5] & ( \triangle|Left_cicle|offset_x [5] ) )

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|offset_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan0~1 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan0~1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \triangle|Left_cicle|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N6
cyclonev_lcell_comb \triangle|Left_cicle|LessThan0~2 (
// Equation(s):
// \triangle|Left_cicle|LessThan0~2_combout  = ( \triangle|Left_cicle|offset_x [0] & ( \triangle|Left_cicle|offset_x [2] & ( (!\triangle|Left_cicle|offset_x [1] & (\triangle|Left_cicle|offset_y [1] & \triangle|Left_cicle|offset_y [2])) ) ) ) # ( 
// !\triangle|Left_cicle|offset_x [0] & ( \triangle|Left_cicle|offset_x [2] & ( (\triangle|Left_cicle|offset_y [2] & ((!\triangle|Left_cicle|offset_x [1] & ((\triangle|Left_cicle|offset_y [0]) # (\triangle|Left_cicle|offset_y [1]))) # 
// (\triangle|Left_cicle|offset_x [1] & (\triangle|Left_cicle|offset_y [1] & \triangle|Left_cicle|offset_y [0])))) ) ) ) # ( \triangle|Left_cicle|offset_x [0] & ( !\triangle|Left_cicle|offset_x [2] & ( ((!\triangle|Left_cicle|offset_x [1] & 
// \triangle|Left_cicle|offset_y [1])) # (\triangle|Left_cicle|offset_y [2]) ) ) ) # ( !\triangle|Left_cicle|offset_x [0] & ( !\triangle|Left_cicle|offset_x [2] & ( ((!\triangle|Left_cicle|offset_x [1] & ((\triangle|Left_cicle|offset_y [0]) # 
// (\triangle|Left_cicle|offset_y [1]))) # (\triangle|Left_cicle|offset_x [1] & (\triangle|Left_cicle|offset_y [1] & \triangle|Left_cicle|offset_y [0]))) # (\triangle|Left_cicle|offset_y [2]) ) ) )

	.dataa(!\triangle|Left_cicle|offset_x [1]),
	.datab(!\triangle|Left_cicle|offset_y [1]),
	.datac(!\triangle|Left_cicle|offset_y [2]),
	.datad(!\triangle|Left_cicle|offset_y [0]),
	.datae(!\triangle|Left_cicle|offset_x [0]),
	.dataf(!\triangle|Left_cicle|offset_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan0~2 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan0~2 .lut_mask = 64'h2FBF2F2F020B0202;
defparam \triangle|Left_cicle|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N36
cyclonev_lcell_comb \triangle|Left_cicle|LessThan0~3 (
// Equation(s):
// \triangle|Left_cicle|LessThan0~3_combout  = ( \triangle|Left_cicle|offset_x [3] & ( \triangle|Left_cicle|offset_x [4] & ( (!\triangle|Left_cicle|LessThan0~1_combout  & (\triangle|Left_cicle|LessThan0~2_combout  & (\triangle|Left_cicle|offset_y [3] & 
// \triangle|Left_cicle|offset_y [4]))) ) ) ) # ( !\triangle|Left_cicle|offset_x [3] & ( \triangle|Left_cicle|offset_x [4] & ( (!\triangle|Left_cicle|LessThan0~1_combout  & (\triangle|Left_cicle|offset_y [4] & ((\triangle|Left_cicle|offset_y [3]) # 
// (\triangle|Left_cicle|LessThan0~2_combout )))) ) ) ) # ( \triangle|Left_cicle|offset_x [3] & ( !\triangle|Left_cicle|offset_x [4] & ( (!\triangle|Left_cicle|LessThan0~1_combout  & (((\triangle|Left_cicle|LessThan0~2_combout  & 
// \triangle|Left_cicle|offset_y [3])) # (\triangle|Left_cicle|offset_y [4]))) ) ) ) # ( !\triangle|Left_cicle|offset_x [3] & ( !\triangle|Left_cicle|offset_x [4] & ( (!\triangle|Left_cicle|LessThan0~1_combout  & (((\triangle|Left_cicle|offset_y [4]) # 
// (\triangle|Left_cicle|offset_y [3])) # (\triangle|Left_cicle|LessThan0~2_combout ))) ) ) )

	.dataa(!\triangle|Left_cicle|LessThan0~1_combout ),
	.datab(!\triangle|Left_cicle|LessThan0~2_combout ),
	.datac(!\triangle|Left_cicle|offset_y [3]),
	.datad(!\triangle|Left_cicle|offset_y [4]),
	.datae(!\triangle|Left_cicle|offset_x [3]),
	.dataf(!\triangle|Left_cicle|offset_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan0~3 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan0~3 .lut_mask = 64'h2AAA02AA002A0002;
defparam \triangle|Left_cicle|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N33
cyclonev_lcell_comb \triangle|Left_cicle|LessThan0~0 (
// Equation(s):
// \triangle|Left_cicle|LessThan0~0_combout  = ( \triangle|Left_cicle|offset_y [5] & ( !\triangle|Left_cicle|offset_x [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|offset_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan0~0 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \triangle|Left_cicle|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N0
cyclonev_lcell_comb \triangle|Left_cicle|LessThan0~6 (
// Equation(s):
// \triangle|Left_cicle|LessThan0~6_combout  = ( \triangle|Left_cicle|LessThan0~3_combout  & ( \triangle|Left_cicle|LessThan0~0_combout  & ( (!\triangle|Left_cicle|offset_x [8] & (((!\triangle|Left_cicle|LessThan0~4_combout  & 
// !\triangle|Left_cicle|LessThan0~5_combout )) # (\triangle|Left_cicle|offset_y [8]))) # (\triangle|Left_cicle|offset_x [8] & (!\triangle|Left_cicle|LessThan0~4_combout  & (\triangle|Left_cicle|offset_y [8] & !\triangle|Left_cicle|LessThan0~5_combout ))) ) 
// ) ) # ( !\triangle|Left_cicle|LessThan0~3_combout  & ( \triangle|Left_cicle|LessThan0~0_combout  & ( (!\triangle|Left_cicle|offset_x [8] & (((!\triangle|Left_cicle|LessThan0~4_combout  & !\triangle|Left_cicle|LessThan0~5_combout )) # 
// (\triangle|Left_cicle|offset_y [8]))) # (\triangle|Left_cicle|offset_x [8] & (!\triangle|Left_cicle|LessThan0~4_combout  & (\triangle|Left_cicle|offset_y [8] & !\triangle|Left_cicle|LessThan0~5_combout ))) ) ) ) # ( 
// \triangle|Left_cicle|LessThan0~3_combout  & ( !\triangle|Left_cicle|LessThan0~0_combout  & ( (!\triangle|Left_cicle|offset_x [8] & (((!\triangle|Left_cicle|LessThan0~4_combout  & !\triangle|Left_cicle|LessThan0~5_combout )) # 
// (\triangle|Left_cicle|offset_y [8]))) # (\triangle|Left_cicle|offset_x [8] & (!\triangle|Left_cicle|LessThan0~4_combout  & (\triangle|Left_cicle|offset_y [8] & !\triangle|Left_cicle|LessThan0~5_combout ))) ) ) ) # ( 
// !\triangle|Left_cicle|LessThan0~3_combout  & ( !\triangle|Left_cicle|LessThan0~0_combout  & ( (!\triangle|Left_cicle|offset_x [8] & ((!\triangle|Left_cicle|LessThan0~5_combout ) # (\triangle|Left_cicle|offset_y [8]))) # (\triangle|Left_cicle|offset_x [8] 
// & (\triangle|Left_cicle|offset_y [8] & !\triangle|Left_cicle|LessThan0~5_combout )) ) ) )

	.dataa(!\triangle|Left_cicle|LessThan0~4_combout ),
	.datab(!\triangle|Left_cicle|offset_x [8]),
	.datac(!\triangle|Left_cicle|offset_y [8]),
	.datad(!\triangle|Left_cicle|LessThan0~5_combout ),
	.datae(!\triangle|Left_cicle|LessThan0~3_combout ),
	.dataf(!\triangle|Left_cicle|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan0~6 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan0~6 .lut_mask = 64'hCF0C8E0C8E0C8E0C;
defparam \triangle|Left_cicle|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N24
cyclonev_lcell_comb \triangle|Left_cicle|Selector28~0 (
// Equation(s):
// \triangle|Left_cicle|Selector28~0_combout  = ( \triangle|Left_cicle|state [1] & ( ((\triangle|Left_cicle|state [2] & \triangle|Left_cicle|state [0])) # (\triangle|Left_cicle|state [3]) ) ) # ( !\triangle|Left_cicle|state [1] & ( 
// (!\triangle|Left_cicle|state [2] & (\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|LessThan0~6_combout ) # (\triangle|Left_cicle|state [3])))) # (\triangle|Left_cicle|state [2] & (((\triangle|Left_cicle|state [3])))) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|LessThan0~6_combout ),
	.datac(!\triangle|Left_cicle|state [0]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector28~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector28~0 .lut_mask = 64'h085F085F05FF05FF;
defparam \triangle|Left_cicle|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N26
dffeas \triangle|Left_cicle|state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|state[3] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N3
cyclonev_lcell_comb \triangle|Left_cicle|Selector30~0 (
// Equation(s):
// \triangle|Left_cicle|Selector30~0_combout  = ( \triangle|Left_cicle|state [1] & ( \triangle|Left_cicle|LessThan0~6_combout  & ( (!\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [3]) ) ) ) # ( !\triangle|Left_cicle|state [1] & ( 
// \triangle|Left_cicle|LessThan0~6_combout  & ( (!\triangle|Left_cicle|state [3] & \triangle|Left_cicle|state [0]) ) ) ) # ( \triangle|Left_cicle|state [1] & ( !\triangle|Left_cicle|LessThan0~6_combout  & ( (!\triangle|Left_cicle|state [0]) # 
// (\triangle|Left_cicle|state [3]) ) ) ) # ( !\triangle|Left_cicle|state [1] & ( !\triangle|Left_cicle|LessThan0~6_combout  & ( (!\triangle|Left_cicle|state [3] & (\triangle|Left_cicle|state [2] & \triangle|Left_cicle|state [0])) ) ) )

	.dataa(!\triangle|Left_cicle|state [3]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|state [0]),
	.datae(!\triangle|Left_cicle|state [1]),
	.dataf(!\triangle|Left_cicle|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector30~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector30~0 .lut_mask = 64'h0022FF5500AAFF55;
defparam \triangle|Left_cicle|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N5
dffeas \triangle|Left_cicle|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|state[1] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N15
cyclonev_lcell_comb \triangle|Left_cicle|Selector29~0 (
// Equation(s):
// \triangle|Left_cicle|Selector29~0_combout  = ( \triangle|Left_cicle|state [2] & ( \triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [3]) ) ) ) # ( !\triangle|Left_cicle|state [2] & ( 
// \triangle|Left_cicle|state [0] & ( (\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [3]) ) ) ) # ( \triangle|Left_cicle|state [2] & ( !\triangle|Left_cicle|state [0] ) )

	.dataa(!\triangle|Left_cicle|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(!\triangle|Left_cicle|state [2]),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector29~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector29~0 .lut_mask = 64'h0000FFFF5500AAFF;
defparam \triangle|Left_cicle|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y75_N17
dffeas \triangle|Left_cicle|state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|state[2] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N6
cyclonev_lcell_comb \triangle|Left_cicle|Selector31~0 (
// Equation(s):
// \triangle|Left_cicle|Selector31~0_combout  = ( \triangle|Left_cicle|LessThan0~6_combout  & ( (!\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|state [3]) # ((!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state [1])))) # 
// (\triangle|Left_cicle|state [0] & (((\triangle|Left_cicle|state [3])))) ) ) # ( !\triangle|Left_cicle|LessThan0~6_combout  & ( (!\triangle|Left_cicle|state [2] & ((!\triangle|Left_cicle|state [1]) # (!\triangle|Left_cicle|state [0] $ 
// (\triangle|Left_cicle|state [3])))) # (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [0] $ ((\triangle|Left_cicle|state [3])))) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|state [3]),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector31~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector31~0 .lut_mask = 64'hEDA5EDA5ADA5ADA5;
defparam \triangle|Left_cicle|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N11
dffeas \triangle|Left_cicle|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\triangle|Left_cicle|Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|state[0] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N42
cyclonev_lcell_comb \triangle|Selector31~0 (
// Equation(s):
// \triangle|Selector31~0_combout  = ( \triangle|state [1] & ( \triangle|state [0] ) ) # ( !\triangle|state [1] & ( \triangle|state [0] & ( (\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & (\triangle|Left_cicle|state [3] & 
// !\triangle|Left_cicle|state [2]))) ) ) ) # ( \triangle|state [1] & ( !\triangle|state [0] ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(!\triangle|Left_cicle|state [3]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|state [1]),
	.dataf(!\triangle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector31~0 .extended_lut = "off";
defparam \triangle|Selector31~0 .lut_mask = 64'h0000FFFF0400FFFF;
defparam \triangle|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N44
dffeas \triangle|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|state[1] .is_wysiwyg = "true";
defparam \triangle|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N6
cyclonev_lcell_comb \triangle|Selector32~0 (
// Equation(s):
// \triangle|Selector32~0_combout  = ( \triangle|Left_cicle|state [3] & ( \triangle|state [0] & ( ((!\triangle|Left_cicle|state [0]) # ((\triangle|Left_cicle|state [2]) # (\triangle|Left_cicle|state [1]))) # (\triangle|state [1]) ) ) ) # ( 
// !\triangle|Left_cicle|state [3] & ( \triangle|state [0] ) ) # ( \triangle|Left_cicle|state [3] & ( !\triangle|state [0] & ( (\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [2])) ) ) )

	.dataa(!\triangle|state [1]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|Left_cicle|state [3]),
	.dataf(!\triangle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector32~0 .extended_lut = "off";
defparam \triangle|Selector32~0 .lut_mask = 64'h00003000FFFFDFFF;
defparam \triangle|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N11
dffeas \triangle|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\triangle|Selector32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|state[0] .is_wysiwyg = "true";
defparam \triangle|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N33
cyclonev_lcell_comb \triangle|WideNor1~0 (
// Equation(s):
// \triangle|WideNor1~0_combout  = ( !\triangle|state [0] & ( \triangle|state [1] ) ) # ( \triangle|state [0] & ( !\triangle|state [1] ) ) # ( !\triangle|state [0] & ( !\triangle|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\triangle|state [0]),
	.dataf(!\triangle|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|WideNor1~0 .extended_lut = "off";
defparam \triangle|WideNor1~0 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \triangle|WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y77_N0
cyclonev_mac \triangle|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\triangle|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \triangle|Mult2~mac .accumulate_clock = "none";
defparam \triangle|Mult2~mac .ax_clock = "none";
defparam \triangle|Mult2~mac .ax_width = 7;
defparam \triangle|Mult2~mac .ay_scan_in_clock = "none";
defparam \triangle|Mult2~mac .ay_scan_in_width = 16;
defparam \triangle|Mult2~mac .ay_use_scan_in = "false";
defparam \triangle|Mult2~mac .az_clock = "none";
defparam \triangle|Mult2~mac .bx_clock = "none";
defparam \triangle|Mult2~mac .bx_width = 1;
defparam \triangle|Mult2~mac .by_clock = "none";
defparam \triangle|Mult2~mac .by_use_scan_in = "false";
defparam \triangle|Mult2~mac .by_width = 18;
defparam \triangle|Mult2~mac .bz_clock = "none";
defparam \triangle|Mult2~mac .coef_a_0 = 0;
defparam \triangle|Mult2~mac .coef_a_1 = 0;
defparam \triangle|Mult2~mac .coef_a_2 = 0;
defparam \triangle|Mult2~mac .coef_a_3 = 0;
defparam \triangle|Mult2~mac .coef_a_4 = 0;
defparam \triangle|Mult2~mac .coef_a_5 = 0;
defparam \triangle|Mult2~mac .coef_a_6 = 0;
defparam \triangle|Mult2~mac .coef_a_7 = 0;
defparam \triangle|Mult2~mac .coef_b_0 = 0;
defparam \triangle|Mult2~mac .coef_b_1 = 0;
defparam \triangle|Mult2~mac .coef_b_2 = 0;
defparam \triangle|Mult2~mac .coef_b_3 = 0;
defparam \triangle|Mult2~mac .coef_b_4 = 0;
defparam \triangle|Mult2~mac .coef_b_5 = 0;
defparam \triangle|Mult2~mac .coef_b_6 = 0;
defparam \triangle|Mult2~mac .coef_b_7 = 0;
defparam \triangle|Mult2~mac .coef_sel_a_clock = "none";
defparam \triangle|Mult2~mac .coef_sel_b_clock = "none";
defparam \triangle|Mult2~mac .delay_scan_out_ay = "false";
defparam \triangle|Mult2~mac .delay_scan_out_by = "false";
defparam \triangle|Mult2~mac .enable_double_accum = "false";
defparam \triangle|Mult2~mac .load_const_clock = "none";
defparam \triangle|Mult2~mac .load_const_value = 0;
defparam \triangle|Mult2~mac .mode_sub_location = 0;
defparam \triangle|Mult2~mac .negate_clock = "none";
defparam \triangle|Mult2~mac .operand_source_max = "input";
defparam \triangle|Mult2~mac .operand_source_may = "input";
defparam \triangle|Mult2~mac .operand_source_mbx = "input";
defparam \triangle|Mult2~mac .operand_source_mby = "input";
defparam \triangle|Mult2~mac .operation_mode = "m18x18_plus36";
defparam \triangle|Mult2~mac .output_clock = "none";
defparam \triangle|Mult2~mac .preadder_subtract_a = "false";
defparam \triangle|Mult2~mac .preadder_subtract_b = "false";
defparam \triangle|Mult2~mac .result_a_width = 64;
defparam \triangle|Mult2~mac .signed_max = "false";
defparam \triangle|Mult2~mac .signed_may = "false";
defparam \triangle|Mult2~mac .signed_mbx = "false";
defparam \triangle|Mult2~mac .signed_mby = "false";
defparam \triangle|Mult2~mac .sub_clock = "none";
defparam \triangle|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \triangle|Right_cicle|Add2~13 (
// Equation(s):
// \triangle|Right_cicle|Add2~13_sumout  = SUM(( \triangle|center_y_right [0] ) + ( \triangle|Left_cicle|offset_y [0] ) + ( !VCC ))
// \triangle|Right_cicle|Add2~14  = CARRY(( \triangle|center_y_right [0] ) + ( \triangle|Left_cicle|offset_y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [0]),
	.datac(!\triangle|center_y_right [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~13_sumout ),
	.cout(\triangle|Right_cicle|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~13 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Right_cicle|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N33
cyclonev_lcell_comb \triangle|Right_cicle|Add2~9 (
// Equation(s):
// \triangle|Right_cicle|Add2~9_sumout  = SUM(( \triangle|center_y_right [1] ) + ( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Right_cicle|Add2~14  ))
// \triangle|Right_cicle|Add2~10  = CARRY(( \triangle|center_y_right [1] ) + ( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Right_cicle|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|center_y_right [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|offset_y [1]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~9_sumout ),
	.cout(\triangle|Right_cicle|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~9 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \triangle|Right_cicle|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N36
cyclonev_lcell_comb \triangle|Right_cicle|Add2~5 (
// Equation(s):
// \triangle|Right_cicle|Add2~5_sumout  = SUM(( \triangle|center_y_right [2] ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Right_cicle|Add2~10  ))
// \triangle|Right_cicle|Add2~6  = CARRY(( \triangle|center_y_right [2] ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Right_cicle|Add2~10  ))

	.dataa(gnd),
	.datab(!\triangle|center_y_right [2]),
	.datac(!\triangle|Left_cicle|offset_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~5_sumout ),
	.cout(\triangle|Right_cicle|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~5 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~5 .lut_mask = 64'h0000F0F000003333;
defparam \triangle|Right_cicle|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N39
cyclonev_lcell_comb \triangle|Right_cicle|Add2~1 (
// Equation(s):
// \triangle|Right_cicle|Add2~1_sumout  = SUM(( \triangle|Left_cicle|offset_y [3] ) + ( \triangle|center_y_right [3] ) + ( \triangle|Right_cicle|Add2~6  ))
// \triangle|Right_cicle|Add2~2  = CARRY(( \triangle|Left_cicle|offset_y [3] ) + ( \triangle|center_y_right [3] ) + ( \triangle|Right_cicle|Add2~6  ))

	.dataa(!\triangle|center_y_right [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|offset_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~1_sumout ),
	.cout(\triangle|Right_cicle|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~1 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \triangle|Right_cicle|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N42
cyclonev_lcell_comb \triangle|Right_cicle|Add2~25 (
// Equation(s):
// \triangle|Right_cicle|Add2~25_sumout  = SUM(( \triangle|center_y_right [4] ) + ( \triangle|Left_cicle|offset_y [4] ) + ( \triangle|Right_cicle|Add2~2  ))
// \triangle|Right_cicle|Add2~26  = CARRY(( \triangle|center_y_right [4] ) + ( \triangle|Left_cicle|offset_y [4] ) + ( \triangle|Right_cicle|Add2~2  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [4]),
	.datac(gnd),
	.datad(!\triangle|center_y_right [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~25_sumout ),
	.cout(\triangle|Right_cicle|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~25 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \triangle|Right_cicle|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N45
cyclonev_lcell_comb \triangle|Right_cicle|Add2~21 (
// Equation(s):
// \triangle|Right_cicle|Add2~21_sumout  = SUM(( \triangle|center_y_right [5] ) + ( \triangle|Left_cicle|offset_y [5] ) + ( \triangle|Right_cicle|Add2~26  ))
// \triangle|Right_cicle|Add2~22  = CARRY(( \triangle|center_y_right [5] ) + ( \triangle|Left_cicle|offset_y [5] ) + ( \triangle|Right_cicle|Add2~26  ))

	.dataa(!\triangle|center_y_right [5]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~21_sumout ),
	.cout(\triangle|Right_cicle|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~21 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~21 .lut_mask = 64'h0000F0F000005555;
defparam \triangle|Right_cicle|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N48
cyclonev_lcell_comb \triangle|Right_cicle|Add2~17 (
// Equation(s):
// \triangle|Right_cicle|Add2~17_sumout  = SUM(( \triangle|center_y_right [6] ) + ( \triangle|Left_cicle|offset_y [6] ) + ( \triangle|Right_cicle|Add2~22  ))
// \triangle|Right_cicle|Add2~18  = CARRY(( \triangle|center_y_right [6] ) + ( \triangle|Left_cicle|offset_y [6] ) + ( \triangle|Right_cicle|Add2~22  ))

	.dataa(gnd),
	.datab(!\triangle|center_y_right [6]),
	.datac(!\triangle|Left_cicle|offset_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~17_sumout ),
	.cout(\triangle|Right_cicle|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~17 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~17 .lut_mask = 64'h0000F0F000003333;
defparam \triangle|Right_cicle|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N24
cyclonev_lcell_comb \triangle|Up_cicle|y~1 (
// Equation(s):
// \triangle|Up_cicle|y~1_combout  = ( \triangle|Left_cicle|state [0] & ( \triangle|Left_cicle|state [3] ) ) # ( !\triangle|Left_cicle|state [0] & ( !\triangle|Left_cicle|state [3] $ (((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [2]))) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|y~1 .extended_lut = "off";
defparam \triangle|Up_cicle|y~1 .lut_mask = 64'h8877887700FF00FF;
defparam \triangle|Up_cicle|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N27
cyclonev_lcell_comb \triangle|Right_cicle|Equal8~0 (
// Equation(s):
// \triangle|Right_cicle|Equal8~0_combout  = ( \triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [3])) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Equal8~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Equal8~0 .lut_mask = 64'h0000000088008800;
defparam \triangle|Right_cicle|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N18
cyclonev_lcell_comb \triangle|Right_cicle|Equal8~3 (
// Equation(s):
// \triangle|Right_cicle|Equal8~3_combout  = ( \triangle|Left_cicle|state [0] & ( (\triangle|Left_cicle|state [1] & (!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state [3])) ) )

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(!\triangle|Left_cicle|state [2]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Equal8~3 .extended_lut = "off";
defparam \triangle|Right_cicle|Equal8~3 .lut_mask = 64'h0000000030003000;
defparam \triangle|Right_cicle|Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N12
cyclonev_lcell_comb \triangle|Up_cicle|Add4~40 (
// Equation(s):
// \triangle|Up_cicle|Add4~40_combout  = ( \triangle|Left_cicle|offset_y [6] & ( \triangle|Left_cicle|offset_x [6] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (!\triangle|Left_cicle|state 
// [1])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [6] & ( \triangle|Left_cicle|offset_x [6] & ( (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (((!\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0]))))) ) ) ) # ( 
// \triangle|Left_cicle|offset_y [6] & ( !\triangle|Left_cicle|offset_x [6] & ( (!\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|state [2] & (\triangle|Left_cicle|state [3] & !\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [2] & 
// (!\triangle|Left_cicle|state [3] & \triangle|Left_cicle|state [1])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [6] & ( !\triangle|Left_cicle|offset_x [6] & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [0] & (\triangle|Left_cicle|state 
// [3] & !\triangle|Left_cicle|state [1]))) # (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [3] & ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0])))) ) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|state [3]),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|offset_y [6]),
	.dataf(!\triangle|Left_cicle|offset_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~40 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~40 .lut_mask = 64'h1830082030902080;
defparam \triangle|Up_cicle|Add4~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N27
cyclonev_lcell_comb \triangle|Up_cicle|Add4~41 (
// Equation(s):
// \triangle|Up_cicle|Add4~41_combout  = ( !\triangle|Left_cicle|state [3] & ( \triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|offset_y [5] & \triangle|Left_cicle|state [2]) ) ) ) # ( \triangle|Left_cicle|state [3] & ( !\triangle|Left_cicle|state 
// [0] & ( (!\triangle|Left_cicle|offset_x [5] & (!\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [2])) ) ) ) # ( !\triangle|Left_cicle|state [3] & ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|offset_x [5] & 
// (\triangle|Left_cicle|state [1] & \triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|offset_x [5] & (!\triangle|Left_cicle|state [1] $ (!\triangle|Left_cicle|state [2]))) ) ) )

	.dataa(!\triangle|Left_cicle|offset_x [5]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(!\triangle|Left_cicle|offset_y [5]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|Left_cicle|state [3]),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~41 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~41 .lut_mask = 64'h1166880000F00000;
defparam \triangle|Up_cicle|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N54
cyclonev_lcell_comb \triangle|Up_cicle|Add4~42 (
// Equation(s):
// \triangle|Up_cicle|Add4~42_combout  = ( \triangle|Left_cicle|state [1] & ( \triangle|Left_cicle|state [0] & ( (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|offset_y [4] & !\triangle|Left_cicle|state [3])) ) ) ) # ( !\triangle|Left_cicle|state 
// [1] & ( \triangle|Left_cicle|state [0] & ( (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|offset_y [4] & !\triangle|Left_cicle|state [3])) ) ) ) # ( \triangle|Left_cicle|state [1] & ( !\triangle|Left_cicle|state [0] & ( 
// (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (!\triangle|Left_cicle|offset_x [4]))) ) ) ) # ( !\triangle|Left_cicle|state [1] & ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [2] & (\triangle|Left_cicle|state 
// [3] & !\triangle|Left_cicle|offset_x [4])) # (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [3] & \triangle|Left_cicle|offset_x [4])) ) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|offset_y [4]),
	.datac(!\triangle|Left_cicle|state [3]),
	.datad(!\triangle|Left_cicle|offset_x [4]),
	.datae(!\triangle|Left_cicle|state [1]),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~42 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~42 .lut_mask = 64'h0A5050A040404040;
defparam \triangle|Up_cicle|Add4~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N12
cyclonev_lcell_comb \triangle|Up_cicle|Add4~36 (
// Equation(s):
// \triangle|Up_cicle|Add4~36_combout  = ( \triangle|Left_cicle|offset_y [3] & ( \triangle|Left_cicle|offset_x [3] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [1] $ (!\triangle|Left_cicle|state 
// [2])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [3] & ( \triangle|Left_cicle|offset_x [3] & ( (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (((!\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0]))))) ) ) ) # ( 
// \triangle|Left_cicle|offset_y [3] & ( !\triangle|Left_cicle|offset_x [3] & ( (!\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|state [1] & (!\triangle|Left_cicle|state [2] & \triangle|Left_cicle|state [3])) # (\triangle|Left_cicle|state [1] & 
// (\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state [3])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [3] & ( !\triangle|Left_cicle|offset_x [3] & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [1] & 
// (!\triangle|Left_cicle|state [0] & \triangle|Left_cicle|state [3]))) # (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [3] & ((\triangle|Left_cicle|state [0]) # (\triangle|Left_cicle|state [1])))) ) ) )

	.dataa(!\triangle|Left_cicle|state [1]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [2]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(!\triangle|Left_cicle|offset_y [3]),
	.dataf(!\triangle|Left_cicle|offset_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~36 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~36 .lut_mask = 64'h078004804B004800;
defparam \triangle|Up_cicle|Add4~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N15
cyclonev_lcell_comb \triangle|Up_cicle|Add4~37 (
// Equation(s):
// \triangle|Up_cicle|Add4~37_combout  = ( \triangle|Left_cicle|offset_y [2] & ( \triangle|Left_cicle|offset_x [2] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (!\triangle|Left_cicle|state 
// [1])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [2] & ( \triangle|Left_cicle|offset_x [2] & ( (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (((!\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0]))))) ) ) ) # ( 
// \triangle|Left_cicle|offset_y [2] & ( !\triangle|Left_cicle|offset_x [2] & ( (!\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [1] & \triangle|Left_cicle|state [3])) # (\triangle|Left_cicle|state [2] & 
// (\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [3])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [2] & ( !\triangle|Left_cicle|offset_x [2] & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [0] & 
// (!\triangle|Left_cicle|state [1] & \triangle|Left_cicle|state [3]))) # (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [3] & ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0])))) ) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(!\triangle|Left_cicle|offset_y [2]),
	.dataf(!\triangle|Left_cicle|offset_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~37 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~37 .lut_mask = 64'h1380028039002800;
defparam \triangle|Up_cicle|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N51
cyclonev_lcell_comb \triangle|Up_cicle|Add4~38 (
// Equation(s):
// \triangle|Up_cicle|Add4~38_combout  = ( !\triangle|Left_cicle|state [3] & ( \triangle|Left_cicle|state [0] & ( (\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|offset_y [1]) ) ) ) # ( \triangle|Left_cicle|state [3] & ( !\triangle|Left_cicle|state 
// [0] & ( (!\triangle|Left_cicle|offset_x [1] & (!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state [1])) ) ) ) # ( !\triangle|Left_cicle|state [3] & ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|offset_x [1] & 
// (\triangle|Left_cicle|state [2] & \triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|offset_x [1] & (!\triangle|Left_cicle|state [2] $ (!\triangle|Left_cicle|state [1]))) ) ) )

	.dataa(!\triangle|Left_cicle|offset_x [1]),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|offset_y [1]),
	.datae(!\triangle|Left_cicle|state [3]),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~38 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~38 .lut_mask = 64'h1616808033000000;
defparam \triangle|Up_cicle|Add4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N15
cyclonev_lcell_comb \triangle|Up_cicle|Add4~39 (
// Equation(s):
// \triangle|Up_cicle|Add4~39_combout  = ( \triangle|Left_cicle|offset_y [0] & ( \triangle|Left_cicle|offset_x [0] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [1] $ (!\triangle|Left_cicle|state 
// [2])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [0] & ( \triangle|Left_cicle|offset_x [0] & ( (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (((!\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0]))))) ) ) ) # ( 
// \triangle|Left_cicle|offset_y [0] & ( !\triangle|Left_cicle|offset_x [0] & ( (!\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|state [1] & (\triangle|Left_cicle|state [3] & !\triangle|Left_cicle|state [2])) # (\triangle|Left_cicle|state [1] & 
// (!\triangle|Left_cicle|state [3] & \triangle|Left_cicle|state [2])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [0] & ( !\triangle|Left_cicle|offset_x [0] & ( (!\triangle|Left_cicle|state [3] & (\triangle|Left_cicle|state [2] & ((\triangle|Left_cicle|state 
// [0]) # (\triangle|Left_cicle|state [1])))) # (\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [1] & (!\triangle|Left_cicle|state [0] & !\triangle|Left_cicle|state [2]))) ) ) )

	.dataa(!\triangle|Left_cicle|state [1]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [3]),
	.datad(!\triangle|Left_cicle|state [2]),
	.datae(!\triangle|Left_cicle|offset_y [0]),
	.dataf(!\triangle|Left_cicle|offset_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~39 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~39 .lut_mask = 64'h0870084040B04080;
defparam \triangle|Up_cicle|Add4~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N0
cyclonev_lcell_comb \triangle|Up_cicle|Add4~49 (
// Equation(s):
// \triangle|Up_cicle|Add4~49_combout  = ( \triangle|Left_cicle|state [0] & ( (\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state [3]) ) ) # ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [1] & 
// \triangle|Left_cicle|state [3])) # (\triangle|Left_cicle|state [2] & (\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [3])) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [1]),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~49 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~49 .lut_mask = 64'h1188118855005500;
defparam \triangle|Up_cicle|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N30
cyclonev_lcell_comb \triangle|Right_cicle|Add4~38 (
// Equation(s):
// \triangle|Right_cicle|Add4~38_cout  = CARRY(( \triangle|Up_cicle|Add4~49_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|Add4~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Right_cicle|Add4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~38 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~38 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Right_cicle|Add4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \triangle|Right_cicle|Add4~13 (
// Equation(s):
// \triangle|Right_cicle|Add4~13_sumout  = SUM(( \triangle|Up_cicle|Add4~39_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|center_y_right [0]))) ) + ( 
// \triangle|Right_cicle|Add4~38_cout  ))
// \triangle|Right_cicle|Add4~14  = CARRY(( \triangle|Up_cicle|Add4~39_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|center_y_right [0]))) ) + ( 
// \triangle|Right_cicle|Add4~38_cout  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Right_cicle|Equal8~0_combout ),
	.datad(!\triangle|Up_cicle|Add4~39_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_right [0]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~13_sumout ),
	.cout(\triangle|Right_cicle|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~13 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~13 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Right_cicle|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N36
cyclonev_lcell_comb \triangle|Right_cicle|Add4~9 (
// Equation(s):
// \triangle|Right_cicle|Add4~9_sumout  = SUM(( \triangle|Up_cicle|Add4~38_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_right [1]))) ) + ( 
// \triangle|Right_cicle|Add4~14  ))
// \triangle|Right_cicle|Add4~10  = CARRY(( \triangle|Up_cicle|Add4~38_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_right [1]))) ) + ( 
// \triangle|Right_cicle|Add4~14  ))

	.dataa(!\triangle|Right_cicle|Equal8~3_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~38_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_right [1]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~9_sumout ),
	.cout(\triangle|Right_cicle|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~9 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Right_cicle|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \triangle|Right_cicle|Add4~5 (
// Equation(s):
// \triangle|Right_cicle|Add4~5_sumout  = SUM(( \triangle|Up_cicle|Add4~37_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_right [2]))) ) + ( 
// \triangle|Right_cicle|Add4~10  ))
// \triangle|Right_cicle|Add4~6  = CARRY(( \triangle|Up_cicle|Add4~37_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_right [2]))) ) + ( 
// \triangle|Right_cicle|Add4~10  ))

	.dataa(!\triangle|Right_cicle|Equal8~3_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~37_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_right [2]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~5_sumout ),
	.cout(\triangle|Right_cicle|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~5 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Right_cicle|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \triangle|Right_cicle|Add4~1 (
// Equation(s):
// \triangle|Right_cicle|Add4~1_sumout  = SUM(( \triangle|Up_cicle|Add4~36_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [3]))) ) + ( 
// \triangle|Right_cicle|Add4~6  ))
// \triangle|Right_cicle|Add4~2  = CARRY(( \triangle|Up_cicle|Add4~36_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [3]))) ) + ( 
// \triangle|Right_cicle|Add4~6  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~36_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_right [3]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~1_sumout ),
	.cout(\triangle|Right_cicle|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~1 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~1 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Right_cicle|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N45
cyclonev_lcell_comb \triangle|Right_cicle|Add4~25 (
// Equation(s):
// \triangle|Right_cicle|Add4~25_sumout  = SUM(( \triangle|Up_cicle|Add4~42_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [4]))) ) + ( 
// \triangle|Right_cicle|Add4~2  ))
// \triangle|Right_cicle|Add4~26  = CARRY(( \triangle|Up_cicle|Add4~42_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [4]))) ) + ( 
// \triangle|Right_cicle|Add4~2  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~42_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_right [4]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~25_sumout ),
	.cout(\triangle|Right_cicle|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~25 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~25 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Right_cicle|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N48
cyclonev_lcell_comb \triangle|Right_cicle|Add4~21 (
// Equation(s):
// \triangle|Right_cicle|Add4~21_sumout  = SUM(( \triangle|Up_cicle|Add4~41_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [5]))) ) + ( 
// \triangle|Right_cicle|Add4~26  ))
// \triangle|Right_cicle|Add4~22  = CARRY(( \triangle|Up_cicle|Add4~41_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [5]))) ) + ( 
// \triangle|Right_cicle|Add4~26  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~41_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_right [5]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~21_sumout ),
	.cout(\triangle|Right_cicle|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~21 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Right_cicle|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N51
cyclonev_lcell_comb \triangle|Right_cicle|Add4~17 (
// Equation(s):
// \triangle|Right_cicle|Add4~17_sumout  = SUM(( \triangle|Up_cicle|Add4~40_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [6]))) ) + ( 
// \triangle|Right_cicle|Add4~22  ))
// \triangle|Right_cicle|Add4~18  = CARRY(( \triangle|Up_cicle|Add4~40_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_right [6]))) ) + ( 
// \triangle|Right_cicle|Add4~22  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~40_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_right [6]),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~17_sumout ),
	.cout(\triangle|Right_cicle|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~17 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Right_cicle|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N24
cyclonev_lcell_comb \triangle|Up_cicle|y[7]~0 (
// Equation(s):
// \triangle|Up_cicle|y[7]~0_combout  = ( \triangle|Left_cicle|state [3] & ( \triangle|Left_cicle|state [2] ) ) # ( !\triangle|Left_cicle|state [3] & ( \triangle|Left_cicle|state [2] ) ) # ( \triangle|Left_cicle|state [3] & ( !\triangle|Left_cicle|state [2] 
// ) ) # ( !\triangle|Left_cicle|state [3] & ( !\triangle|Left_cicle|state [2] & ( !\triangle|Left_cicle|state [0] ) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\triangle|Left_cicle|state [3]),
	.dataf(!\triangle|Left_cicle|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|y[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|y[7]~0 .extended_lut = "off";
defparam \triangle|Up_cicle|y[7]~0 .lut_mask = 64'hAAAAFFFFFFFFFFFF;
defparam \triangle|Up_cicle|y[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N54
cyclonev_lcell_comb \triangle|Up_cicle|x[0]~0 (
// Equation(s):
// \triangle|Up_cicle|x[0]~0_combout  = ( \triangle|Left_cicle|state [2] & ( \KEY[3]~input_o  & ( !\triangle|Left_cicle|state [3] ) ) ) # ( !\triangle|Left_cicle|state [2] & ( \KEY[3]~input_o  & ( (!\triangle|Left_cicle|state [0] & 
// (!\triangle|Left_cicle|state [3] $ ((!\triangle|Left_cicle|state [1])))) # (\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [3] & ((\triangle|Left_cicle|LessThan0~6_combout ) # (\triangle|Left_cicle|state [1])))) ) ) )

	.dataa(!\triangle|Left_cicle|state [0]),
	.datab(!\triangle|Left_cicle|state [3]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|LessThan0~6_combout ),
	.datae(!\triangle|Left_cicle|state [2]),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|x[0]~0 .extended_lut = "off";
defparam \triangle|Up_cicle|x[0]~0 .lut_mask = 64'h000000002C6CCCCC;
defparam \triangle|Up_cicle|x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N50
dffeas \triangle|Right_cicle|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Add2~17_sumout ),
	.asdata(\triangle|Right_cicle|Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[6] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[6] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y75_N0
cyclonev_mac \triangle|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\triangle|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \triangle|Mult0~8 .accumulate_clock = "none";
defparam \triangle|Mult0~8 .ax_clock = "none";
defparam \triangle|Mult0~8 .ax_width = 7;
defparam \triangle|Mult0~8 .ay_scan_in_clock = "none";
defparam \triangle|Mult0~8 .ay_scan_in_width = 16;
defparam \triangle|Mult0~8 .ay_use_scan_in = "false";
defparam \triangle|Mult0~8 .az_clock = "none";
defparam \triangle|Mult0~8 .bx_clock = "none";
defparam \triangle|Mult0~8 .by_clock = "none";
defparam \triangle|Mult0~8 .by_use_scan_in = "false";
defparam \triangle|Mult0~8 .bz_clock = "none";
defparam \triangle|Mult0~8 .coef_a_0 = 0;
defparam \triangle|Mult0~8 .coef_a_1 = 0;
defparam \triangle|Mult0~8 .coef_a_2 = 0;
defparam \triangle|Mult0~8 .coef_a_3 = 0;
defparam \triangle|Mult0~8 .coef_a_4 = 0;
defparam \triangle|Mult0~8 .coef_a_5 = 0;
defparam \triangle|Mult0~8 .coef_a_6 = 0;
defparam \triangle|Mult0~8 .coef_a_7 = 0;
defparam \triangle|Mult0~8 .coef_b_0 = 0;
defparam \triangle|Mult0~8 .coef_b_1 = 0;
defparam \triangle|Mult0~8 .coef_b_2 = 0;
defparam \triangle|Mult0~8 .coef_b_3 = 0;
defparam \triangle|Mult0~8 .coef_b_4 = 0;
defparam \triangle|Mult0~8 .coef_b_5 = 0;
defparam \triangle|Mult0~8 .coef_b_6 = 0;
defparam \triangle|Mult0~8 .coef_b_7 = 0;
defparam \triangle|Mult0~8 .coef_sel_a_clock = "none";
defparam \triangle|Mult0~8 .coef_sel_b_clock = "none";
defparam \triangle|Mult0~8 .delay_scan_out_ay = "false";
defparam \triangle|Mult0~8 .delay_scan_out_by = "false";
defparam \triangle|Mult0~8 .enable_double_accum = "false";
defparam \triangle|Mult0~8 .load_const_clock = "none";
defparam \triangle|Mult0~8 .load_const_value = 0;
defparam \triangle|Mult0~8 .mode_sub_location = 0;
defparam \triangle|Mult0~8 .negate_clock = "none";
defparam \triangle|Mult0~8 .operand_source_max = "input";
defparam \triangle|Mult0~8 .operand_source_may = "input";
defparam \triangle|Mult0~8 .operand_source_mbx = "input";
defparam \triangle|Mult0~8 .operand_source_mby = "input";
defparam \triangle|Mult0~8 .operation_mode = "m18x18_full";
defparam \triangle|Mult0~8 .output_clock = "none";
defparam \triangle|Mult0~8 .preadder_subtract_a = "false";
defparam \triangle|Mult0~8 .preadder_subtract_b = "false";
defparam \triangle|Mult0~8 .result_a_width = 64;
defparam \triangle|Mult0~8 .signed_max = "false";
defparam \triangle|Mult0~8 .signed_may = "false";
defparam \triangle|Mult0~8 .signed_mbx = "false";
defparam \triangle|Mult0~8 .signed_mby = "false";
defparam \triangle|Mult0~8 .sub_clock = "none";
defparam \triangle|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N0
cyclonev_lcell_comb \triangle|Add0~58 (
// Equation(s):
// \triangle|Add0~58_cout  = CARRY(( !\triangle|Mult0~8_resulta  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Mult0~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~58_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~58 .extended_lut = "off";
defparam \triangle|Add0~58 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Add0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N3
cyclonev_lcell_comb \triangle|Add0~54 (
// Equation(s):
// \triangle|Add0~54_cout  = CARRY(( !\triangle|Mult0~9  ) + ( GND ) + ( \triangle|Add0~58_cout  ))

	.dataa(!\triangle|Mult0~9 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~54_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~54 .extended_lut = "off";
defparam \triangle|Add0~54 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Add0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N6
cyclonev_lcell_comb \triangle|Add0~50 (
// Equation(s):
// \triangle|Add0~50_cout  = CARRY(( !\triangle|Mult0~10  ) + ( GND ) + ( \triangle|Add0~54_cout  ))

	.dataa(gnd),
	.datab(!\triangle|Mult0~10 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~50_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~50 .extended_lut = "off";
defparam \triangle|Add0~50 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \triangle|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N9
cyclonev_lcell_comb \triangle|Add0~46 (
// Equation(s):
// \triangle|Add0~46_cout  = CARRY(( !\triangle|Mult0~11  ) + ( GND ) + ( \triangle|Add0~50_cout  ))

	.dataa(!\triangle|Mult0~11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~46 .extended_lut = "off";
defparam \triangle|Add0~46 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N12
cyclonev_lcell_comb \triangle|Add0~42 (
// Equation(s):
// \triangle|Add0~42_cout  = CARRY(( !\triangle|Mult0~12  ) + ( GND ) + ( \triangle|Add0~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~42 .extended_lut = "off";
defparam \triangle|Add0~42 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N15
cyclonev_lcell_comb \triangle|Add0~38 (
// Equation(s):
// \triangle|Add0~38_cout  = CARRY(( !\triangle|Mult0~13  ) + ( GND ) + ( \triangle|Add0~42_cout  ))

	.dataa(!\triangle|Mult0~13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~38 .extended_lut = "off";
defparam \triangle|Add0~38 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N18
cyclonev_lcell_comb \triangle|Add0~34 (
// Equation(s):
// \triangle|Add0~34_cout  = CARRY(( !\triangle|Mult0~14  ) + ( GND ) + ( \triangle|Add0~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~34 .extended_lut = "off";
defparam \triangle|Add0~34 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N21
cyclonev_lcell_comb \triangle|Add0~30 (
// Equation(s):
// \triangle|Add0~30_cout  = CARRY(( !\triangle|Mult0~15  ) + ( GND ) + ( \triangle|Add0~34_cout  ))

	.dataa(!\triangle|Mult0~15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~30 .extended_lut = "off";
defparam \triangle|Add0~30 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N24
cyclonev_lcell_comb \triangle|Add0~13 (
// Equation(s):
// \triangle|Add0~13_sumout  = SUM(( !\triangle|Mult0~16  ) + ( GND ) + ( \triangle|Add0~30_cout  ))
// \triangle|Add0~14  = CARRY(( !\triangle|Mult0~16  ) + ( GND ) + ( \triangle|Add0~30_cout  ))

	.dataa(gnd),
	.datab(!\triangle|Mult0~16 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add0~13_sumout ),
	.cout(\triangle|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~13 .extended_lut = "off";
defparam \triangle|Add0~13 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \triangle|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N27
cyclonev_lcell_comb \triangle|Add0~9 (
// Equation(s):
// \triangle|Add0~9_sumout  = SUM(( !\triangle|Mult0~17  ) + ( GND ) + ( \triangle|Add0~14  ))
// \triangle|Add0~10  = CARRY(( !\triangle|Mult0~17  ) + ( GND ) + ( \triangle|Add0~14  ))

	.dataa(!\triangle|Mult0~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add0~9_sumout ),
	.cout(\triangle|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~9 .extended_lut = "off";
defparam \triangle|Add0~9 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N30
cyclonev_lcell_comb \triangle|Add0~5 (
// Equation(s):
// \triangle|Add0~5_sumout  = SUM(( !\triangle|Mult0~18  ) + ( VCC ) + ( \triangle|Add0~10  ))
// \triangle|Add0~6  = CARRY(( !\triangle|Mult0~18  ) + ( VCC ) + ( \triangle|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add0~5_sumout ),
	.cout(\triangle|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~5 .extended_lut = "off";
defparam \triangle|Add0~5 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N33
cyclonev_lcell_comb \triangle|Add0~1 (
// Equation(s):
// \triangle|Add0~1_sumout  = SUM(( !\triangle|Mult0~19  ) + ( VCC ) + ( \triangle|Add0~6  ))
// \triangle|Add0~2  = CARRY(( !\triangle|Mult0~19  ) + ( VCC ) + ( \triangle|Add0~6  ))

	.dataa(!\triangle|Mult0~19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add0~1_sumout ),
	.cout(\triangle|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~1 .extended_lut = "off";
defparam \triangle|Add0~1 .lut_mask = 64'h000000000000AAAA;
defparam \triangle|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N36
cyclonev_lcell_comb \triangle|Add0~25 (
// Equation(s):
// \triangle|Add0~25_sumout  = SUM(( !\triangle|Mult0~20  ) + ( VCC ) + ( \triangle|Add0~2  ))
// \triangle|Add0~26  = CARRY(( !\triangle|Mult0~20  ) + ( VCC ) + ( \triangle|Add0~2  ))

	.dataa(gnd),
	.datab(!\triangle|Mult0~20 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add0~25_sumout ),
	.cout(\triangle|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~25 .extended_lut = "off";
defparam \triangle|Add0~25 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N39
cyclonev_lcell_comb \triangle|Add0~21 (
// Equation(s):
// \triangle|Add0~21_sumout  = SUM(( !\triangle|Mult0~21  ) + ( VCC ) + ( \triangle|Add0~26  ))
// \triangle|Add0~22  = CARRY(( !\triangle|Mult0~21  ) + ( VCC ) + ( \triangle|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add0~21_sumout ),
	.cout(\triangle|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~21 .extended_lut = "off";
defparam \triangle|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N42
cyclonev_lcell_comb \triangle|Add0~17 (
// Equation(s):
// \triangle|Add0~17_sumout  = SUM(( !\triangle|Mult0~22  ) + ( GND ) + ( \triangle|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Add0~17 .extended_lut = "off";
defparam \triangle|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N44
dffeas \triangle|Right_cicle|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Add2~25_sumout ),
	.asdata(\triangle|Right_cicle|Add4~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[4] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N47
dffeas \triangle|Right_cicle|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Add2~21_sumout ),
	.asdata(\triangle|Right_cicle|Add4~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[5] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \triangle|Right_cicle|always1~2 (
// Equation(s):
// \triangle|Right_cicle|always1~2_combout  = ( \triangle|Right_cicle|y [5] & ( \triangle|Right_cicle|y [6] & ( (\triangle|Add0~17_sumout  & (\triangle|Add0~21_sumout  & (!\triangle|Add0~25_sumout  $ (\triangle|Right_cicle|y [4])))) ) ) ) # ( 
// !\triangle|Right_cicle|y [5] & ( \triangle|Right_cicle|y [6] & ( (\triangle|Add0~17_sumout  & (!\triangle|Add0~21_sumout  & (!\triangle|Add0~25_sumout  $ (\triangle|Right_cicle|y [4])))) ) ) ) # ( \triangle|Right_cicle|y [5] & ( !\triangle|Right_cicle|y 
// [6] & ( (!\triangle|Add0~17_sumout  & (\triangle|Add0~21_sumout  & (!\triangle|Add0~25_sumout  $ (\triangle|Right_cicle|y [4])))) ) ) ) # ( !\triangle|Right_cicle|y [5] & ( !\triangle|Right_cicle|y [6] & ( (!\triangle|Add0~17_sumout  & 
// (!\triangle|Add0~21_sumout  & (!\triangle|Add0~25_sumout  $ (\triangle|Right_cicle|y [4])))) ) ) )

	.dataa(!\triangle|Add0~17_sumout ),
	.datab(!\triangle|Add0~25_sumout ),
	.datac(!\triangle|Right_cicle|y [4]),
	.datad(!\triangle|Add0~21_sumout ),
	.datae(!\triangle|Right_cicle|y [5]),
	.dataf(!\triangle|Right_cicle|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~2 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~2 .lut_mask = 64'h8200008241000041;
defparam \triangle|Right_cicle|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N3
cyclonev_lcell_comb \triangle|Right_cicle|LessThan9~0 (
// Equation(s):
// \triangle|Right_cicle|LessThan9~0_combout  = ( \triangle|Right_cicle|y [6] & ( \triangle|Right_cicle|y [5] & ( (\triangle|Add0~17_sumout  & (\triangle|Add0~21_sumout  & (!\triangle|Right_cicle|y [4] & \triangle|Add0~25_sumout ))) ) ) ) # ( 
// !\triangle|Right_cicle|y [6] & ( \triangle|Right_cicle|y [5] & ( (!\triangle|Add0~17_sumout  & (\triangle|Add0~21_sumout  & (!\triangle|Right_cicle|y [4] & \triangle|Add0~25_sumout ))) ) ) ) # ( \triangle|Right_cicle|y [6] & ( !\triangle|Right_cicle|y [5] 
// & ( (\triangle|Add0~17_sumout  & (!\triangle|Add0~21_sumout  & (!\triangle|Right_cicle|y [4] & \triangle|Add0~25_sumout ))) ) ) ) # ( !\triangle|Right_cicle|y [6] & ( !\triangle|Right_cicle|y [5] & ( (!\triangle|Add0~17_sumout  & 
// (!\triangle|Add0~21_sumout  & (!\triangle|Right_cicle|y [4] & \triangle|Add0~25_sumout ))) ) ) )

	.dataa(!\triangle|Add0~17_sumout ),
	.datab(!\triangle|Add0~21_sumout ),
	.datac(!\triangle|Right_cicle|y [4]),
	.datad(!\triangle|Add0~25_sumout ),
	.datae(!\triangle|Right_cicle|y [6]),
	.dataf(!\triangle|Right_cicle|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|LessThan9~0 .extended_lut = "off";
defparam \triangle|Right_cicle|LessThan9~0 .lut_mask = 64'h0080004000200010;
defparam \triangle|Right_cicle|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N54
cyclonev_lcell_comb \triangle|Right_cicle|LessThan9~1 (
// Equation(s):
// \triangle|Right_cicle|LessThan9~1_combout  = ( \triangle|Right_cicle|y [6] & ( !\triangle|Right_cicle|y [5] & ( (\triangle|Add0~21_sumout  & \triangle|Add0~17_sumout ) ) ) ) # ( !\triangle|Right_cicle|y [6] & ( !\triangle|Right_cicle|y [5] & ( 
// (\triangle|Add0~21_sumout  & !\triangle|Add0~17_sumout ) ) ) )

	.dataa(!\triangle|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\triangle|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\triangle|Right_cicle|y [6]),
	.dataf(!\triangle|Right_cicle|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|LessThan9~1 .extended_lut = "off";
defparam \triangle|Right_cicle|LessThan9~1 .lut_mask = 64'h5050050500000000;
defparam \triangle|Right_cicle|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N3
cyclonev_lcell_comb \triangle|Up_cicle|WideNor1~0 (
// Equation(s):
// \triangle|Up_cicle|WideNor1~0_combout  = ( \triangle|Left_cicle|state [1] ) # ( !\triangle|Left_cicle|state [1] & ( (!\triangle|Left_cicle|state [0] $ (!\triangle|Left_cicle|state [3])) # (\triangle|Left_cicle|state [2]) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|state [0]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|WideNor1~0 .extended_lut = "off";
defparam \triangle|Up_cicle|WideNor1~0 .lut_mask = 64'h5FF55FF5FFFFFFFF;
defparam \triangle|Up_cicle|WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N3
cyclonev_lcell_comb \triangle|Right_cicle|x[4]~0 (
// Equation(s):
// \triangle|Right_cicle|x[4]~0_combout  = ( !\triangle|Left_cicle|state [0] & ( !\triangle|Left_cicle|state [3] $ (((!\triangle|Left_cicle|state [2] & !\triangle|Left_cicle|state [1]))) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|x[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|x[4]~0 .extended_lut = "off";
defparam \triangle|Right_cicle|x[4]~0 .lut_mask = 64'h5FA05FA000000000;
defparam \triangle|Right_cicle|x[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N0
cyclonev_lcell_comb \triangle|Right_cicle|x[4]~1 (
// Equation(s):
// \triangle|Right_cicle|x[4]~1_combout  = ( \triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (\triangle|Left_cicle|state [1]))) ) ) # ( !\triangle|Left_cicle|state [0] & ( (!\triangle|Left_cicle|state 
// [2] & (!\triangle|Left_cicle|state [1] $ (!\triangle|Left_cicle|state [3]))) ) )

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|state [2]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|x[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|x[4]~1 .extended_lut = "off";
defparam \triangle|Right_cicle|x[4]~1 .lut_mask = 64'h0CC00CC0C300C300;
defparam \triangle|Right_cicle|x[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N0
cyclonev_lcell_comb \triangle|Right_cicle|Add1~25 (
// Equation(s):
// \triangle|Right_cicle|Add1~25_sumout  = SUM(( \triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( !VCC ))
// \triangle|Right_cicle|Add1~26  = CARRY(( \triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~25_sumout ),
	.cout(\triangle|Right_cicle|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~25 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Right_cicle|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N3
cyclonev_lcell_comb \triangle|Right_cicle|Add1~29 (
// Equation(s):
// \triangle|Right_cicle|Add1~29_sumout  = SUM(( \triangle|Left_cicle|offset_x [2] ) + ( GND ) + ( \triangle|Right_cicle|Add1~26  ))
// \triangle|Right_cicle|Add1~30  = CARRY(( \triangle|Left_cicle|offset_x [2] ) + ( GND ) + ( \triangle|Right_cicle|Add1~26  ))

	.dataa(!\triangle|Left_cicle|offset_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~29_sumout ),
	.cout(\triangle|Right_cicle|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~29 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Right_cicle|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N6
cyclonev_lcell_comb \triangle|Right_cicle|Add1~33 (
// Equation(s):
// \triangle|Right_cicle|Add1~33_sumout  = SUM(( \triangle|Left_cicle|offset_x [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add1~30  ))
// \triangle|Right_cicle|Add1~34  = CARRY(( \triangle|Left_cicle|offset_x [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~33_sumout ),
	.cout(\triangle|Right_cicle|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~33 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Right_cicle|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N9
cyclonev_lcell_comb \triangle|Right_cicle|Add1~21 (
// Equation(s):
// \triangle|Right_cicle|Add1~21_sumout  = SUM(( \triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add1~34  ))
// \triangle|Right_cicle|Add1~22  = CARRY(( \triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add1~34  ))

	.dataa(!\triangle|Left_cicle|offset_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~21_sumout ),
	.cout(\triangle|Right_cicle|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~21 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~21 .lut_mask = 64'h0000000000005555;
defparam \triangle|Right_cicle|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N30
cyclonev_lcell_comb \triangle|Right_cicle|Add6~1 (
// Equation(s):
// \triangle|Right_cicle|Add6~1_sumout  = SUM(( !\triangle|Left_cicle|offset_y [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Right_cicle|Add6~2  = CARRY(( !\triangle|Left_cicle|offset_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~1_sumout ),
	.cout(\triangle|Right_cicle|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~1 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~1 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Right_cicle|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N33
cyclonev_lcell_comb \triangle|Right_cicle|Add6~29 (
// Equation(s):
// \triangle|Right_cicle|Add6~29_sumout  = SUM(( !\triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~2  ))
// \triangle|Right_cicle|Add6~30  = CARRY(( !\triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~29_sumout ),
	.cout(\triangle|Right_cicle|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~29 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~29 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Right_cicle|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N36
cyclonev_lcell_comb \triangle|Right_cicle|Add6~33 (
// Equation(s):
// \triangle|Right_cicle|Add6~33_sumout  = SUM(( !\triangle|Left_cicle|offset_y [2] ) + ( GND ) + ( \triangle|Right_cicle|Add6~30  ))
// \triangle|Right_cicle|Add6~34  = CARRY(( !\triangle|Left_cicle|offset_y [2] ) + ( GND ) + ( \triangle|Right_cicle|Add6~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~33_sumout ),
	.cout(\triangle|Right_cicle|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~33 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~33 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \triangle|Right_cicle|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N39
cyclonev_lcell_comb \triangle|Right_cicle|Add6~37 (
// Equation(s):
// \triangle|Right_cicle|Add6~37_sumout  = SUM(( !\triangle|Left_cicle|offset_y [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~34  ))
// \triangle|Right_cicle|Add6~38  = CARRY(( !\triangle|Left_cicle|offset_y [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~34  ))

	.dataa(!\triangle|Left_cicle|offset_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~37_sumout ),
	.cout(\triangle|Right_cicle|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~37 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~37 .lut_mask = 64'h000000000000AAAA;
defparam \triangle|Right_cicle|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N42
cyclonev_lcell_comb \triangle|Right_cicle|Add6~25 (
// Equation(s):
// \triangle|Right_cicle|Add6~25_sumout  = SUM(( !\triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~38  ))
// \triangle|Right_cicle|Add6~26  = CARRY(( !\triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~25_sumout ),
	.cout(\triangle|Right_cicle|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~25 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~25 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Right_cicle|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N0
cyclonev_lcell_comb \triangle|Right_cicle|Add3~25 (
// Equation(s):
// \triangle|Right_cicle|Add3~25_sumout  = SUM(( \triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( !VCC ))
// \triangle|Right_cicle|Add3~26  = CARRY(( \triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~25_sumout ),
	.cout(\triangle|Right_cicle|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~25 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~25 .lut_mask = 64'h0000000000003333;
defparam \triangle|Right_cicle|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N3
cyclonev_lcell_comb \triangle|Right_cicle|Add3~29 (
// Equation(s):
// \triangle|Right_cicle|Add3~29_sumout  = SUM(( \triangle|Left_cicle|offset_y [2] ) + ( GND ) + ( \triangle|Right_cicle|Add3~26  ))
// \triangle|Right_cicle|Add3~30  = CARRY(( \triangle|Left_cicle|offset_y [2] ) + ( GND ) + ( \triangle|Right_cicle|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~29_sumout ),
	.cout(\triangle|Right_cicle|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~29 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Right_cicle|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N6
cyclonev_lcell_comb \triangle|Right_cicle|Add3~33 (
// Equation(s):
// \triangle|Right_cicle|Add3~33_sumout  = SUM(( \triangle|Left_cicle|offset_y [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add3~30  ))
// \triangle|Right_cicle|Add3~34  = CARRY(( \triangle|Left_cicle|offset_y [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add3~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~33_sumout ),
	.cout(\triangle|Right_cicle|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~33 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~33 .lut_mask = 64'h0000000000003333;
defparam \triangle|Right_cicle|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N9
cyclonev_lcell_comb \triangle|Right_cicle|Add3~21 (
// Equation(s):
// \triangle|Right_cicle|Add3~21_sumout  = SUM(( \triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add3~34  ))
// \triangle|Right_cicle|Add3~22  = CARRY(( \triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add3~34  ))

	.dataa(!\triangle|Left_cicle|offset_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~21_sumout ),
	.cout(\triangle|Right_cicle|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~21 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~21 .lut_mask = 64'h0000000000005555;
defparam \triangle|Right_cicle|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N0
cyclonev_lcell_comb \triangle|Right_cicle|Add5~1 (
// Equation(s):
// \triangle|Right_cicle|Add5~1_sumout  = SUM(( !\triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Right_cicle|Add5~2  = CARRY(( !\triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~1_sumout ),
	.cout(\triangle|Right_cicle|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~1 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~1 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Right_cicle|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N3
cyclonev_lcell_comb \triangle|Right_cicle|Add5~29 (
// Equation(s):
// \triangle|Right_cicle|Add5~29_sumout  = SUM(( !\triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~2  ))
// \triangle|Right_cicle|Add5~30  = CARRY(( !\triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~29_sumout ),
	.cout(\triangle|Right_cicle|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~29 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~29 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Right_cicle|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N6
cyclonev_lcell_comb \triangle|Right_cicle|Add5~33 (
// Equation(s):
// \triangle|Right_cicle|Add5~33_sumout  = SUM(( !\triangle|Left_cicle|offset_x [2] ) + ( GND ) + ( \triangle|Right_cicle|Add5~30  ))
// \triangle|Right_cicle|Add5~34  = CARRY(( !\triangle|Left_cicle|offset_x [2] ) + ( GND ) + ( \triangle|Right_cicle|Add5~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~33_sumout ),
	.cout(\triangle|Right_cicle|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~33 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~33 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \triangle|Right_cicle|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N9
cyclonev_lcell_comb \triangle|Right_cicle|Add5~37 (
// Equation(s):
// \triangle|Right_cicle|Add5~37_sumout  = SUM(( !\triangle|Left_cicle|offset_x [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~34  ))
// \triangle|Right_cicle|Add5~38  = CARRY(( !\triangle|Left_cicle|offset_x [3] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~37_sumout ),
	.cout(\triangle|Right_cicle|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~37 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~37 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Right_cicle|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N12
cyclonev_lcell_comb \triangle|Right_cicle|Add5~25 (
// Equation(s):
// \triangle|Right_cicle|Add5~25_sumout  = SUM(( !\triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~38  ))
// \triangle|Right_cicle|Add5~26  = CARRY(( !\triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~38  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~25_sumout ),
	.cout(\triangle|Right_cicle|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~25 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~25 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Right_cicle|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N24
cyclonev_lcell_comb \triangle|Right_cicle|Selector65~0 (
// Equation(s):
// \triangle|Right_cicle|Selector65~0_combout  = ( \triangle|Right_cicle|Add3~21_sumout  & ( \triangle|Right_cicle|Add5~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # 
// ((\triangle|Right_cicle|Add1~21_sumout )))) # (\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add6~25_sumout )) # (\triangle|Right_cicle|x[4]~1_combout ))) ) ) ) # ( !\triangle|Right_cicle|Add3~21_sumout  & ( 
// \triangle|Right_cicle|Add5~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # ((\triangle|Right_cicle|Add1~21_sumout )))) # (\triangle|Right_cicle|x[4]~0_combout  & (!\triangle|Right_cicle|x[4]~1_combout  
// & ((\triangle|Right_cicle|Add6~25_sumout )))) ) ) ) # ( \triangle|Right_cicle|Add3~21_sumout  & ( !\triangle|Right_cicle|Add5~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Right_cicle|Add1~21_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add6~25_sumout )) # (\triangle|Right_cicle|x[4]~1_combout ))) ) ) ) # ( !\triangle|Right_cicle|Add3~21_sumout  & ( 
// !\triangle|Right_cicle|Add5~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|Add1~21_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  & (!\triangle|Right_cicle|x[4]~1_combout  & 
// ((\triangle|Right_cicle|Add6~25_sumout )))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Right_cicle|x[4]~1_combout ),
	.datac(!\triangle|Right_cicle|Add1~21_sumout ),
	.datad(!\triangle|Right_cicle|Add6~25_sumout ),
	.datae(!\triangle|Right_cicle|Add3~21_sumout ),
	.dataf(!\triangle|Right_cicle|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector65~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector65~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \triangle|Right_cicle|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N26
dffeas \triangle|Right_cicle|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[4] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N12
cyclonev_lcell_comb \triangle|Right_cicle|Selector69~0 (
// Equation(s):
// \triangle|Right_cicle|Selector69~0_combout  = ( \triangle|Right_cicle|Add5~1_sumout  & ( \triangle|Left_cicle|offset_y [0] & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # ((\triangle|Left_cicle|offset_x [0])))) # 
// (\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add6~1_sumout )) # (\triangle|Right_cicle|x[4]~1_combout ))) ) ) ) # ( !\triangle|Right_cicle|Add5~1_sumout  & ( \triangle|Left_cicle|offset_y [0] & ( (!\triangle|Right_cicle|x[4]~0_combout 
//  & (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Left_cicle|offset_x [0]))) # (\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add6~1_sumout )) # (\triangle|Right_cicle|x[4]~1_combout ))) ) ) ) # ( 
// \triangle|Right_cicle|Add5~1_sumout  & ( !\triangle|Left_cicle|offset_y [0] & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # ((\triangle|Left_cicle|offset_x [0])))) # (\triangle|Right_cicle|x[4]~0_combout  & 
// (!\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Right_cicle|Add6~1_sumout )))) ) ) ) # ( !\triangle|Right_cicle|Add5~1_sumout  & ( !\triangle|Left_cicle|offset_y [0] & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|x[4]~1_combout 
//  & (\triangle|Left_cicle|offset_x [0]))) # (\triangle|Right_cicle|x[4]~0_combout  & (!\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Right_cicle|Add6~1_sumout )))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Right_cicle|x[4]~1_combout ),
	.datac(!\triangle|Left_cicle|offset_x [0]),
	.datad(!\triangle|Right_cicle|Add6~1_sumout ),
	.datae(!\triangle|Right_cicle|Add5~1_sumout ),
	.dataf(!\triangle|Left_cicle|offset_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector69~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector69~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \triangle|Right_cicle|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N14
dffeas \triangle|Right_cicle|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[0] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N36
cyclonev_lcell_comb \triangle|Right_cicle|Selector66~0 (
// Equation(s):
// \triangle|Right_cicle|Selector66~0_combout  = ( \triangle|Right_cicle|Add3~33_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|Add1~33_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( 
// !\triangle|Right_cicle|Add3~33_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Right_cicle|Add1~33_sumout ) ) ) ) # ( \triangle|Right_cicle|Add3~33_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout 
//  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add5~37_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add6~37_sumout ))) ) ) ) # ( !\triangle|Right_cicle|Add3~33_sumout  & ( 
// !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add5~37_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add6~37_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Right_cicle|Add5~37_sumout ),
	.datac(!\triangle|Right_cicle|Add6~37_sumout ),
	.datad(!\triangle|Right_cicle|Add1~33_sumout ),
	.datae(!\triangle|Right_cicle|Add3~33_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector66~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector66~0 .lut_mask = 64'h2727272700AA55FF;
defparam \triangle|Right_cicle|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N8
dffeas \triangle|Right_cicle|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\triangle|Right_cicle|Selector66~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[3] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N18
cyclonev_lcell_comb \triangle|Right_cicle|Selector68~0 (
// Equation(s):
// \triangle|Right_cicle|Selector68~0_combout  = ( \triangle|Right_cicle|Add5~29_sumout  & ( \triangle|Right_cicle|Add3~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # 
// ((\triangle|Right_cicle|Add1~25_sumout )))) # (\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add6~29_sumout )) # (\triangle|Right_cicle|x[4]~1_combout ))) ) ) ) # ( !\triangle|Right_cicle|Add5~29_sumout  & ( 
// \triangle|Right_cicle|Add3~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Right_cicle|Add1~25_sumout )))) # (\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add6~29_sumout )) 
// # (\triangle|Right_cicle|x[4]~1_combout ))) ) ) ) # ( \triangle|Right_cicle|Add5~29_sumout  & ( !\triangle|Right_cicle|Add3~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # 
// ((\triangle|Right_cicle|Add1~25_sumout )))) # (\triangle|Right_cicle|x[4]~0_combout  & (!\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|Add6~29_sumout ))) ) ) ) # ( !\triangle|Right_cicle|Add5~29_sumout  & ( 
// !\triangle|Right_cicle|Add3~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Right_cicle|Add1~25_sumout )))) # (\triangle|Right_cicle|x[4]~0_combout  & (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Right_cicle|Add6~29_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Right_cicle|x[4]~1_combout ),
	.datac(!\triangle|Right_cicle|Add6~29_sumout ),
	.datad(!\triangle|Right_cicle|Add1~25_sumout ),
	.datae(!\triangle|Right_cicle|Add5~29_sumout ),
	.dataf(!\triangle|Right_cicle|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector68~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector68~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \triangle|Right_cicle|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N20
dffeas \triangle|Right_cicle|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[1] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N0
cyclonev_lcell_comb \triangle|Right_cicle|Selector67~0 (
// Equation(s):
// \triangle|Right_cicle|Selector67~0_combout  = ( \triangle|Right_cicle|Add1~29_sumout  & ( \triangle|Right_cicle|Add3~29_sumout  & ( ((!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add5~33_sumout ))) # 
// (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add6~33_sumout ))) # (\triangle|Right_cicle|x[4]~1_combout ) ) ) ) # ( !\triangle|Right_cicle|Add1~29_sumout  & ( \triangle|Right_cicle|Add3~29_sumout  & ( 
// (!\triangle|Right_cicle|x[4]~0_combout  & (!\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Right_cicle|Add5~33_sumout )))) # (\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add6~33_sumout )) # (\triangle|Right_cicle|x[4]~1_combout 
// ))) ) ) ) # ( \triangle|Right_cicle|Add1~29_sumout  & ( !\triangle|Right_cicle|Add3~29_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (((\triangle|Right_cicle|Add5~33_sumout )) # (\triangle|Right_cicle|x[4]~1_combout ))) # 
// (\triangle|Right_cicle|x[4]~0_combout  & (!\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|Add6~33_sumout ))) ) ) ) # ( !\triangle|Right_cicle|Add1~29_sumout  & ( !\triangle|Right_cicle|Add3~29_sumout  & ( 
// (!\triangle|Right_cicle|x[4]~1_combout  & ((!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add5~33_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add6~33_sumout )))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Right_cicle|x[4]~1_combout ),
	.datac(!\triangle|Right_cicle|Add6~33_sumout ),
	.datad(!\triangle|Right_cicle|Add5~33_sumout ),
	.datae(!\triangle|Right_cicle|Add1~29_sumout ),
	.dataf(!\triangle|Right_cicle|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector67~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector67~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \triangle|Right_cicle|Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N2
dffeas \triangle|Right_cicle|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[2] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N51
cyclonev_lcell_comb \triangle|Right_cicle|Add2~29 (
// Equation(s):
// \triangle|Right_cicle|Add2~29_sumout  = SUM(( GND ) + ( \triangle|Left_cicle|offset_y [7] ) + ( \triangle|Right_cicle|Add2~18  ))
// \triangle|Right_cicle|Add2~30  = CARRY(( GND ) + ( \triangle|Left_cicle|offset_y [7] ) + ( \triangle|Right_cicle|Add2~18  ))

	.dataa(!\triangle|Left_cicle|offset_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~29_sumout ),
	.cout(\triangle|Right_cicle|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~29 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~29 .lut_mask = 64'h0000AAAA00000000;
defparam \triangle|Right_cicle|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N54
cyclonev_lcell_comb \triangle|Right_cicle|Add2~33 (
// Equation(s):
// \triangle|Right_cicle|Add2~33_sumout  = SUM(( GND ) + ( \triangle|Left_cicle|offset_y [8] ) + ( \triangle|Right_cicle|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add2~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add2~33 .extended_lut = "off";
defparam \triangle|Right_cicle|Add2~33 .lut_mask = 64'h0000F0F000000000;
defparam \triangle|Right_cicle|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N45
cyclonev_lcell_comb \triangle|Up_cicle|Add4~44 (
// Equation(s):
// \triangle|Up_cicle|Add4~44_combout  = ( \triangle|Left_cicle|offset_y [8] & ( \triangle|Left_cicle|offset_x [8] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (!\triangle|Left_cicle|state 
// [1])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [8] & ( \triangle|Left_cicle|offset_x [8] & ( (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (((!\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0]))))) ) ) ) # ( 
// \triangle|Left_cicle|offset_y [8] & ( !\triangle|Left_cicle|offset_x [8] & ( (!\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [1] & \triangle|Left_cicle|state [3])) # (\triangle|Left_cicle|state [2] & 
// (\triangle|Left_cicle|state [1] & !\triangle|Left_cicle|state [3])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [8] & ( !\triangle|Left_cicle|offset_x [8] & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [0] & 
// (!\triangle|Left_cicle|state [1] & \triangle|Left_cicle|state [3]))) # (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [3] & ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0])))) ) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [1]),
	.datad(!\triangle|Left_cicle|state [3]),
	.datae(!\triangle|Left_cicle|offset_y [8]),
	.dataf(!\triangle|Left_cicle|offset_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~44 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~44 .lut_mask = 64'h1580048059004800;
defparam \triangle|Up_cicle|Add4~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N42
cyclonev_lcell_comb \triangle|Up_cicle|Add4~43 (
// Equation(s):
// \triangle|Up_cicle|Add4~43_combout  = ( \triangle|Left_cicle|offset_y [7] & ( \triangle|Left_cicle|offset_x [7] & ( (!\triangle|Left_cicle|state [0] & (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (!\triangle|Left_cicle|state 
// [1])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [7] & ( \triangle|Left_cicle|offset_x [7] & ( (!\triangle|Left_cicle|state [3] & (!\triangle|Left_cicle|state [2] $ (((!\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0]))))) ) ) ) # ( 
// \triangle|Left_cicle|offset_y [7] & ( !\triangle|Left_cicle|offset_x [7] & ( (!\triangle|Left_cicle|state [0] & ((!\triangle|Left_cicle|state [2] & (\triangle|Left_cicle|state [3] & !\triangle|Left_cicle|state [1])) # (\triangle|Left_cicle|state [2] & 
// (!\triangle|Left_cicle|state [3] & \triangle|Left_cicle|state [1])))) ) ) ) # ( !\triangle|Left_cicle|offset_y [7] & ( !\triangle|Left_cicle|offset_x [7] & ( (!\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [0] & (\triangle|Left_cicle|state 
// [3] & !\triangle|Left_cicle|state [1]))) # (\triangle|Left_cicle|state [2] & (!\triangle|Left_cicle|state [3] & ((\triangle|Left_cicle|state [1]) # (\triangle|Left_cicle|state [0])))) ) ) )

	.dataa(!\triangle|Left_cicle|state [2]),
	.datab(!\triangle|Left_cicle|state [0]),
	.datac(!\triangle|Left_cicle|state [3]),
	.datad(!\triangle|Left_cicle|state [1]),
	.datae(!\triangle|Left_cicle|offset_y [7]),
	.dataf(!\triangle|Left_cicle|offset_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Add4~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~43 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~43 .lut_mask = 64'h1850084050904080;
defparam \triangle|Up_cicle|Add4~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N54
cyclonev_lcell_comb \triangle|Right_cicle|Add4~29 (
// Equation(s):
// \triangle|Right_cicle|Add4~29_sumout  = SUM(( \triangle|Up_cicle|Add4~43_combout  ) + ( GND ) + ( \triangle|Right_cicle|Add4~18  ))
// \triangle|Right_cicle|Add4~30  = CARRY(( \triangle|Up_cicle|Add4~43_combout  ) + ( GND ) + ( \triangle|Right_cicle|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|Add4~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~29_sumout ),
	.cout(\triangle|Right_cicle|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~29 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Right_cicle|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N57
cyclonev_lcell_comb \triangle|Right_cicle|Add4~33 (
// Equation(s):
// \triangle|Right_cicle|Add4~33_sumout  = SUM(( \triangle|Up_cicle|Add4~44_combout  ) + ( GND ) + ( \triangle|Right_cicle|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Up_cicle|Add4~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add4~33 .extended_lut = "off";
defparam \triangle|Right_cicle|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \triangle|Right_cicle|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N55
dffeas \triangle|Right_cicle|y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Add2~33_sumout ),
	.asdata(\triangle|Right_cicle|Add4~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[8] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N9
cyclonev_lcell_comb \triangle|Right_cicle|always1~9 (
// Equation(s):
// \triangle|Right_cicle|always1~9_combout  = ( \triangle|Right_cicle|x [2] & ( \triangle|Right_cicle|y [8] ) ) # ( !\triangle|Right_cicle|x [2] & ( \triangle|Right_cicle|y [8] ) ) # ( \triangle|Right_cicle|x [2] & ( !\triangle|Right_cicle|y [8] & ( 
// ((!\triangle|Right_cicle|x [3] & !\triangle|Right_cicle|x [1])) # (\triangle|Right_cicle|x [4]) ) ) ) # ( !\triangle|Right_cicle|x [2] & ( !\triangle|Right_cicle|y [8] & ( (!\triangle|Right_cicle|x [4] & (((!\triangle|Right_cicle|x [3])))) # 
// (\triangle|Right_cicle|x [4] & (((\triangle|Right_cicle|x [1]) # (\triangle|Right_cicle|x [3])) # (\triangle|Right_cicle|x [0]))) ) ) )

	.dataa(!\triangle|Right_cicle|x [4]),
	.datab(!\triangle|Right_cicle|x [0]),
	.datac(!\triangle|Right_cicle|x [3]),
	.datad(!\triangle|Right_cicle|x [1]),
	.datae(!\triangle|Right_cicle|x [2]),
	.dataf(!\triangle|Right_cicle|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~9 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~9 .lut_mask = 64'hB5F5F555FFFFFFFF;
defparam \triangle|Right_cicle|always1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N21
cyclonev_lcell_comb \triangle|Right_cicle|y[2]~feeder (
// Equation(s):
// \triangle|Right_cicle|y[2]~feeder_combout  = \triangle|Right_cicle|Add2~5_sumout 

	.dataa(!\triangle|Right_cicle|Add2~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|y[2]~feeder .extended_lut = "off";
defparam \triangle|Right_cicle|y[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \triangle|Right_cicle|y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N23
dffeas \triangle|Right_cicle|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|y[2]~feeder_combout ),
	.asdata(\triangle|Right_cicle|Add4~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[2] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N41
dffeas \triangle|Right_cicle|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Add2~1_sumout ),
	.asdata(\triangle|Right_cicle|Add4~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[3] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N35
dffeas \triangle|Right_cicle|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Add2~9_sumout ),
	.asdata(\triangle|Right_cicle|Add4~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[1] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N24
cyclonev_lcell_comb \triangle|Right_cicle|y[0]~feeder (
// Equation(s):
// \triangle|Right_cicle|y[0]~feeder_combout  = ( \triangle|Right_cicle|Add2~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|y[0]~feeder .extended_lut = "off";
defparam \triangle|Right_cicle|y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \triangle|Right_cicle|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N26
dffeas \triangle|Right_cicle|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|y[0]~feeder_combout ),
	.asdata(\triangle|Right_cicle|Add4~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[0] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N9
cyclonev_lcell_comb \triangle|Right_cicle|always1~7 (
// Equation(s):
// \triangle|Right_cicle|always1~7_combout  = ( \triangle|Right_cicle|y [5] & ( \triangle|Right_cicle|y [0] & ( (\triangle|Right_cicle|y [3] & \triangle|Right_cicle|y [4]) ) ) ) # ( \triangle|Right_cicle|y [5] & ( !\triangle|Right_cicle|y [0] & ( 
// (\triangle|Right_cicle|y [3] & (\triangle|Right_cicle|y [4] & ((\triangle|Right_cicle|y [1]) # (\triangle|Right_cicle|y [2])))) ) ) )

	.dataa(!\triangle|Right_cicle|y [2]),
	.datab(!\triangle|Right_cicle|y [3]),
	.datac(!\triangle|Right_cicle|y [4]),
	.datad(!\triangle|Right_cicle|y [1]),
	.datae(!\triangle|Right_cicle|y [5]),
	.dataf(!\triangle|Right_cicle|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~7 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~7 .lut_mask = 64'h0000010300000303;
defparam \triangle|Right_cicle|always1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N3
cyclonev_lcell_comb \triangle|Right_cicle|always1~3 (
// Equation(s):
// \triangle|Right_cicle|always1~3_combout  = ( \triangle|Right_cicle|y [2] & ( \triangle|Right_cicle|y [0] & ( (!\triangle|center_y_right [2]) # ((!\triangle|center_y_right [0] & ((!\triangle|center_y_right [1]) # (\triangle|Right_cicle|y [1]))) # 
// (\triangle|center_y_right [0] & (!\triangle|center_y_right [1] & \triangle|Right_cicle|y [1]))) ) ) ) # ( !\triangle|Right_cicle|y [2] & ( \triangle|Right_cicle|y [0] & ( (!\triangle|center_y_right [2] & ((!\triangle|center_y_right [0] & 
// ((!\triangle|center_y_right [1]) # (\triangle|Right_cicle|y [1]))) # (\triangle|center_y_right [0] & (!\triangle|center_y_right [1] & \triangle|Right_cicle|y [1])))) ) ) ) # ( \triangle|Right_cicle|y [2] & ( !\triangle|Right_cicle|y [0] & ( 
// (!\triangle|center_y_right [2]) # ((!\triangle|center_y_right [1] & \triangle|Right_cicle|y [1])) ) ) ) # ( !\triangle|Right_cicle|y [2] & ( !\triangle|Right_cicle|y [0] & ( (!\triangle|center_y_right [1] & (!\triangle|center_y_right [2] & 
// \triangle|Right_cicle|y [1])) ) ) )

	.dataa(!\triangle|center_y_right [0]),
	.datab(!\triangle|center_y_right [1]),
	.datac(!\triangle|center_y_right [2]),
	.datad(!\triangle|Right_cicle|y [1]),
	.datae(!\triangle|Right_cicle|y [2]),
	.dataf(!\triangle|Right_cicle|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~3 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~3 .lut_mask = 64'h00C0F0FC80E0F8FE;
defparam \triangle|Right_cicle|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N21
cyclonev_lcell_comb \triangle|Right_cicle|LessThan8~0 (
// Equation(s):
// \triangle|Right_cicle|LessThan8~0_combout  = ( \triangle|Right_cicle|y [6] & ( !\triangle|center_y_right [6] ) ) # ( !\triangle|Right_cicle|y [6] & ( \triangle|center_y_right [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|center_y_right [6]),
	.datad(gnd),
	.datae(!\triangle|Right_cicle|y [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|LessThan8~0 .extended_lut = "off";
defparam \triangle|Right_cicle|LessThan8~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \triangle|Right_cicle|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N27
cyclonev_lcell_comb \triangle|Right_cicle|always1~5 (
// Equation(s):
// \triangle|Right_cicle|always1~5_combout  = ( \triangle|Right_cicle|y [4] & ( (!\triangle|center_y_right [4] & ((!\triangle|center_y_right [5]) # (\triangle|Right_cicle|y [5]))) # (\triangle|center_y_right [4] & (!\triangle|center_y_right [5] & 
// \triangle|Right_cicle|y [5])) ) ) # ( !\triangle|Right_cicle|y [4] & ( (!\triangle|center_y_right [5] & \triangle|Right_cicle|y [5]) ) )

	.dataa(gnd),
	.datab(!\triangle|center_y_right [4]),
	.datac(!\triangle|center_y_right [5]),
	.datad(!\triangle|Right_cicle|y [5]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~5 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~5 .lut_mask = 64'h00F000F0C0FCC0FC;
defparam \triangle|Right_cicle|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N18
cyclonev_lcell_comb \triangle|Right_cicle|always1~4 (
// Equation(s):
// \triangle|Right_cicle|always1~4_combout  = ( \triangle|Right_cicle|y [4] & ( (\triangle|center_y_right [4] & (!\triangle|center_y_right [5] $ (\triangle|Right_cicle|y [5]))) ) ) # ( !\triangle|Right_cicle|y [4] & ( (!\triangle|center_y_right [4] & 
// (!\triangle|center_y_right [5] $ (\triangle|Right_cicle|y [5]))) ) )

	.dataa(gnd),
	.datab(!\triangle|center_y_right [4]),
	.datac(!\triangle|center_y_right [5]),
	.datad(!\triangle|Right_cicle|y [5]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~4 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~4 .lut_mask = 64'hC00CC00C30033003;
defparam \triangle|Right_cicle|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N6
cyclonev_lcell_comb \triangle|Right_cicle|always1~6 (
// Equation(s):
// \triangle|Right_cicle|always1~6_combout  = ( \triangle|Right_cicle|always1~5_combout  & ( \triangle|Right_cicle|always1~4_combout  & ( !\triangle|Right_cicle|LessThan8~0_combout  ) ) ) # ( !\triangle|Right_cicle|always1~5_combout  & ( 
// \triangle|Right_cicle|always1~4_combout  & ( (!\triangle|Right_cicle|LessThan8~0_combout  & ((!\triangle|Right_cicle|always1~3_combout  & (!\triangle|center_y_right [3] & \triangle|Right_cicle|y [3])) # (\triangle|Right_cicle|always1~3_combout  & 
// ((!\triangle|center_y_right [3]) # (\triangle|Right_cicle|y [3]))))) ) ) ) # ( \triangle|Right_cicle|always1~5_combout  & ( !\triangle|Right_cicle|always1~4_combout  & ( !\triangle|Right_cicle|LessThan8~0_combout  ) ) )

	.dataa(!\triangle|Right_cicle|always1~3_combout ),
	.datab(!\triangle|center_y_right [3]),
	.datac(!\triangle|Right_cicle|LessThan8~0_combout ),
	.datad(!\triangle|Right_cicle|y [3]),
	.datae(!\triangle|Right_cicle|always1~5_combout ),
	.dataf(!\triangle|Right_cicle|always1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~6 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~6 .lut_mask = 64'h0000F0F040D0F0F0;
defparam \triangle|Right_cicle|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N12
cyclonev_lcell_comb \triangle|Right_cicle|Add1~1 (
// Equation(s):
// \triangle|Right_cicle|Add1~1_sumout  = SUM(( \triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Right_cicle|Add1~22  ))
// \triangle|Right_cicle|Add1~2  = CARRY(( \triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Right_cicle|Add1~22  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~1_sumout ),
	.cout(\triangle|Right_cicle|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~1 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Right_cicle|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N15
cyclonev_lcell_comb \triangle|Right_cicle|Add1~5 (
// Equation(s):
// \triangle|Right_cicle|Add1~5_sumout  = SUM(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add1~2  ))
// \triangle|Right_cicle|Add1~6  = CARRY(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~5_sumout ),
	.cout(\triangle|Right_cicle|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~5 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Right_cicle|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N18
cyclonev_lcell_comb \triangle|Right_cicle|Add1~9 (
// Equation(s):
// \triangle|Right_cicle|Add1~9_sumout  = SUM(( \triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Right_cicle|Add1~6  ))
// \triangle|Right_cicle|Add1~10  = CARRY(( \triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Right_cicle|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~9_sumout ),
	.cout(\triangle|Right_cicle|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~9 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Right_cicle|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N12
cyclonev_lcell_comb \triangle|Right_cicle|Add3~1 (
// Equation(s):
// \triangle|Right_cicle|Add3~1_sumout  = SUM(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Right_cicle|Add3~22  ))
// \triangle|Right_cicle|Add3~2  = CARRY(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Right_cicle|Add3~22  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~1_sumout ),
	.cout(\triangle|Right_cicle|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~1 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~1 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Right_cicle|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N15
cyclonev_lcell_comb \triangle|Right_cicle|Add3~5 (
// Equation(s):
// \triangle|Right_cicle|Add3~5_sumout  = SUM(( \triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add3~2  ))
// \triangle|Right_cicle|Add3~6  = CARRY(( \triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add3~2  ))

	.dataa(!\triangle|Left_cicle|offset_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~5_sumout ),
	.cout(\triangle|Right_cicle|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~5 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~5 .lut_mask = 64'h0000000000005555;
defparam \triangle|Right_cicle|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N18
cyclonev_lcell_comb \triangle|Right_cicle|Add3~9 (
// Equation(s):
// \triangle|Right_cicle|Add3~9_sumout  = SUM(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Right_cicle|Add3~6  ))
// \triangle|Right_cicle|Add3~10  = CARRY(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Right_cicle|Add3~6  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~9_sumout ),
	.cout(\triangle|Right_cicle|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~9 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Right_cicle|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N45
cyclonev_lcell_comb \triangle|Right_cicle|Add6~5 (
// Equation(s):
// \triangle|Right_cicle|Add6~5_sumout  = SUM(( !\triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Right_cicle|Add6~26  ))
// \triangle|Right_cicle|Add6~6  = CARRY(( !\triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Right_cicle|Add6~26  ))

	.dataa(!\triangle|Left_cicle|offset_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~5_sumout ),
	.cout(\triangle|Right_cicle|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~5 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Right_cicle|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N48
cyclonev_lcell_comb \triangle|Right_cicle|Add6~9 (
// Equation(s):
// \triangle|Right_cicle|Add6~9_sumout  = SUM(( !\triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~6  ))
// \triangle|Right_cicle|Add6~10  = CARRY(( !\triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add6~6  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~9_sumout ),
	.cout(\triangle|Right_cicle|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~9 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~9 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Right_cicle|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N51
cyclonev_lcell_comb \triangle|Right_cicle|Add6~13 (
// Equation(s):
// \triangle|Right_cicle|Add6~13_sumout  = SUM(( !\triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Right_cicle|Add6~10  ))
// \triangle|Right_cicle|Add6~14  = CARRY(( !\triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Right_cicle|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~13_sumout ),
	.cout(\triangle|Right_cicle|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~13 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Right_cicle|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N15
cyclonev_lcell_comb \triangle|Right_cicle|Add5~5 (
// Equation(s):
// \triangle|Right_cicle|Add5~5_sumout  = SUM(( !\triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Right_cicle|Add5~26  ))
// \triangle|Right_cicle|Add5~6  = CARRY(( !\triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Right_cicle|Add5~26  ))

	.dataa(!\triangle|Left_cicle|offset_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~5_sumout ),
	.cout(\triangle|Right_cicle|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~5 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Right_cicle|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N18
cyclonev_lcell_comb \triangle|Right_cicle|Add5~9 (
// Equation(s):
// \triangle|Right_cicle|Add5~9_sumout  = SUM(( !\triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~6  ))
// \triangle|Right_cicle|Add5~10  = CARRY(( !\triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Right_cicle|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~9_sumout ),
	.cout(\triangle|Right_cicle|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~9 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~9 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Right_cicle|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N21
cyclonev_lcell_comb \triangle|Right_cicle|Add5~13 (
// Equation(s):
// \triangle|Right_cicle|Add5~13_sumout  = SUM(( !\triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Right_cicle|Add5~10  ))
// \triangle|Right_cicle|Add5~14  = CARRY(( !\triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Right_cicle|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~13_sumout ),
	.cout(\triangle|Right_cicle|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~13 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Right_cicle|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N48
cyclonev_lcell_comb \triangle|Right_cicle|Selector62~0 (
// Equation(s):
// \triangle|Right_cicle|Selector62~0_combout  = ( \triangle|Right_cicle|Add5~13_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add1~9_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  
// & ((\triangle|Right_cicle|Add3~9_sumout ))) ) ) ) # ( !\triangle|Right_cicle|Add5~13_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add1~9_sumout )) # 
// (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add3~9_sumout ))) ) ) ) # ( \triangle|Right_cicle|Add5~13_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout ) # 
// (\triangle|Right_cicle|Add6~13_sumout ) ) ) ) # ( !\triangle|Right_cicle|Add5~13_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|x[4]~0_combout  & \triangle|Right_cicle|Add6~13_sumout ) ) ) )

	.dataa(!\triangle|Right_cicle|Add1~9_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Right_cicle|Add3~9_sumout ),
	.datad(!\triangle|Right_cicle|Add6~13_sumout ),
	.datae(!\triangle|Right_cicle|Add5~13_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector62~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector62~0 .lut_mask = 64'h0033CCFF47474747;
defparam \triangle|Right_cicle|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N50
dffeas \triangle|Right_cicle|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[7] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N30
cyclonev_lcell_comb \triangle|Right_cicle|Selector64~0 (
// Equation(s):
// \triangle|Right_cicle|Selector64~0_combout  = ( \triangle|Right_cicle|Add1~1_sumout  & ( \triangle|Right_cicle|Add6~5_sumout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & (((\triangle|Right_cicle|Add5~5_sumout )) # (\triangle|Right_cicle|x[4]~0_combout 
// ))) # (\triangle|Right_cicle|x[4]~1_combout  & ((!\triangle|Right_cicle|x[4]~0_combout ) # ((\triangle|Right_cicle|Add3~1_sumout )))) ) ) ) # ( !\triangle|Right_cicle|Add1~1_sumout  & ( \triangle|Right_cicle|Add6~5_sumout  & ( 
// (!\triangle|Right_cicle|x[4]~1_combout  & (((\triangle|Right_cicle|Add5~5_sumout )) # (\triangle|Right_cicle|x[4]~0_combout ))) # (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add3~1_sumout ))) ) 
// ) ) # ( \triangle|Right_cicle|Add1~1_sumout  & ( !\triangle|Right_cicle|Add6~5_sumout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add5~5_sumout )))) # 
// (\triangle|Right_cicle|x[4]~1_combout  & ((!\triangle|Right_cicle|x[4]~0_combout ) # ((\triangle|Right_cicle|Add3~1_sumout )))) ) ) ) # ( !\triangle|Right_cicle|Add1~1_sumout  & ( !\triangle|Right_cicle|Add6~5_sumout  & ( 
// (!\triangle|Right_cicle|x[4]~1_combout  & (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add5~5_sumout )))) # (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add3~1_sumout ))) ) ) 
// )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Right_cicle|Add3~1_sumout ),
	.datad(!\triangle|Right_cicle|Add5~5_sumout ),
	.datae(!\triangle|Right_cicle|Add1~1_sumout ),
	.dataf(!\triangle|Right_cicle|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector64~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector64~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \triangle|Right_cicle|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N32
dffeas \triangle|Right_cicle|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[5] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N21
cyclonev_lcell_comb \triangle|Right_cicle|Add3~13 (
// Equation(s):
// \triangle|Right_cicle|Add3~13_sumout  = SUM(( \triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Right_cicle|Add3~10  ))
// \triangle|Right_cicle|Add3~14  = CARRY(( \triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Right_cicle|Add3~10  ))

	.dataa(!\triangle|Left_cicle|offset_y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~13_sumout ),
	.cout(\triangle|Right_cicle|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~13 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Right_cicle|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y74_N24
cyclonev_lcell_comb \triangle|Right_cicle|Add3~17 (
// Equation(s):
// \triangle|Right_cicle|Add3~17_sumout  = SUM(( GND ) + ( GND ) + ( \triangle|Right_cicle|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add3~17 .extended_lut = "off";
defparam \triangle|Right_cicle|Add3~17 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|Right_cicle|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N54
cyclonev_lcell_comb \triangle|Right_cicle|Add6~17 (
// Equation(s):
// \triangle|Right_cicle|Add6~17_sumout  = SUM(( !\triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Right_cicle|Add6~14  ))
// \triangle|Right_cicle|Add6~18  = CARRY(( !\triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Right_cicle|Add6~14  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~17_sumout ),
	.cout(\triangle|Right_cicle|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~17 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \triangle|Right_cicle|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N57
cyclonev_lcell_comb \triangle|Right_cicle|Add6~21 (
// Equation(s):
// \triangle|Right_cicle|Add6~21_sumout  = SUM(( VCC ) + ( GND ) + ( \triangle|Right_cicle|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add6~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add6~21 .extended_lut = "off";
defparam \triangle|Right_cicle|Add6~21 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \triangle|Right_cicle|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N21
cyclonev_lcell_comb \triangle|Right_cicle|Add1~13 (
// Equation(s):
// \triangle|Right_cicle|Add1~13_sumout  = SUM(( \triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Right_cicle|Add1~10  ))
// \triangle|Right_cicle|Add1~14  = CARRY(( \triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Right_cicle|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~13_sumout ),
	.cout(\triangle|Right_cicle|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~13 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Right_cicle|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y74_N24
cyclonev_lcell_comb \triangle|Right_cicle|Add1~17 (
// Equation(s):
// \triangle|Right_cicle|Add1~17_sumout  = SUM(( GND ) + ( GND ) + ( \triangle|Right_cicle|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add1~17 .extended_lut = "off";
defparam \triangle|Right_cicle|Add1~17 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|Right_cicle|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N24
cyclonev_lcell_comb \triangle|Right_cicle|Add5~17 (
// Equation(s):
// \triangle|Right_cicle|Add5~17_sumout  = SUM(( !\triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Right_cicle|Add5~14  ))
// \triangle|Right_cicle|Add5~18  = CARRY(( !\triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Right_cicle|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~17_sumout ),
	.cout(\triangle|Right_cicle|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~17 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Right_cicle|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N27
cyclonev_lcell_comb \triangle|Right_cicle|Add5~21 (
// Equation(s):
// \triangle|Right_cicle|Add5~21_sumout  = SUM(( VCC ) + ( GND ) + ( \triangle|Right_cicle|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Right_cicle|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Right_cicle|Add5~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Add5~21 .extended_lut = "off";
defparam \triangle|Right_cicle|Add5~21 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \triangle|Right_cicle|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N24
cyclonev_lcell_comb \triangle|Right_cicle|Selector60~0 (
// Equation(s):
// \triangle|Right_cicle|Selector60~0_combout  = ( \triangle|Right_cicle|Add1~17_sumout  & ( \triangle|Right_cicle|Add5~21_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout ) # ((!\triangle|Right_cicle|x[4]~1_combout  & 
// ((\triangle|Right_cicle|Add6~21_sumout ))) # (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|Add3~17_sumout ))) ) ) ) # ( !\triangle|Right_cicle|Add1~17_sumout  & ( \triangle|Right_cicle|Add5~21_sumout  & ( 
// (!\triangle|Right_cicle|x[4]~1_combout  & ((!\triangle|Right_cicle|x[4]~0_combout ) # ((\triangle|Right_cicle|Add6~21_sumout )))) # (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add3~17_sumout ))) 
// ) ) ) # ( \triangle|Right_cicle|Add1~17_sumout  & ( !\triangle|Right_cicle|Add5~21_sumout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add6~21_sumout )))) # 
// (\triangle|Right_cicle|x[4]~1_combout  & ((!\triangle|Right_cicle|x[4]~0_combout ) # ((\triangle|Right_cicle|Add3~17_sumout )))) ) ) ) # ( !\triangle|Right_cicle|Add1~17_sumout  & ( !\triangle|Right_cicle|Add5~21_sumout  & ( 
// (\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Right_cicle|Add6~21_sumout ))) # (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Right_cicle|Add3~17_sumout )))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Right_cicle|Add3~17_sumout ),
	.datad(!\triangle|Right_cicle|Add6~21_sumout ),
	.datae(!\triangle|Right_cicle|Add1~17_sumout ),
	.dataf(!\triangle|Right_cicle|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector60~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector60~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \triangle|Right_cicle|Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N26
dffeas \triangle|Right_cicle|x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[9] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N42
cyclonev_lcell_comb \triangle|Right_cicle|Selector63~0 (
// Equation(s):
// \triangle|Right_cicle|Selector63~0_combout  = ( \triangle|Right_cicle|Add3~5_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|Add1~5_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( 
// !\triangle|Right_cicle|Add3~5_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Right_cicle|Add1~5_sumout ) ) ) ) # ( \triangle|Right_cicle|Add3~5_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & 
// ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add5~9_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add6~9_sumout ))) ) ) ) # ( !\triangle|Right_cicle|Add3~5_sumout  & ( 
// !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add5~9_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add6~9_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Right_cicle|Add1~5_sumout ),
	.datac(!\triangle|Right_cicle|Add5~9_sumout ),
	.datad(!\triangle|Right_cicle|Add6~9_sumout ),
	.datae(!\triangle|Right_cicle|Add3~5_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector63~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector63~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \triangle|Right_cicle|Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N12
cyclonev_lcell_comb \triangle|Right_cicle|x[6]~feeder (
// Equation(s):
// \triangle|Right_cicle|x[6]~feeder_combout  = \triangle|Right_cicle|Selector63~0_combout 

	.dataa(gnd),
	.datab(!\triangle|Right_cicle|Selector63~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|x[6]~feeder .extended_lut = "off";
defparam \triangle|Right_cicle|x[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \triangle|Right_cicle|x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N14
dffeas \triangle|Right_cicle|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[6] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N0
cyclonev_lcell_comb \triangle|Right_cicle|Selector61~0 (
// Equation(s):
// \triangle|Right_cicle|Selector61~0_combout  = ( \triangle|Right_cicle|Add1~13_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout ) # (\triangle|Right_cicle|Add3~13_sumout ) ) ) ) # ( 
// !\triangle|Right_cicle|Add1~13_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|Add3~13_sumout  & \triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( \triangle|Right_cicle|Add1~13_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  
// & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add5~17_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add6~17_sumout ))) ) ) ) # ( !\triangle|Right_cicle|Add1~13_sumout  & ( 
// !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|Add5~17_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Right_cicle|Add6~17_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|Add3~13_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Right_cicle|Add5~17_sumout ),
	.datad(!\triangle|Right_cicle|Add6~17_sumout ),
	.datae(!\triangle|Right_cicle|Add1~13_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|Selector61~0 .extended_lut = "off";
defparam \triangle|Right_cicle|Selector61~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \triangle|Right_cicle|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N2
dffeas \triangle|Right_cicle|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|x[8] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N53
dffeas \triangle|Right_cicle|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Right_cicle|Add2~29_sumout ),
	.asdata(\triangle|Right_cicle|Add4~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Right_cicle|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Right_cicle|y[7] .is_wysiwyg = "true";
defparam \triangle|Right_cicle|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N54
cyclonev_lcell_comb \triangle|Right_cicle|always1~8 (
// Equation(s):
// \triangle|Right_cicle|always1~8_combout  = ( \triangle|Right_cicle|x [8] & ( \triangle|Right_cicle|y [7] ) ) # ( !\triangle|Right_cicle|x [8] & ( \triangle|Right_cicle|y [7] ) ) # ( \triangle|Right_cicle|x [8] & ( !\triangle|Right_cicle|y [7] ) ) # ( 
// !\triangle|Right_cicle|x [8] & ( !\triangle|Right_cicle|y [7] & ( (((!\triangle|Right_cicle|x [6]) # (\triangle|Right_cicle|x [9])) # (\triangle|Right_cicle|x [5])) # (\triangle|Right_cicle|x [7]) ) ) )

	.dataa(!\triangle|Right_cicle|x [7]),
	.datab(!\triangle|Right_cicle|x [5]),
	.datac(!\triangle|Right_cicle|x [9]),
	.datad(!\triangle|Right_cicle|x [6]),
	.datae(!\triangle|Right_cicle|x [8]),
	.dataf(!\triangle|Right_cicle|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~8 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~8 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \triangle|Right_cicle|always1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \triangle|Right_cicle|always1~14 (
// Equation(s):
// \triangle|Right_cicle|always1~14_combout  = ( !\triangle|Right_cicle|y [6] & ( ((((\triangle|Right_cicle|always1~8_combout ) # (\triangle|Right_cicle|always1~6_combout )) # (\triangle|Add0~17_sumout )) # (\triangle|Right_cicle|always1~9_combout )) ) ) # ( 
// \triangle|Right_cicle|y [6] & ( (!\triangle|center_y_right [6]) # ((((\triangle|Right_cicle|always1~8_combout ) # (\triangle|Right_cicle|always1~6_combout )) # (\triangle|Right_cicle|always1~7_combout )) # (\triangle|Right_cicle|always1~9_combout )) ) )

	.dataa(!\triangle|center_y_right [6]),
	.datab(!\triangle|Right_cicle|always1~9_combout ),
	.datac(!\triangle|Right_cicle|always1~7_combout ),
	.datad(!\triangle|Right_cicle|always1~6_combout ),
	.datae(!\triangle|Right_cicle|y [6]),
	.dataf(!\triangle|Right_cicle|always1~8_combout ),
	.datag(!\triangle|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~14 .extended_lut = "on";
defparam \triangle|Right_cicle|always1~14 .lut_mask = 64'h3FFFBFFFFFFFFFFF;
defparam \triangle|Right_cicle|always1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N42
cyclonev_lcell_comb \triangle|Right_cicle|always1~0 (
// Equation(s):
// \triangle|Right_cicle|always1~0_combout  = ( \triangle|Right_cicle|y [0] & ( (\triangle|Add0~9_sumout  & !\triangle|Right_cicle|y [1]) ) ) # ( !\triangle|Right_cicle|y [0] & ( (!\triangle|Add0~9_sumout  & (\triangle|Add0~13_sumout  & 
// !\triangle|Right_cicle|y [1])) # (\triangle|Add0~9_sumout  & ((!\triangle|Right_cicle|y [1]) # (\triangle|Add0~13_sumout ))) ) )

	.dataa(gnd),
	.datab(!\triangle|Add0~9_sumout ),
	.datac(!\triangle|Add0~13_sumout ),
	.datad(!\triangle|Right_cicle|y [1]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~0 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~0 .lut_mask = 64'h3F033F0333003300;
defparam \triangle|Right_cicle|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N15
cyclonev_lcell_comb \triangle|Right_cicle|always1~1 (
// Equation(s):
// \triangle|Right_cicle|always1~1_combout  = ( \triangle|Right_cicle|always1~0_combout  & ( (!\triangle|Add0~1_sumout  & (!\triangle|Right_cicle|y [3] & ((!\triangle|Right_cicle|y [2]) # (\triangle|Add0~5_sumout )))) # (\triangle|Add0~1_sumout  & 
// (((!\triangle|Right_cicle|y [3]) # (!\triangle|Right_cicle|y [2])) # (\triangle|Add0~5_sumout ))) ) ) # ( !\triangle|Right_cicle|always1~0_combout  & ( (!\triangle|Add0~1_sumout  & (\triangle|Add0~5_sumout  & (!\triangle|Right_cicle|y [3] & 
// !\triangle|Right_cicle|y [2]))) # (\triangle|Add0~1_sumout  & ((!\triangle|Right_cicle|y [3]) # ((\triangle|Add0~5_sumout  & !\triangle|Right_cicle|y [2])))) ) )

	.dataa(!\triangle|Add0~5_sumout ),
	.datab(!\triangle|Add0~1_sumout ),
	.datac(!\triangle|Right_cicle|y [3]),
	.datad(!\triangle|Right_cicle|y [2]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~1 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~1 .lut_mask = 64'h71307130F371F371;
defparam \triangle|Right_cicle|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[7]~0 (
// Equation(s):
// \triangle|Right_cicle|vga_x[7]~0_combout  = ( \triangle|Right_cicle|always1~14_combout  & ( \triangle|Right_cicle|always1~1_combout  ) ) # ( !\triangle|Right_cicle|always1~14_combout  & ( \triangle|Right_cicle|always1~1_combout  & ( 
// (((!\triangle|Up_cicle|WideNor1~0_combout ) # (\triangle|Right_cicle|LessThan9~1_combout )) # (\triangle|Right_cicle|LessThan9~0_combout )) # (\triangle|Right_cicle|always1~2_combout ) ) ) ) # ( \triangle|Right_cicle|always1~14_combout  & ( 
// !\triangle|Right_cicle|always1~1_combout  ) ) # ( !\triangle|Right_cicle|always1~14_combout  & ( !\triangle|Right_cicle|always1~1_combout  & ( ((!\triangle|Up_cicle|WideNor1~0_combout ) # (\triangle|Right_cicle|LessThan9~1_combout )) # 
// (\triangle|Right_cicle|LessThan9~0_combout ) ) ) )

	.dataa(!\triangle|Right_cicle|always1~2_combout ),
	.datab(!\triangle|Right_cicle|LessThan9~0_combout ),
	.datac(!\triangle|Right_cicle|LessThan9~1_combout ),
	.datad(!\triangle|Up_cicle|WideNor1~0_combout ),
	.datae(!\triangle|Right_cicle|always1~14_combout ),
	.dataf(!\triangle|Right_cicle|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[7]~0 .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[7]~0 .lut_mask = 64'hFF3FFFFFFF7FFFFF;
defparam \triangle|Right_cicle|vga_x[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N36
cyclonev_lcell_comb \triangle|Right_cicle|vga_y[6] (
// Equation(s):
// \triangle|Right_cicle|vga_y [6] = ( \triangle|Right_cicle|vga_y [6] & ( \triangle|Right_cicle|vga_x[7]~0_combout  ) ) # ( \triangle|Right_cicle|vga_y [6] & ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|y [6] ) ) ) # ( 
// !\triangle|Right_cicle|vga_y [6] & ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|y [6] ) ) )

	.dataa(gnd),
	.datab(!\triangle|Right_cicle|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\triangle|Right_cicle|vga_y [6]),
	.dataf(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_y [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_y[6] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_y[6] .lut_mask = 64'h333333330000FFFF;
defparam \triangle|Right_cicle|vga_y[6] .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y77_N0
cyclonev_mac \triangle|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\triangle|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \triangle|Mult1~mac .accumulate_clock = "none";
defparam \triangle|Mult1~mac .ax_clock = "none";
defparam \triangle|Mult1~mac .ax_width = 7;
defparam \triangle|Mult1~mac .ay_scan_in_clock = "none";
defparam \triangle|Mult1~mac .ay_scan_in_width = 16;
defparam \triangle|Mult1~mac .ay_use_scan_in = "false";
defparam \triangle|Mult1~mac .az_clock = "none";
defparam \triangle|Mult1~mac .bx_clock = "none";
defparam \triangle|Mult1~mac .bx_width = 1;
defparam \triangle|Mult1~mac .by_clock = "none";
defparam \triangle|Mult1~mac .by_use_scan_in = "false";
defparam \triangle|Mult1~mac .by_width = 18;
defparam \triangle|Mult1~mac .bz_clock = "none";
defparam \triangle|Mult1~mac .coef_a_0 = 0;
defparam \triangle|Mult1~mac .coef_a_1 = 0;
defparam \triangle|Mult1~mac .coef_a_2 = 0;
defparam \triangle|Mult1~mac .coef_a_3 = 0;
defparam \triangle|Mult1~mac .coef_a_4 = 0;
defparam \triangle|Mult1~mac .coef_a_5 = 0;
defparam \triangle|Mult1~mac .coef_a_6 = 0;
defparam \triangle|Mult1~mac .coef_a_7 = 0;
defparam \triangle|Mult1~mac .coef_b_0 = 0;
defparam \triangle|Mult1~mac .coef_b_1 = 0;
defparam \triangle|Mult1~mac .coef_b_2 = 0;
defparam \triangle|Mult1~mac .coef_b_3 = 0;
defparam \triangle|Mult1~mac .coef_b_4 = 0;
defparam \triangle|Mult1~mac .coef_b_5 = 0;
defparam \triangle|Mult1~mac .coef_b_6 = 0;
defparam \triangle|Mult1~mac .coef_b_7 = 0;
defparam \triangle|Mult1~mac .coef_sel_a_clock = "none";
defparam \triangle|Mult1~mac .coef_sel_b_clock = "none";
defparam \triangle|Mult1~mac .delay_scan_out_ay = "false";
defparam \triangle|Mult1~mac .delay_scan_out_by = "false";
defparam \triangle|Mult1~mac .enable_double_accum = "false";
defparam \triangle|Mult1~mac .load_const_clock = "none";
defparam \triangle|Mult1~mac .load_const_value = 0;
defparam \triangle|Mult1~mac .mode_sub_location = 0;
defparam \triangle|Mult1~mac .negate_clock = "none";
defparam \triangle|Mult1~mac .operand_source_max = "input";
defparam \triangle|Mult1~mac .operand_source_may = "input";
defparam \triangle|Mult1~mac .operand_source_mbx = "input";
defparam \triangle|Mult1~mac .operand_source_mby = "input";
defparam \triangle|Mult1~mac .operation_mode = "m18x18_plus36";
defparam \triangle|Mult1~mac .output_clock = "none";
defparam \triangle|Mult1~mac .preadder_subtract_a = "false";
defparam \triangle|Mult1~mac .preadder_subtract_b = "false";
defparam \triangle|Mult1~mac .result_a_width = 64;
defparam \triangle|Mult1~mac .signed_max = "false";
defparam \triangle|Mult1~mac .signed_may = "false";
defparam \triangle|Mult1~mac .signed_mbx = "false";
defparam \triangle|Mult1~mac .signed_mby = "false";
defparam \triangle|Mult1~mac .sub_clock = "none";
defparam \triangle|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N0
cyclonev_lcell_comb \triangle|Left_cicle|Add2~13 (
// Equation(s):
// \triangle|Left_cicle|Add2~13_sumout  = SUM(( \triangle|center_y_left [0] ) + ( \triangle|Left_cicle|offset_y [0] ) + ( !VCC ))
// \triangle|Left_cicle|Add2~14  = CARRY(( \triangle|center_y_left [0] ) + ( \triangle|Left_cicle|offset_y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\triangle|center_y_left [0]),
	.datac(!\triangle|Left_cicle|offset_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~13_sumout ),
	.cout(\triangle|Left_cicle|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~13 .lut_mask = 64'h0000F0F000003333;
defparam \triangle|Left_cicle|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N3
cyclonev_lcell_comb \triangle|Left_cicle|Add2~9 (
// Equation(s):
// \triangle|Left_cicle|Add2~9_sumout  = SUM(( \triangle|center_y_left [1] ) + ( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Left_cicle|Add2~14  ))
// \triangle|Left_cicle|Add2~10  = CARRY(( \triangle|center_y_left [1] ) + ( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Left_cicle|Add2~14  ))

	.dataa(!\triangle|center_y_left [1]),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~9_sumout ),
	.cout(\triangle|Left_cicle|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~9 .lut_mask = 64'h0000F0F000005555;
defparam \triangle|Left_cicle|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \triangle|Left_cicle|Add2~5 (
// Equation(s):
// \triangle|Left_cicle|Add2~5_sumout  = SUM(( \triangle|center_y_left [2] ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Left_cicle|Add2~10  ))
// \triangle|Left_cicle|Add2~6  = CARRY(( \triangle|center_y_left [2] ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Left_cicle|Add2~10  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [2]),
	.datac(!\triangle|center_y_left [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~5_sumout ),
	.cout(\triangle|Left_cicle|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Left_cicle|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N9
cyclonev_lcell_comb \triangle|Left_cicle|Add2~1 (
// Equation(s):
// \triangle|Left_cicle|Add2~1_sumout  = SUM(( \triangle|center_y_left [3] ) + ( \triangle|Left_cicle|offset_y [3] ) + ( \triangle|Left_cicle|Add2~6  ))
// \triangle|Left_cicle|Add2~2  = CARRY(( \triangle|center_y_left [3] ) + ( \triangle|Left_cicle|offset_y [3] ) + ( \triangle|Left_cicle|Add2~6  ))

	.dataa(!\triangle|Left_cicle|offset_y [3]),
	.datab(gnd),
	.datac(!\triangle|center_y_left [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~1_sumout ),
	.cout(\triangle|Left_cicle|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \triangle|Left_cicle|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \triangle|Left_cicle|Add2~25 (
// Equation(s):
// \triangle|Left_cicle|Add2~25_sumout  = SUM(( \triangle|Left_cicle|offset_y [4] ) + ( \triangle|center_y_left [4] ) + ( \triangle|Left_cicle|Add2~2  ))
// \triangle|Left_cicle|Add2~26  = CARRY(( \triangle|Left_cicle|offset_y [4] ) + ( \triangle|center_y_left [4] ) + ( \triangle|Left_cicle|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|center_y_left [4]),
	.datad(!\triangle|Left_cicle|offset_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~25_sumout ),
	.cout(\triangle|Left_cicle|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \triangle|Left_cicle|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add4~38 (
// Equation(s):
// \triangle|Left_cicle|Add4~38_cout  = CARRY(( \triangle|Up_cicle|Add4~49_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|Add4~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Left_cicle|Add4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~38 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~38 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add4~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add4~13 (
// Equation(s):
// \triangle|Left_cicle|Add4~13_sumout  = SUM(( \triangle|Up_cicle|Add4~39_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|center_y_left [0]))) ) + ( 
// \triangle|Left_cicle|Add4~38_cout  ))
// \triangle|Left_cicle|Add4~14  = CARRY(( \triangle|Up_cicle|Add4~39_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|center_y_left [0]))) ) + ( 
// \triangle|Left_cicle|Add4~38_cout  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Right_cicle|Equal8~0_combout ),
	.datad(!\triangle|Up_cicle|Add4~39_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_left [0]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~13_sumout ),
	.cout(\triangle|Left_cicle|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~13 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Left_cicle|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add4~9 (
// Equation(s):
// \triangle|Left_cicle|Add4~9_sumout  = SUM(( \triangle|Up_cicle|Add4~38_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [1]))) ) + ( 
// \triangle|Left_cicle|Add4~14  ))
// \triangle|Left_cicle|Add4~10  = CARRY(( \triangle|Up_cicle|Add4~38_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [1]))) ) + ( 
// \triangle|Left_cicle|Add4~14  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~38_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_left [1]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~9_sumout ),
	.cout(\triangle|Left_cicle|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Left_cicle|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add4~5 (
// Equation(s):
// \triangle|Left_cicle|Add4~5_sumout  = SUM(( \triangle|Up_cicle|Add4~37_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [2]))) ) + ( 
// \triangle|Left_cicle|Add4~10  ))
// \triangle|Left_cicle|Add4~6  = CARRY(( \triangle|Up_cicle|Add4~37_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [2]))) ) + ( 
// \triangle|Left_cicle|Add4~10  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~37_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_left [2]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~5_sumout ),
	.cout(\triangle|Left_cicle|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Left_cicle|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add4~1 (
// Equation(s):
// \triangle|Left_cicle|Add4~1_sumout  = SUM(( \triangle|Up_cicle|Add4~36_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_left [3]))) ) + ( 
// \triangle|Left_cicle|Add4~6  ))
// \triangle|Left_cicle|Add4~2  = CARRY(( \triangle|Up_cicle|Add4~36_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_left [3]))) ) + ( 
// \triangle|Left_cicle|Add4~6  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Up_cicle|y~1_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~36_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_left [3]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~1_sumout ),
	.cout(\triangle|Left_cicle|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~1 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Left_cicle|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add4~25 (
// Equation(s):
// \triangle|Left_cicle|Add4~25_sumout  = SUM(( \triangle|Up_cicle|Add4~42_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_left [4]))) ) + ( 
// \triangle|Left_cicle|Add4~2  ))
// \triangle|Left_cicle|Add4~26  = CARRY(( \triangle|Up_cicle|Add4~42_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|center_y_left [4]))) ) + ( 
// \triangle|Left_cicle|Add4~2  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Up_cicle|y~1_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~42_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_left [4]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~25_sumout ),
	.cout(\triangle|Left_cicle|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~25 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Left_cicle|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N14
dffeas \triangle|Left_cicle|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~25_sumout ),
	.asdata(\triangle|Left_cicle|Add4~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[4] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N15
cyclonev_lcell_comb \triangle|Left_cicle|Add2~21 (
// Equation(s):
// \triangle|Left_cicle|Add2~21_sumout  = SUM(( \triangle|center_y_left [5] ) + ( \triangle|Left_cicle|offset_y [5] ) + ( \triangle|Left_cicle|Add2~26  ))
// \triangle|Left_cicle|Add2~22  = CARRY(( \triangle|center_y_left [5] ) + ( \triangle|Left_cicle|offset_y [5] ) + ( \triangle|Left_cicle|Add2~26  ))

	.dataa(!\triangle|Left_cicle|offset_y [5]),
	.datab(gnd),
	.datac(!\triangle|center_y_left [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~21_sumout ),
	.cout(\triangle|Left_cicle|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \triangle|Left_cicle|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add4~21 (
// Equation(s):
// \triangle|Left_cicle|Add4~21_sumout  = SUM(( \triangle|Up_cicle|Add4~41_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [5]))) ) + ( 
// \triangle|Left_cicle|Add4~26  ))
// \triangle|Left_cicle|Add4~22  = CARRY(( \triangle|Up_cicle|Add4~41_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [5]))) ) + ( 
// \triangle|Left_cicle|Add4~26  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~41_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_left [5]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~21_sumout ),
	.cout(\triangle|Left_cicle|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Left_cicle|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N17
dffeas \triangle|Left_cicle|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~21_sumout ),
	.asdata(\triangle|Left_cicle|Add4~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[5] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N18
cyclonev_lcell_comb \triangle|Left_cicle|Add2~17 (
// Equation(s):
// \triangle|Left_cicle|Add2~17_sumout  = SUM(( \triangle|center_y_left [6] ) + ( \triangle|Left_cicle|offset_y [6] ) + ( \triangle|Left_cicle|Add2~22  ))
// \triangle|Left_cicle|Add2~18  = CARRY(( \triangle|center_y_left [6] ) + ( \triangle|Left_cicle|offset_y [6] ) + ( \triangle|Left_cicle|Add2~22  ))

	.dataa(gnd),
	.datab(!\triangle|center_y_left [6]),
	.datac(!\triangle|Left_cicle|offset_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~17_sumout ),
	.cout(\triangle|Left_cicle|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~17 .lut_mask = 64'h0000F0F000003333;
defparam \triangle|Left_cicle|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add4~17 (
// Equation(s):
// \triangle|Left_cicle|Add4~17_sumout  = SUM(( \triangle|Up_cicle|Add4~40_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [6]))) ) + ( 
// \triangle|Left_cicle|Add4~22  ))
// \triangle|Left_cicle|Add4~18  = CARRY(( \triangle|Up_cicle|Add4~40_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|center_y_left [6]))) ) + ( 
// \triangle|Left_cicle|Add4~22  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~40_combout ),
	.datae(gnd),
	.dataf(!\triangle|center_y_left [6]),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~17_sumout ),
	.cout(\triangle|Left_cicle|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Left_cicle|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N20
dffeas \triangle|Left_cicle|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~17_sumout ),
	.asdata(\triangle|Left_cicle|Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[6] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N18
cyclonev_lcell_comb \triangle|Left_cicle|LessThan9~0 (
// Equation(s):
// \triangle|Left_cicle|LessThan9~0_combout  = ( \triangle|Left_cicle|y [5] & ( \triangle|Left_cicle|y [6] & ( (\triangle|Add0~25_sumout  & (\triangle|Add0~17_sumout  & (\triangle|Add0~21_sumout  & !\triangle|Left_cicle|y [4]))) ) ) ) # ( 
// !\triangle|Left_cicle|y [5] & ( \triangle|Left_cicle|y [6] & ( (\triangle|Add0~25_sumout  & (\triangle|Add0~17_sumout  & (!\triangle|Add0~21_sumout  & !\triangle|Left_cicle|y [4]))) ) ) ) # ( \triangle|Left_cicle|y [5] & ( !\triangle|Left_cicle|y [6] & ( 
// (\triangle|Add0~25_sumout  & (!\triangle|Add0~17_sumout  & (\triangle|Add0~21_sumout  & !\triangle|Left_cicle|y [4]))) ) ) ) # ( !\triangle|Left_cicle|y [5] & ( !\triangle|Left_cicle|y [6] & ( (\triangle|Add0~25_sumout  & (!\triangle|Add0~17_sumout  & 
// (!\triangle|Add0~21_sumout  & !\triangle|Left_cicle|y [4]))) ) ) )

	.dataa(!\triangle|Add0~25_sumout ),
	.datab(!\triangle|Add0~17_sumout ),
	.datac(!\triangle|Add0~21_sumout ),
	.datad(!\triangle|Left_cicle|y [4]),
	.datae(!\triangle|Left_cicle|y [5]),
	.dataf(!\triangle|Left_cicle|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan9~0 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan9~0 .lut_mask = 64'h4000040010000100;
defparam \triangle|Left_cicle|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N3
cyclonev_lcell_comb \triangle|Left_cicle|LessThan9~1 (
// Equation(s):
// \triangle|Left_cicle|LessThan9~1_combout  = ( !\triangle|Left_cicle|y [5] & ( \triangle|Left_cicle|y [6] & ( (\triangle|Add0~21_sumout  & \triangle|Add0~17_sumout ) ) ) ) # ( !\triangle|Left_cicle|y [5] & ( !\triangle|Left_cicle|y [6] & ( 
// (\triangle|Add0~21_sumout  & !\triangle|Add0~17_sumout ) ) ) )

	.dataa(!\triangle|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\triangle|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\triangle|Left_cicle|y [5]),
	.dataf(!\triangle|Left_cicle|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan9~1 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan9~1 .lut_mask = 64'h5050000005050000;
defparam \triangle|Left_cicle|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N33
cyclonev_lcell_comb \triangle|Left_cicle|always1~2 (
// Equation(s):
// \triangle|Left_cicle|always1~2_combout  = ( \triangle|Left_cicle|y [5] & ( \triangle|Left_cicle|y [6] & ( (\triangle|Add0~21_sumout  & (\triangle|Add0~17_sumout  & (!\triangle|Left_cicle|y [4] $ (\triangle|Add0~25_sumout )))) ) ) ) # ( 
// !\triangle|Left_cicle|y [5] & ( \triangle|Left_cicle|y [6] & ( (!\triangle|Add0~21_sumout  & (\triangle|Add0~17_sumout  & (!\triangle|Left_cicle|y [4] $ (\triangle|Add0~25_sumout )))) ) ) ) # ( \triangle|Left_cicle|y [5] & ( !\triangle|Left_cicle|y [6] & 
// ( (\triangle|Add0~21_sumout  & (!\triangle|Add0~17_sumout  & (!\triangle|Left_cicle|y [4] $ (\triangle|Add0~25_sumout )))) ) ) ) # ( !\triangle|Left_cicle|y [5] & ( !\triangle|Left_cicle|y [6] & ( (!\triangle|Add0~21_sumout  & (!\triangle|Add0~17_sumout  
// & (!\triangle|Left_cicle|y [4] $ (\triangle|Add0~25_sumout )))) ) ) )

	.dataa(!\triangle|Add0~21_sumout ),
	.datab(!\triangle|Add0~17_sumout ),
	.datac(!\triangle|Left_cicle|y [4]),
	.datad(!\triangle|Add0~25_sumout ),
	.datae(!\triangle|Left_cicle|y [5]),
	.dataf(!\triangle|Left_cicle|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~2 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~2 .lut_mask = 64'h8008400420021001;
defparam \triangle|Left_cicle|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N11
dffeas \triangle|Left_cicle|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~1_sumout ),
	.asdata(\triangle|Left_cicle|Add4~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[3] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N27
cyclonev_lcell_comb \triangle|Left_cicle|LessThan8~0 (
// Equation(s):
// \triangle|Left_cicle|LessThan8~0_combout  = ( \triangle|Left_cicle|y [6] & ( !\triangle|center_y_left [6] ) ) # ( !\triangle|Left_cicle|y [6] & ( \triangle|center_y_left [6] ) )

	.dataa(!\triangle|center_y_left [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|LessThan8~0 .extended_lut = "off";
defparam \triangle|Left_cicle|LessThan8~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \triangle|Left_cicle|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N54
cyclonev_lcell_comb \triangle|Left_cicle|y[0]~feeder (
// Equation(s):
// \triangle|Left_cicle|y[0]~feeder_combout  = \triangle|Left_cicle|Add2~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|y[0]~feeder .extended_lut = "off";
defparam \triangle|Left_cicle|y[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \triangle|Left_cicle|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N56
dffeas \triangle|Left_cicle|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|y[0]~feeder_combout ),
	.asdata(\triangle|Left_cicle|Add4~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[0] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N5
dffeas \triangle|Left_cicle|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~9_sumout ),
	.asdata(\triangle|Left_cicle|Add4~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[1] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N8
dffeas \triangle|Left_cicle|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~5_sumout ),
	.asdata(\triangle|Left_cicle|Add4~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[2] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N12
cyclonev_lcell_comb \triangle|Left_cicle|always1~3 (
// Equation(s):
// \triangle|Left_cicle|always1~3_combout  = ( \triangle|Left_cicle|y [1] & ( \triangle|Left_cicle|y [2] & ( (!\triangle|center_y_left [1]) # ((!\triangle|center_y_left [2]) # ((\triangle|Left_cicle|y [0] & !\triangle|center_y_left [0]))) ) ) ) # ( 
// !\triangle|Left_cicle|y [1] & ( \triangle|Left_cicle|y [2] & ( (!\triangle|center_y_left [2]) # ((!\triangle|center_y_left [1] & (\triangle|Left_cicle|y [0] & !\triangle|center_y_left [0]))) ) ) ) # ( \triangle|Left_cicle|y [1] & ( !\triangle|Left_cicle|y 
// [2] & ( (!\triangle|center_y_left [2] & ((!\triangle|center_y_left [1]) # ((\triangle|Left_cicle|y [0] & !\triangle|center_y_left [0])))) ) ) ) # ( !\triangle|Left_cicle|y [1] & ( !\triangle|Left_cicle|y [2] & ( (!\triangle|center_y_left [1] & 
// (!\triangle|center_y_left [2] & (\triangle|Left_cicle|y [0] & !\triangle|center_y_left [0]))) ) ) )

	.dataa(!\triangle|center_y_left [1]),
	.datab(!\triangle|center_y_left [2]),
	.datac(!\triangle|Left_cicle|y [0]),
	.datad(!\triangle|center_y_left [0]),
	.datae(!\triangle|Left_cicle|y [1]),
	.dataf(!\triangle|Left_cicle|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~3 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~3 .lut_mask = 64'h08008C88CECCEFEE;
defparam \triangle|Left_cicle|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N57
cyclonev_lcell_comb \triangle|Left_cicle|always1~4 (
// Equation(s):
// \triangle|Left_cicle|always1~4_combout  = ( \triangle|Left_cicle|y [4] & ( (\triangle|center_y_left [4] & (!\triangle|center_y_left [5] $ (\triangle|Left_cicle|y [5]))) ) ) # ( !\triangle|Left_cicle|y [4] & ( (!\triangle|center_y_left [4] & 
// (!\triangle|center_y_left [5] $ (\triangle|Left_cicle|y [5]))) ) )

	.dataa(!\triangle|center_y_left [4]),
	.datab(gnd),
	.datac(!\triangle|center_y_left [5]),
	.datad(!\triangle|Left_cicle|y [5]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~4 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~4 .lut_mask = 64'hA00AA00A50055005;
defparam \triangle|Left_cicle|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N48
cyclonev_lcell_comb \triangle|Left_cicle|always1~5 (
// Equation(s):
// \triangle|Left_cicle|always1~5_combout  = ( \triangle|Left_cicle|y [4] & ( (!\triangle|center_y_left [5] & ((!\triangle|center_y_left [4]) # (\triangle|Left_cicle|y [5]))) # (\triangle|center_y_left [5] & (!\triangle|center_y_left [4] & 
// \triangle|Left_cicle|y [5])) ) ) # ( !\triangle|Left_cicle|y [4] & ( (!\triangle|center_y_left [5] & \triangle|Left_cicle|y [5]) ) )

	.dataa(gnd),
	.datab(!\triangle|center_y_left [5]),
	.datac(!\triangle|center_y_left [4]),
	.datad(!\triangle|Left_cicle|y [5]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~5 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~5 .lut_mask = 64'h00CC00CCC0FCC0FC;
defparam \triangle|Left_cicle|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N36
cyclonev_lcell_comb \triangle|Left_cicle|always1~6 (
// Equation(s):
// \triangle|Left_cicle|always1~6_combout  = ( \triangle|Left_cicle|always1~4_combout  & ( \triangle|Left_cicle|always1~5_combout  & ( !\triangle|Left_cicle|LessThan8~0_combout  ) ) ) # ( !\triangle|Left_cicle|always1~4_combout  & ( 
// \triangle|Left_cicle|always1~5_combout  & ( !\triangle|Left_cicle|LessThan8~0_combout  ) ) ) # ( \triangle|Left_cicle|always1~4_combout  & ( !\triangle|Left_cicle|always1~5_combout  & ( (!\triangle|Left_cicle|LessThan8~0_combout  & 
// ((!\triangle|Left_cicle|y [3] & (!\triangle|center_y_left [3] & \triangle|Left_cicle|always1~3_combout )) # (\triangle|Left_cicle|y [3] & ((!\triangle|center_y_left [3]) # (\triangle|Left_cicle|always1~3_combout ))))) ) ) )

	.dataa(!\triangle|Left_cicle|y [3]),
	.datab(!\triangle|center_y_left [3]),
	.datac(!\triangle|Left_cicle|LessThan8~0_combout ),
	.datad(!\triangle|Left_cicle|always1~3_combout ),
	.datae(!\triangle|Left_cicle|always1~4_combout ),
	.dataf(!\triangle|Left_cicle|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~6 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~6 .lut_mask = 64'h000040D0F0F0F0F0;
defparam \triangle|Left_cicle|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N0
cyclonev_lcell_comb \triangle|Left_cicle|always1~7 (
// Equation(s):
// \triangle|Left_cicle|always1~7_combout  = ( \triangle|Left_cicle|y [3] & ( \triangle|Left_cicle|y [0] & ( (\triangle|Left_cicle|y [5] & \triangle|Left_cicle|y [4]) ) ) ) # ( \triangle|Left_cicle|y [3] & ( !\triangle|Left_cicle|y [0] & ( 
// (\triangle|Left_cicle|y [5] & (\triangle|Left_cicle|y [4] & ((\triangle|Left_cicle|y [1]) # (\triangle|Left_cicle|y [2])))) ) ) )

	.dataa(!\triangle|Left_cicle|y [5]),
	.datab(!\triangle|Left_cicle|y [2]),
	.datac(!\triangle|Left_cicle|y [1]),
	.datad(!\triangle|Left_cicle|y [4]),
	.datae(!\triangle|Left_cicle|y [3]),
	.dataf(!\triangle|Left_cicle|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~7 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~7 .lut_mask = 64'h0000001500000055;
defparam \triangle|Left_cicle|always1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add1~33 (
// Equation(s):
// \triangle|Left_cicle|Add1~33_sumout  = SUM(( \triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add1~34  = CARRY(( \triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~33_sumout ),
	.cout(\triangle|Left_cicle|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~33 .lut_mask = 64'h0000000000003333;
defparam \triangle|Left_cicle|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add1~29 (
// Equation(s):
// \triangle|Left_cicle|Add1~29_sumout  = SUM(( \triangle|Left_cicle|offset_x [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add1~34  ))
// \triangle|Left_cicle|Add1~30  = CARRY(( \triangle|Left_cicle|offset_x [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~29_sumout ),
	.cout(\triangle|Left_cicle|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add1~25 (
// Equation(s):
// \triangle|Left_cicle|Add1~25_sumout  = SUM(( \triangle|Left_cicle|offset_x [3] ) + ( GND ) + ( \triangle|Left_cicle|Add1~30  ))
// \triangle|Left_cicle|Add1~26  = CARRY(( \triangle|Left_cicle|offset_x [3] ) + ( GND ) + ( \triangle|Left_cicle|Add1~30  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~25_sumout ),
	.cout(\triangle|Left_cicle|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Left_cicle|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add1~1 (
// Equation(s):
// \triangle|Left_cicle|Add1~1_sumout  = SUM(( \triangle|Left_cicle|offset_x [4] ) + ( GND ) + ( \triangle|Left_cicle|Add1~26  ))
// \triangle|Left_cicle|Add1~2  = CARRY(( \triangle|Left_cicle|offset_x [4] ) + ( GND ) + ( \triangle|Left_cicle|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~1_sumout ),
	.cout(\triangle|Left_cicle|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Left_cicle|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add1~5 (
// Equation(s):
// \triangle|Left_cicle|Add1~5_sumout  = SUM(( \triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Left_cicle|Add1~2  ))
// \triangle|Left_cicle|Add1~6  = CARRY(( \triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Left_cicle|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~5_sumout ),
	.cout(\triangle|Left_cicle|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Left_cicle|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add1~9 (
// Equation(s):
// \triangle|Left_cicle|Add1~9_sumout  = SUM(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add1~6  ))
// \triangle|Left_cicle|Add1~10  = CARRY(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add1~6  ))

	.dataa(!\triangle|Left_cicle|offset_x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~9_sumout ),
	.cout(\triangle|Left_cicle|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \triangle|Left_cicle|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add5~1 (
// Equation(s):
// \triangle|Left_cicle|Add5~1_sumout  = SUM(( !\triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add5~2  = CARRY(( !\triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~1_sumout ),
	.cout(\triangle|Left_cicle|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~1 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Left_cicle|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add5~37 (
// Equation(s):
// \triangle|Left_cicle|Add5~37_sumout  = SUM(( !\triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( \triangle|Left_cicle|Add5~2  ))
// \triangle|Left_cicle|Add5~38  = CARRY(( !\triangle|Left_cicle|offset_x [1] ) + ( VCC ) + ( \triangle|Left_cicle|Add5~2  ))

	.dataa(!\triangle|Left_cicle|offset_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~37_sumout ),
	.cout(\triangle|Left_cicle|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~37 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~37 .lut_mask = 64'h000000000000AAAA;
defparam \triangle|Left_cicle|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add5~33 (
// Equation(s):
// \triangle|Left_cicle|Add5~33_sumout  = SUM(( !\triangle|Left_cicle|offset_x [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add5~38  ))
// \triangle|Left_cicle|Add5~34  = CARRY(( !\triangle|Left_cicle|offset_x [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add5~38  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~33_sumout ),
	.cout(\triangle|Left_cicle|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~33 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Left_cicle|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add5~29 (
// Equation(s):
// \triangle|Left_cicle|Add5~29_sumout  = SUM(( !\triangle|Left_cicle|offset_x [3] ) + ( GND ) + ( \triangle|Left_cicle|Add5~34  ))
// \triangle|Left_cicle|Add5~30  = CARRY(( !\triangle|Left_cicle|offset_x [3] ) + ( GND ) + ( \triangle|Left_cicle|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~29_sumout ),
	.cout(\triangle|Left_cicle|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add5~5 (
// Equation(s):
// \triangle|Left_cicle|Add5~5_sumout  = SUM(( !\triangle|Left_cicle|offset_x [4] ) + ( GND ) + ( \triangle|Left_cicle|Add5~30  ))
// \triangle|Left_cicle|Add5~6  = CARRY(( !\triangle|Left_cicle|offset_x [4] ) + ( GND ) + ( \triangle|Left_cicle|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~5_sumout ),
	.cout(\triangle|Left_cicle|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add5~9 (
// Equation(s):
// \triangle|Left_cicle|Add5~9_sumout  = SUM(( !\triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Left_cicle|Add5~6  ))
// \triangle|Left_cicle|Add5~10  = CARRY(( !\triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Left_cicle|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~9_sumout ),
	.cout(\triangle|Left_cicle|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add5~13 (
// Equation(s):
// \triangle|Left_cicle|Add5~13_sumout  = SUM(( !\triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add5~10  ))
// \triangle|Left_cicle|Add5~14  = CARRY(( !\triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add5~10  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~13_sumout ),
	.cout(\triangle|Left_cicle|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~13 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Left_cicle|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add6~1 (
// Equation(s):
// \triangle|Left_cicle|Add6~1_sumout  = SUM(( !\triangle|Left_cicle|offset_y [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add6~2  = CARRY(( !\triangle|Left_cicle|offset_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~1_sumout ),
	.cout(\triangle|Left_cicle|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~1 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Left_cicle|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add6~37 (
// Equation(s):
// \triangle|Left_cicle|Add6~37_sumout  = SUM(( !\triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( \triangle|Left_cicle|Add6~2  ))
// \triangle|Left_cicle|Add6~38  = CARRY(( !\triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( \triangle|Left_cicle|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~37_sumout ),
	.cout(\triangle|Left_cicle|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~37 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~37 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Left_cicle|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add6~33 (
// Equation(s):
// \triangle|Left_cicle|Add6~33_sumout  = SUM(( !\triangle|Left_cicle|offset_y [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add6~38  ))
// \triangle|Left_cicle|Add6~34  = CARRY(( !\triangle|Left_cicle|offset_y [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add6~38  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~33_sumout ),
	.cout(\triangle|Left_cicle|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~33 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Left_cicle|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add6~29 (
// Equation(s):
// \triangle|Left_cicle|Add6~29_sumout  = SUM(( !\triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Left_cicle|Add6~34  ))
// \triangle|Left_cicle|Add6~30  = CARRY(( !\triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Left_cicle|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~29_sumout ),
	.cout(\triangle|Left_cicle|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add6~5 (
// Equation(s):
// \triangle|Left_cicle|Add6~5_sumout  = SUM(( !\triangle|Left_cicle|offset_y [4] ) + ( GND ) + ( \triangle|Left_cicle|Add6~30  ))
// \triangle|Left_cicle|Add6~6  = CARRY(( !\triangle|Left_cicle|offset_y [4] ) + ( GND ) + ( \triangle|Left_cicle|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~5_sumout ),
	.cout(\triangle|Left_cicle|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add6~9 (
// Equation(s):
// \triangle|Left_cicle|Add6~9_sumout  = SUM(( !\triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Left_cicle|Add6~6  ))
// \triangle|Left_cicle|Add6~10  = CARRY(( !\triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Left_cicle|Add6~6  ))

	.dataa(!\triangle|Left_cicle|offset_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~9_sumout ),
	.cout(\triangle|Left_cicle|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~9 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Left_cicle|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add6~13 (
// Equation(s):
// \triangle|Left_cicle|Add6~13_sumout  = SUM(( !\triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add6~10  ))
// \triangle|Left_cicle|Add6~14  = CARRY(( !\triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add6~10  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~13_sumout ),
	.cout(\triangle|Left_cicle|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~13 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Left_cicle|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N30
cyclonev_lcell_comb \triangle|Left_cicle|Add3~33 (
// Equation(s):
// \triangle|Left_cicle|Add3~33_sumout  = SUM(( \triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( !VCC ))
// \triangle|Left_cicle|Add3~34  = CARRY(( \triangle|Left_cicle|offset_y [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~33_sumout ),
	.cout(\triangle|Left_cicle|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~33 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N33
cyclonev_lcell_comb \triangle|Left_cicle|Add3~29 (
// Equation(s):
// \triangle|Left_cicle|Add3~29_sumout  = SUM(( \triangle|Left_cicle|offset_y [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add3~34  ))
// \triangle|Left_cicle|Add3~30  = CARRY(( \triangle|Left_cicle|offset_y [2] ) + ( VCC ) + ( \triangle|Left_cicle|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~29_sumout ),
	.cout(\triangle|Left_cicle|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N36
cyclonev_lcell_comb \triangle|Left_cicle|Add3~25 (
// Equation(s):
// \triangle|Left_cicle|Add3~25_sumout  = SUM(( \triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Left_cicle|Add3~30  ))
// \triangle|Left_cicle|Add3~26  = CARRY(( \triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Left_cicle|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~25_sumout ),
	.cout(\triangle|Left_cicle|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Left_cicle|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N39
cyclonev_lcell_comb \triangle|Left_cicle|Add3~1 (
// Equation(s):
// \triangle|Left_cicle|Add3~1_sumout  = SUM(( \triangle|Left_cicle|offset_y [4] ) + ( GND ) + ( \triangle|Left_cicle|Add3~26  ))
// \triangle|Left_cicle|Add3~2  = CARRY(( \triangle|Left_cicle|offset_y [4] ) + ( GND ) + ( \triangle|Left_cicle|Add3~26  ))

	.dataa(!\triangle|Left_cicle|offset_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~1_sumout ),
	.cout(\triangle|Left_cicle|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~1 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Left_cicle|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N42
cyclonev_lcell_comb \triangle|Left_cicle|Add3~5 (
// Equation(s):
// \triangle|Left_cicle|Add3~5_sumout  = SUM(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Left_cicle|Add3~2  ))
// \triangle|Left_cicle|Add3~6  = CARRY(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Left_cicle|Add3~2  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~5_sumout ),
	.cout(\triangle|Left_cicle|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~5 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Left_cicle|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N45
cyclonev_lcell_comb \triangle|Left_cicle|Add3~9 (
// Equation(s):
// \triangle|Left_cicle|Add3~9_sumout  = SUM(( \triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add3~6  ))
// \triangle|Left_cicle|Add3~10  = CARRY(( \triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Left_cicle|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~9_sumout ),
	.cout(\triangle|Left_cicle|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~9 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~9 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Left_cicle|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N36
cyclonev_lcell_comb \triangle|Left_cicle|Selector63~0 (
// Equation(s):
// \triangle|Left_cicle|Selector63~0_combout  = ( \triangle|Left_cicle|Add3~9_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Left_cicle|Add1~9_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( !\triangle|Left_cicle|Add3~9_sumout  
// & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add1~9_sumout ) ) ) ) # ( \triangle|Left_cicle|Add3~9_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( 
// (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add5~13_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add6~13_sumout ))) ) ) ) # ( !\triangle|Left_cicle|Add3~9_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout 
//  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add5~13_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add6~13_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Left_cicle|Add1~9_sumout ),
	.datac(!\triangle|Left_cicle|Add5~13_sumout ),
	.datad(!\triangle|Left_cicle|Add6~13_sumout ),
	.datae(!\triangle|Left_cicle|Add3~9_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector63~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector63~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \triangle|Left_cicle|Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N38
dffeas \triangle|Left_cicle|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[6] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N6
cyclonev_lcell_comb \triangle|Left_cicle|Selector65~0 (
// Equation(s):
// \triangle|Left_cicle|Selector65~0_combout  = ( \triangle|Right_cicle|x[4]~1_combout  & ( \triangle|Left_cicle|Add3~1_sumout  & ( (\triangle|Left_cicle|Add1~1_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( 
// !\triangle|Right_cicle|x[4]~1_combout  & ( \triangle|Left_cicle|Add3~1_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add5~5_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add6~5_sumout ))) ) ) ) # 
// ( \triangle|Right_cicle|x[4]~1_combout  & ( !\triangle|Left_cicle|Add3~1_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add1~1_sumout ) ) ) ) # ( !\triangle|Right_cicle|x[4]~1_combout  & ( !\triangle|Left_cicle|Add3~1_sumout  & 
// ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add5~5_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add6~5_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Left_cicle|Add1~1_sumout ),
	.datac(!\triangle|Left_cicle|Add5~5_sumout ),
	.datad(!\triangle|Left_cicle|Add6~5_sumout ),
	.datae(!\triangle|Right_cicle|x[4]~1_combout ),
	.dataf(!\triangle|Left_cicle|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector65~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector65~0 .lut_mask = 64'h0A5F22220A5F7777;
defparam \triangle|Left_cicle|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N8
dffeas \triangle|Left_cicle|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[4] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N24
cyclonev_lcell_comb \triangle|Left_cicle|Selector64~0 (
// Equation(s):
// \triangle|Left_cicle|Selector64~0_combout  = ( \triangle|Left_cicle|Add5~9_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add1~5_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  & 
// (\triangle|Left_cicle|Add3~5_sumout )) ) ) ) # ( !\triangle|Left_cicle|Add5~9_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add1~5_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  
// & (\triangle|Left_cicle|Add3~5_sumout )) ) ) ) # ( \triangle|Left_cicle|Add5~9_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout ) # (\triangle|Left_cicle|Add6~9_sumout ) ) ) ) # ( 
// !\triangle|Left_cicle|Add5~9_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add6~9_sumout ) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Left_cicle|Add3~5_sumout ),
	.datac(!\triangle|Left_cicle|Add6~9_sumout ),
	.datad(!\triangle|Left_cicle|Add1~5_sumout ),
	.datae(!\triangle|Left_cicle|Add5~9_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector64~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector64~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \triangle|Left_cicle|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N26
dffeas \triangle|Left_cicle|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[5] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add6~17 (
// Equation(s):
// \triangle|Left_cicle|Add6~17_sumout  = SUM(( !\triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Left_cicle|Add6~14  ))
// \triangle|Left_cicle|Add6~18  = CARRY(( !\triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Left_cicle|Add6~14  ))

	.dataa(!\triangle|Left_cicle|offset_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~17_sumout ),
	.cout(\triangle|Left_cicle|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Left_cicle|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add5~17 (
// Equation(s):
// \triangle|Left_cicle|Add5~17_sumout  = SUM(( !\triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Left_cicle|Add5~14  ))
// \triangle|Left_cicle|Add5~18  = CARRY(( !\triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Left_cicle|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~17_sumout ),
	.cout(\triangle|Left_cicle|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add1~13 (
// Equation(s):
// \triangle|Left_cicle|Add1~13_sumout  = SUM(( \triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Left_cicle|Add1~10  ))
// \triangle|Left_cicle|Add1~14  = CARRY(( \triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Left_cicle|Add1~10  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~13_sumout ),
	.cout(\triangle|Left_cicle|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Left_cicle|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N48
cyclonev_lcell_comb \triangle|Left_cicle|Add3~13 (
// Equation(s):
// \triangle|Left_cicle|Add3~13_sumout  = SUM(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Left_cicle|Add3~10  ))
// \triangle|Left_cicle|Add3~14  = CARRY(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Left_cicle|Add3~10  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~13_sumout ),
	.cout(\triangle|Left_cicle|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~13 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~13 .lut_mask = 64'h0000FFFF00003333;
defparam \triangle|Left_cicle|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N57
cyclonev_lcell_comb \triangle|Left_cicle|Selector62~0 (
// Equation(s):
// \triangle|Left_cicle|Selector62~0_combout  = ( \triangle|Left_cicle|Add3~13_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Left_cicle|Add1~13_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( 
// !\triangle|Left_cicle|Add3~13_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add1~13_sumout ) ) ) ) # ( \triangle|Left_cicle|Add3~13_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & 
// ( (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add5~17_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add6~17_sumout )) ) ) ) # ( !\triangle|Left_cicle|Add3~13_sumout  & ( 
// !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add5~17_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add6~17_sumout )) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Left_cicle|Add6~17_sumout ),
	.datac(!\triangle|Left_cicle|Add5~17_sumout ),
	.datad(!\triangle|Left_cicle|Add1~13_sumout ),
	.datae(!\triangle|Left_cicle|Add3~13_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector62~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector62~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \triangle|Left_cicle|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N59
dffeas \triangle|Left_cicle|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[7] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add6~21 (
// Equation(s):
// \triangle|Left_cicle|Add6~21_sumout  = SUM(( !\triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Left_cicle|Add6~18  ))
// \triangle|Left_cicle|Add6~22  = CARRY(( !\triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Left_cicle|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~21_sumout ),
	.cout(\triangle|Left_cicle|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add1~17 (
// Equation(s):
// \triangle|Left_cicle|Add1~17_sumout  = SUM(( \triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Left_cicle|Add1~14  ))
// \triangle|Left_cicle|Add1~18  = CARRY(( \triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Left_cicle|Add1~14  ))

	.dataa(!\triangle|Left_cicle|offset_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~17_sumout ),
	.cout(\triangle|Left_cicle|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Left_cicle|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N51
cyclonev_lcell_comb \triangle|Left_cicle|Add3~17 (
// Equation(s):
// \triangle|Left_cicle|Add3~17_sumout  = SUM(( \triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Left_cicle|Add3~14  ))
// \triangle|Left_cicle|Add3~18  = CARRY(( \triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Left_cicle|Add3~14  ))

	.dataa(!\triangle|Left_cicle|offset_y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~17_sumout ),
	.cout(\triangle|Left_cicle|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~17 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Left_cicle|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add5~21 (
// Equation(s):
// \triangle|Left_cicle|Add5~21_sumout  = SUM(( !\triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Left_cicle|Add5~18  ))
// \triangle|Left_cicle|Add5~22  = CARRY(( !\triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Left_cicle|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~21_sumout ),
	.cout(\triangle|Left_cicle|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Left_cicle|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N3
cyclonev_lcell_comb \triangle|Left_cicle|Selector61~0 (
// Equation(s):
// \triangle|Left_cicle|Selector61~0_combout  = ( \triangle|Left_cicle|Add5~21_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add1~17_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & 
// ((\triangle|Left_cicle|Add3~17_sumout ))) ) ) ) # ( !\triangle|Left_cicle|Add5~21_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add1~17_sumout )) # 
// (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add3~17_sumout ))) ) ) ) # ( \triangle|Left_cicle|Add5~21_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout ) # 
// (\triangle|Left_cicle|Add6~21_sumout ) ) ) ) # ( !\triangle|Left_cicle|Add5~21_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add6~21_sumout ) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Left_cicle|Add6~21_sumout ),
	.datac(!\triangle|Left_cicle|Add1~17_sumout ),
	.datad(!\triangle|Left_cicle|Add3~17_sumout ),
	.datae(!\triangle|Left_cicle|Add5~21_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector61~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector61~0 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \triangle|Left_cicle|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N5
dffeas \triangle|Left_cicle|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[8] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y74_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add1~21 (
// Equation(s):
// \triangle|Left_cicle|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \triangle|Left_cicle|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add1~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|Left_cicle|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N57
cyclonev_lcell_comb \triangle|Left_cicle|Add5~25 (
// Equation(s):
// \triangle|Left_cicle|Add5~25_sumout  = SUM(( VCC ) + ( GND ) + ( \triangle|Left_cicle|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add5~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add5~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add5~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \triangle|Left_cicle|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N57
cyclonev_lcell_comb \triangle|Left_cicle|Add6~25 (
// Equation(s):
// \triangle|Left_cicle|Add6~25_sumout  = SUM(( VCC ) + ( GND ) + ( \triangle|Left_cicle|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add6~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add6~25 .extended_lut = "off";
defparam \triangle|Left_cicle|Add6~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \triangle|Left_cicle|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add3~21 (
// Equation(s):
// \triangle|Left_cicle|Add3~21_sumout  = SUM(( GND ) + ( GND ) + ( \triangle|Left_cicle|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add3~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add3~21 .extended_lut = "off";
defparam \triangle|Left_cicle|Add3~21 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|Left_cicle|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N24
cyclonev_lcell_comb \triangle|Left_cicle|Selector60~0 (
// Equation(s):
// \triangle|Left_cicle|Selector60~0_combout  = ( \triangle|Left_cicle|Add3~21_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Left_cicle|Add1~21_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( 
// !\triangle|Left_cicle|Add3~21_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add1~21_sumout ) ) ) ) # ( \triangle|Left_cicle|Add3~21_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & 
// ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add5~25_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add6~25_sumout ))) ) ) ) # ( !\triangle|Left_cicle|Add3~21_sumout  & ( 
// !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add5~25_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add6~25_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Left_cicle|Add1~21_sumout ),
	.datac(!\triangle|Left_cicle|Add5~25_sumout ),
	.datad(!\triangle|Left_cicle|Add6~25_sumout ),
	.datae(!\triangle|Left_cicle|Add3~21_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector60~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector60~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \triangle|Left_cicle|Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N26
dffeas \triangle|Left_cicle|x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[9] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N30
cyclonev_lcell_comb \triangle|Left_cicle|always1~8 (
// Equation(s):
// \triangle|Left_cicle|always1~8_combout  = ( \triangle|Left_cicle|x [8] & ( \triangle|Left_cicle|x [9] ) ) # ( !\triangle|Left_cicle|x [8] & ( \triangle|Left_cicle|x [9] ) ) # ( \triangle|Left_cicle|x [8] & ( !\triangle|Left_cicle|x [9] ) ) # ( 
// !\triangle|Left_cicle|x [8] & ( !\triangle|Left_cicle|x [9] & ( (!\triangle|Left_cicle|x [6]) # ((!\triangle|Left_cicle|x [4]) # ((\triangle|Left_cicle|x [7]) # (\triangle|Left_cicle|x [5]))) ) ) )

	.dataa(!\triangle|Left_cicle|x [6]),
	.datab(!\triangle|Left_cicle|x [4]),
	.datac(!\triangle|Left_cicle|x [5]),
	.datad(!\triangle|Left_cicle|x [7]),
	.datae(!\triangle|Left_cicle|x [8]),
	.dataf(!\triangle|Left_cicle|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~8 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~8 .lut_mask = 64'hEFFFFFFFFFFFFFFF;
defparam \triangle|Left_cicle|always1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N0
cyclonev_lcell_comb \triangle|Left_cicle|Selector66~0 (
// Equation(s):
// \triangle|Left_cicle|Selector66~0_combout  = ( \triangle|Left_cicle|Add6~29_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add1~25_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & 
// ((\triangle|Left_cicle|Add3~25_sumout ))) ) ) ) # ( !\triangle|Left_cicle|Add6~29_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add1~25_sumout )) # 
// (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add3~25_sumout ))) ) ) ) # ( \triangle|Left_cicle|Add6~29_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Left_cicle|Add5~29_sumout ) # (\triangle|Right_cicle|x[4]~0_combout 
// ) ) ) ) # ( !\triangle|Left_cicle|Add6~29_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add5~29_sumout ) ) ) )

	.dataa(!\triangle|Left_cicle|Add1~25_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Left_cicle|Add5~29_sumout ),
	.datad(!\triangle|Left_cicle|Add3~25_sumout ),
	.datae(!\triangle|Left_cicle|Add6~29_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector66~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector66~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \triangle|Left_cicle|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N2
dffeas \triangle|Left_cicle|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[3] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N15
cyclonev_lcell_comb \triangle|Left_cicle|Selector69~0 (
// Equation(s):
// \triangle|Left_cicle|Selector69~0_combout  = ( \triangle|Left_cicle|offset_y [0] & ( \triangle|Right_cicle|x[4]~0_combout  & ( (\triangle|Left_cicle|Add6~1_sumout ) # (\triangle|Right_cicle|x[4]~1_combout ) ) ) ) # ( !\triangle|Left_cicle|offset_y [0] & ( 
// \triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & \triangle|Left_cicle|Add6~1_sumout ) ) ) ) # ( \triangle|Left_cicle|offset_y [0] & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Left_cicle|Add5~1_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Left_cicle|offset_x [0]))) ) ) ) # ( !\triangle|Left_cicle|offset_y [0] & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Left_cicle|Add5~1_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Left_cicle|offset_x [0]))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Left_cicle|Add5~1_sumout ),
	.datac(!\triangle|Left_cicle|Add6~1_sumout ),
	.datad(!\triangle|Left_cicle|offset_x [0]),
	.datae(!\triangle|Left_cicle|offset_y [0]),
	.dataf(!\triangle|Right_cicle|x[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector69~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector69~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \triangle|Left_cicle|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N14
dffeas \triangle|Left_cicle|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\triangle|Left_cicle|Selector69~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[0] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \triangle|Left_cicle|Selector68~0 (
// Equation(s):
// \triangle|Left_cicle|Selector68~0_combout  = ( \triangle|Left_cicle|Add6~37_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add1~33_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & 
// ((\triangle|Left_cicle|Add3~33_sumout ))) ) ) ) # ( !\triangle|Left_cicle|Add6~37_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add1~33_sumout )) # 
// (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add3~33_sumout ))) ) ) ) # ( \triangle|Left_cicle|Add6~37_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|x[4]~0_combout ) # (\triangle|Left_cicle|Add5~37_sumout 
// ) ) ) ) # ( !\triangle|Left_cicle|Add6~37_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Left_cicle|Add5~37_sumout  & !\triangle|Right_cicle|x[4]~0_combout ) ) ) )

	.dataa(!\triangle|Left_cicle|Add5~37_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Left_cicle|Add1~33_sumout ),
	.datad(!\triangle|Left_cicle|Add3~33_sumout ),
	.datae(!\triangle|Left_cicle|Add6~37_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector68~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector68~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \triangle|Left_cicle|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N20
dffeas \triangle|Left_cicle|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[1] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \triangle|Left_cicle|Selector67~0 (
// Equation(s):
// \triangle|Left_cicle|Selector67~0_combout  = ( \triangle|Left_cicle|Add6~33_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add1~29_sumout ))) # (\triangle|Right_cicle|x[4]~0_combout  
// & (\triangle|Left_cicle|Add3~29_sumout )) ) ) ) # ( !\triangle|Left_cicle|Add6~33_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|Add1~29_sumout ))) # 
// (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|Add3~29_sumout )) ) ) ) # ( \triangle|Left_cicle|Add6~33_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Left_cicle|Add5~33_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) 
// ) ) ) # ( !\triangle|Left_cicle|Add6~33_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|Add5~33_sumout ) ) ) )

	.dataa(!\triangle|Left_cicle|Add3~29_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Left_cicle|Add5~33_sumout ),
	.datad(!\triangle|Left_cicle|Add1~29_sumout ),
	.datae(!\triangle|Left_cicle|Add6~33_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Selector67~0 .extended_lut = "off";
defparam \triangle|Left_cicle|Selector67~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \triangle|Left_cicle|Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N26
dffeas \triangle|Left_cicle|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|x[2] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N21
cyclonev_lcell_comb \triangle|Left_cicle|Add2~29 (
// Equation(s):
// \triangle|Left_cicle|Add2~29_sumout  = SUM(( GND ) + ( \triangle|Left_cicle|offset_y [7] ) + ( \triangle|Left_cicle|Add2~18  ))
// \triangle|Left_cicle|Add2~30  = CARRY(( GND ) + ( \triangle|Left_cicle|offset_y [7] ) + ( \triangle|Left_cicle|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~29_sumout ),
	.cout(\triangle|Left_cicle|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~29 .lut_mask = 64'h0000F0F000000000;
defparam \triangle|Left_cicle|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N54
cyclonev_lcell_comb \triangle|Left_cicle|Add4~29 (
// Equation(s):
// \triangle|Left_cicle|Add4~29_sumout  = SUM(( \triangle|Up_cicle|Add4~43_combout  ) + ( GND ) + ( \triangle|Left_cicle|Add4~18  ))
// \triangle|Left_cicle|Add4~30  = CARRY(( \triangle|Up_cicle|Add4~43_combout  ) + ( GND ) + ( \triangle|Left_cicle|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Up_cicle|Add4~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~29_sumout ),
	.cout(\triangle|Left_cicle|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~29 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \triangle|Left_cicle|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N22
dffeas \triangle|Left_cicle|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~29_sumout ),
	.asdata(\triangle|Left_cicle|Add4~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[7] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N24
cyclonev_lcell_comb \triangle|Left_cicle|Add2~33 (
// Equation(s):
// \triangle|Left_cicle|Add2~33_sumout  = SUM(( GND ) + ( \triangle|Left_cicle|offset_y [8] ) + ( \triangle|Left_cicle|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add2~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add2~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add2~33 .lut_mask = 64'h0000F0F000000000;
defparam \triangle|Left_cicle|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N57
cyclonev_lcell_comb \triangle|Left_cicle|Add4~33 (
// Equation(s):
// \triangle|Left_cicle|Add4~33_sumout  = SUM(( \triangle|Up_cicle|Add4~44_combout  ) + ( GND ) + ( \triangle|Left_cicle|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Up_cicle|Add4~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Left_cicle|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Left_cicle|Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|Add4~33 .extended_lut = "off";
defparam \triangle|Left_cicle|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \triangle|Left_cicle|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N25
dffeas \triangle|Left_cicle|y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Left_cicle|Add2~33_sumout ),
	.asdata(\triangle|Left_cicle|Add4~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Left_cicle|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Left_cicle|y[8] .is_wysiwyg = "true";
defparam \triangle|Left_cicle|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \triangle|Left_cicle|always1~9 (
// Equation(s):
// \triangle|Left_cicle|always1~9_combout  = ( \triangle|Left_cicle|y [7] & ( \triangle|Left_cicle|y [8] ) ) # ( !\triangle|Left_cicle|y [7] & ( \triangle|Left_cicle|y [8] ) ) # ( \triangle|Left_cicle|y [7] & ( !\triangle|Left_cicle|y [8] ) ) # ( 
// !\triangle|Left_cicle|y [7] & ( !\triangle|Left_cicle|y [8] & ( (\triangle|Left_cicle|x [3] & (((\triangle|Left_cicle|x [0] & \triangle|Left_cicle|x [1])) # (\triangle|Left_cicle|x [2]))) ) ) )

	.dataa(!\triangle|Left_cicle|x [3]),
	.datab(!\triangle|Left_cicle|x [0]),
	.datac(!\triangle|Left_cicle|x [1]),
	.datad(!\triangle|Left_cicle|x [2]),
	.datae(!\triangle|Left_cicle|y [7]),
	.dataf(!\triangle|Left_cicle|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~9 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~9 .lut_mask = 64'h0155FFFFFFFFFFFF;
defparam \triangle|Left_cicle|always1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N54
cyclonev_lcell_comb \triangle|Left_cicle|always1~14 (
// Equation(s):
// \triangle|Left_cicle|always1~14_combout  = ( !\triangle|Left_cicle|y [6] & ( ((((\triangle|Left_cicle|always1~9_combout ) # (\triangle|Left_cicle|always1~8_combout )) # (\triangle|Add0~17_sumout ))) # (\triangle|Left_cicle|always1~6_combout ) ) ) # ( 
// \triangle|Left_cicle|y [6] & ( ((!\triangle|center_y_left [6]) # (((\triangle|Left_cicle|always1~9_combout ) # (\triangle|Left_cicle|always1~8_combout )) # (\triangle|Left_cicle|always1~7_combout ))) # (\triangle|Left_cicle|always1~6_combout ) ) )

	.dataa(!\triangle|Left_cicle|always1~6_combout ),
	.datab(!\triangle|center_y_left [6]),
	.datac(!\triangle|Left_cicle|always1~7_combout ),
	.datad(!\triangle|Left_cicle|always1~8_combout ),
	.datae(!\triangle|Left_cicle|y [6]),
	.dataf(!\triangle|Left_cicle|always1~9_combout ),
	.datag(!\triangle|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~14 .extended_lut = "on";
defparam \triangle|Left_cicle|always1~14 .lut_mask = 64'h5FFFDFFFFFFFFFFF;
defparam \triangle|Left_cicle|always1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N30
cyclonev_lcell_comb \triangle|Left_cicle|always1~0 (
// Equation(s):
// \triangle|Left_cicle|always1~0_combout  = ( \triangle|Left_cicle|y [0] & ( (\triangle|Add0~9_sumout  & !\triangle|Left_cicle|y [1]) ) ) # ( !\triangle|Left_cicle|y [0] & ( (!\triangle|Add0~9_sumout  & (\triangle|Add0~13_sumout  & !\triangle|Left_cicle|y 
// [1])) # (\triangle|Add0~9_sumout  & ((!\triangle|Left_cicle|y [1]) # (\triangle|Add0~13_sumout ))) ) )

	.dataa(gnd),
	.datab(!\triangle|Add0~9_sumout ),
	.datac(!\triangle|Add0~13_sumout ),
	.datad(!\triangle|Left_cicle|y [1]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~0 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~0 .lut_mask = 64'h3F033F0333003300;
defparam \triangle|Left_cicle|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N18
cyclonev_lcell_comb \triangle|Left_cicle|always1~1 (
// Equation(s):
// \triangle|Left_cicle|always1~1_combout  = ( \triangle|Left_cicle|always1~0_combout  & ( (!\triangle|Add0~1_sumout  & (!\triangle|Left_cicle|y [3] & ((!\triangle|Left_cicle|y [2]) # (\triangle|Add0~5_sumout )))) # (\triangle|Add0~1_sumout  & 
// (((!\triangle|Left_cicle|y [2]) # (!\triangle|Left_cicle|y [3])) # (\triangle|Add0~5_sumout ))) ) ) # ( !\triangle|Left_cicle|always1~0_combout  & ( (!\triangle|Add0~1_sumout  & (\triangle|Add0~5_sumout  & (!\triangle|Left_cicle|y [2] & 
// !\triangle|Left_cicle|y [3]))) # (\triangle|Add0~1_sumout  & ((!\triangle|Left_cicle|y [3]) # ((\triangle|Add0~5_sumout  & !\triangle|Left_cicle|y [2])))) ) )

	.dataa(!\triangle|Add0~5_sumout ),
	.datab(!\triangle|Add0~1_sumout ),
	.datac(!\triangle|Left_cicle|y [2]),
	.datad(!\triangle|Left_cicle|y [3]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~1 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~1 .lut_mask = 64'h73107310F731F731;
defparam \triangle|Left_cicle|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N0
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[7]~0 (
// Equation(s):
// \triangle|Left_cicle|vga_x[7]~0_combout  = ( \triangle|Left_cicle|always1~14_combout  & ( \triangle|Left_cicle|always1~1_combout  ) ) # ( !\triangle|Left_cicle|always1~14_combout  & ( \triangle|Left_cicle|always1~1_combout  & ( 
// ((!\triangle|Up_cicle|WideNor1~0_combout ) # ((\triangle|Left_cicle|always1~2_combout ) # (\triangle|Left_cicle|LessThan9~1_combout ))) # (\triangle|Left_cicle|LessThan9~0_combout ) ) ) ) # ( \triangle|Left_cicle|always1~14_combout  & ( 
// !\triangle|Left_cicle|always1~1_combout  ) ) # ( !\triangle|Left_cicle|always1~14_combout  & ( !\triangle|Left_cicle|always1~1_combout  & ( ((!\triangle|Up_cicle|WideNor1~0_combout ) # (\triangle|Left_cicle|LessThan9~1_combout )) # 
// (\triangle|Left_cicle|LessThan9~0_combout ) ) ) )

	.dataa(!\triangle|Left_cicle|LessThan9~0_combout ),
	.datab(!\triangle|Up_cicle|WideNor1~0_combout ),
	.datac(!\triangle|Left_cicle|LessThan9~1_combout ),
	.datad(!\triangle|Left_cicle|always1~2_combout ),
	.datae(!\triangle|Left_cicle|always1~14_combout ),
	.dataf(!\triangle|Left_cicle|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[7]~0 .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[7]~0 .lut_mask = 64'hDFDFFFFFDFFFFFFF;
defparam \triangle|Left_cicle|vga_x[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N39
cyclonev_lcell_comb \triangle|Left_cicle|vga_y[6] (
// Equation(s):
// \triangle|Left_cicle|vga_y [6] = ( \triangle|Left_cicle|y [6] & ( \triangle|Left_cicle|vga_y [6] ) ) # ( !\triangle|Left_cicle|y [6] & ( \triangle|Left_cicle|vga_y [6] & ( \triangle|Left_cicle|vga_x[7]~0_combout  ) ) ) # ( \triangle|Left_cicle|y [6] & ( 
// !\triangle|Left_cicle|vga_y [6] & ( !\triangle|Left_cicle|vga_x[7]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datad(gnd),
	.datae(!\triangle|Left_cicle|y [6]),
	.dataf(!\triangle|Left_cicle|vga_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_y [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_y[6] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_y[6] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \triangle|Left_cicle|vga_y[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N0
cyclonev_lcell_comb \triangle|Up_cicle|Add2~25 (
// Equation(s):
// \triangle|Up_cicle|Add2~25_sumout  = SUM(( \triangle|Left_cicle|offset_y [0] ) + ( \triangle|Add0~13_sumout  ) + ( !VCC ))
// \triangle|Up_cicle|Add2~26  = CARRY(( \triangle|Left_cicle|offset_y [0] ) + ( \triangle|Add0~13_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Add0~13_sumout ),
	.datad(!\triangle|Left_cicle|offset_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~25_sumout ),
	.cout(\triangle|Up_cicle|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~25 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \triangle|Up_cicle|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N3
cyclonev_lcell_comb \triangle|Up_cicle|Add2~21 (
// Equation(s):
// \triangle|Up_cicle|Add2~21_sumout  = SUM(( \triangle|Add0~9_sumout  ) + ( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Up_cicle|Add2~26  ))
// \triangle|Up_cicle|Add2~22  = CARRY(( \triangle|Add0~9_sumout  ) + ( \triangle|Left_cicle|offset_y [1] ) + ( \triangle|Up_cicle|Add2~26  ))

	.dataa(!\triangle|Left_cicle|offset_y [1]),
	.datab(gnd),
	.datac(!\triangle|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~21_sumout ),
	.cout(\triangle|Up_cicle|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~21 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \triangle|Up_cicle|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N6
cyclonev_lcell_comb \triangle|Up_cicle|Add2~17 (
// Equation(s):
// \triangle|Up_cicle|Add2~17_sumout  = SUM(( \triangle|Add0~5_sumout  ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Up_cicle|Add2~22  ))
// \triangle|Up_cicle|Add2~18  = CARRY(( \triangle|Add0~5_sumout  ) + ( \triangle|Left_cicle|offset_y [2] ) + ( \triangle|Up_cicle|Add2~22  ))

	.dataa(!\triangle|Left_cicle|offset_y [2]),
	.datab(gnd),
	.datac(!\triangle|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~17_sumout ),
	.cout(\triangle|Up_cicle|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~17 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \triangle|Up_cicle|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N9
cyclonev_lcell_comb \triangle|Up_cicle|Add2~13 (
// Equation(s):
// \triangle|Up_cicle|Add2~13_sumout  = SUM(( \triangle|Add0~1_sumout  ) + ( \triangle|Left_cicle|offset_y [3] ) + ( \triangle|Up_cicle|Add2~18  ))
// \triangle|Up_cicle|Add2~14  = CARRY(( \triangle|Add0~1_sumout  ) + ( \triangle|Left_cicle|offset_y [3] ) + ( \triangle|Up_cicle|Add2~18  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [3]),
	.datac(!\triangle|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~13_sumout ),
	.cout(\triangle|Up_cicle|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~13 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Up_cicle|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N12
cyclonev_lcell_comb \triangle|Up_cicle|Add2~1 (
// Equation(s):
// \triangle|Up_cicle|Add2~1_sumout  = SUM(( \triangle|Add0~25_sumout  ) + ( \triangle|Left_cicle|offset_y [4] ) + ( \triangle|Up_cicle|Add2~14  ))
// \triangle|Up_cicle|Add2~2  = CARRY(( \triangle|Add0~25_sumout  ) + ( \triangle|Left_cicle|offset_y [4] ) + ( \triangle|Up_cicle|Add2~14  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [4]),
	.datac(!\triangle|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~1_sumout ),
	.cout(\triangle|Up_cicle|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~1 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \triangle|Up_cicle|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N15
cyclonev_lcell_comb \triangle|Up_cicle|Add2~9 (
// Equation(s):
// \triangle|Up_cicle|Add2~9_sumout  = SUM(( \triangle|Add0~21_sumout  ) + ( \triangle|Left_cicle|offset_y [5] ) + ( \triangle|Up_cicle|Add2~2  ))
// \triangle|Up_cicle|Add2~10  = CARRY(( \triangle|Add0~21_sumout  ) + ( \triangle|Left_cicle|offset_y [5] ) + ( \triangle|Up_cicle|Add2~2  ))

	.dataa(!\triangle|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~9_sumout ),
	.cout(\triangle|Up_cicle|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~9 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~9 .lut_mask = 64'h0000F0F000005555;
defparam \triangle|Up_cicle|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N18
cyclonev_lcell_comb \triangle|Up_cicle|Add2~5 (
// Equation(s):
// \triangle|Up_cicle|Add2~5_sumout  = SUM(( \triangle|Add0~17_sumout  ) + ( \triangle|Left_cicle|offset_y [6] ) + ( \triangle|Up_cicle|Add2~10  ))
// \triangle|Up_cicle|Add2~6  = CARRY(( \triangle|Add0~17_sumout  ) + ( \triangle|Left_cicle|offset_y [6] ) + ( \triangle|Up_cicle|Add2~10  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [6]),
	.datac(gnd),
	.datad(!\triangle|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~5_sumout ),
	.cout(\triangle|Up_cicle|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~5 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \triangle|Up_cicle|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N30
cyclonev_lcell_comb \triangle|Up_cicle|Add4~47 (
// Equation(s):
// \triangle|Up_cicle|Add4~47_cout  = CARRY(( \triangle|Up_cicle|Add4~49_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|Add4~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\triangle|Up_cicle|Add4~47_cout ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~47 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~47 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Up_cicle|Add4~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N33
cyclonev_lcell_comb \triangle|Up_cicle|Add4~25 (
// Equation(s):
// \triangle|Up_cicle|Add4~25_sumout  = SUM(( (\triangle|Add0~13_sumout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & !\triangle|Up_cicle|y~1_combout ))) ) + ( \triangle|Up_cicle|Add4~39_combout  ) + ( 
// \triangle|Up_cicle|Add4~47_cout  ))
// \triangle|Up_cicle|Add4~26  = CARRY(( (\triangle|Add0~13_sumout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & !\triangle|Up_cicle|y~1_combout ))) ) + ( \triangle|Up_cicle|Add4~39_combout  ) + ( 
// \triangle|Up_cicle|Add4~47_cout  ))

	.dataa(!\triangle|Add0~13_sumout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|y~1_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|Add4~39_combout ),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~47_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~25_sumout ),
	.cout(\triangle|Up_cicle|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~25 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~25 .lut_mask = 64'h0000FF0000004000;
defparam \triangle|Up_cicle|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N36
cyclonev_lcell_comb \triangle|Up_cicle|Add4~21 (
// Equation(s):
// \triangle|Up_cicle|Add4~21_sumout  = SUM(( \triangle|Up_cicle|Add4~38_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|Add0~9_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~26  ))
// \triangle|Up_cicle|Add4~22  = CARRY(( \triangle|Up_cicle|Add4~38_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|Add0~9_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~26  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~38_combout ),
	.datae(gnd),
	.dataf(!\triangle|Add0~9_sumout ),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~21_sumout ),
	.cout(\triangle|Up_cicle|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~21 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Up_cicle|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N39
cyclonev_lcell_comb \triangle|Up_cicle|Add4~17 (
// Equation(s):
// \triangle|Up_cicle|Add4~17_sumout  = SUM(( \triangle|Up_cicle|Add4~37_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|Add0~5_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~22  ))
// \triangle|Up_cicle|Add4~18  = CARRY(( \triangle|Up_cicle|Add4~37_combout  ) + ( (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & \triangle|Add0~5_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~22  ))

	.dataa(!\triangle|Right_cicle|Equal8~0_combout ),
	.datab(!\triangle|Right_cicle|Equal8~3_combout ),
	.datac(!\triangle|Up_cicle|y~1_combout ),
	.datad(!\triangle|Up_cicle|Add4~37_combout ),
	.datae(gnd),
	.dataf(!\triangle|Add0~5_sumout ),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~17_sumout ),
	.cout(\triangle|Up_cicle|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~17 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Up_cicle|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N42
cyclonev_lcell_comb \triangle|Up_cicle|Add4~13 (
// Equation(s):
// \triangle|Up_cicle|Add4~13_sumout  = SUM(( \triangle|Up_cicle|Add4~36_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|Add0~1_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~18  ))
// \triangle|Up_cicle|Add4~14  = CARRY(( \triangle|Up_cicle|Add4~36_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|Add0~1_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~18  ))

	.dataa(!\triangle|Right_cicle|Equal8~3_combout ),
	.datab(!\triangle|Up_cicle|y~1_combout ),
	.datac(!\triangle|Right_cicle|Equal8~0_combout ),
	.datad(!\triangle|Up_cicle|Add4~36_combout ),
	.datae(gnd),
	.dataf(!\triangle|Add0~1_sumout ),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~13_sumout ),
	.cout(\triangle|Up_cicle|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~13 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~13 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Up_cicle|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N45
cyclonev_lcell_comb \triangle|Up_cicle|Add4~1 (
// Equation(s):
// \triangle|Up_cicle|Add4~1_sumout  = SUM(( \triangle|Up_cicle|Add4~42_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|Add0~25_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~14  ))
// \triangle|Up_cicle|Add4~2  = CARRY(( \triangle|Up_cicle|Add4~42_combout  ) + ( (!\triangle|Right_cicle|Equal8~3_combout  & (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & \triangle|Add0~25_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~14  ))

	.dataa(!\triangle|Right_cicle|Equal8~3_combout ),
	.datab(!\triangle|Up_cicle|y~1_combout ),
	.datac(!\triangle|Right_cicle|Equal8~0_combout ),
	.datad(!\triangle|Up_cicle|Add4~42_combout ),
	.datae(gnd),
	.dataf(!\triangle|Add0~25_sumout ),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~1_sumout ),
	.cout(\triangle|Up_cicle|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~1 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~1 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Up_cicle|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N48
cyclonev_lcell_comb \triangle|Up_cicle|Add4~9 (
// Equation(s):
// \triangle|Up_cicle|Add4~9_sumout  = SUM(( \triangle|Up_cicle|Add4~41_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|Add0~21_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~2  ))
// \triangle|Up_cicle|Add4~10  = CARRY(( \triangle|Up_cicle|Add4~41_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|Add0~21_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~2  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~41_combout ),
	.datae(gnd),
	.dataf(!\triangle|Add0~21_sumout ),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~9_sumout ),
	.cout(\triangle|Up_cicle|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~9 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Up_cicle|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N51
cyclonev_lcell_comb \triangle|Up_cicle|Add4~5 (
// Equation(s):
// \triangle|Up_cicle|Add4~5_sumout  = SUM(( \triangle|Up_cicle|Add4~40_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|Add0~17_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~10  ))
// \triangle|Up_cicle|Add4~6  = CARRY(( \triangle|Up_cicle|Add4~40_combout  ) + ( (!\triangle|Up_cicle|y~1_combout  & (!\triangle|Right_cicle|Equal8~0_combout  & (!\triangle|Right_cicle|Equal8~3_combout  & \triangle|Add0~17_sumout ))) ) + ( 
// \triangle|Up_cicle|Add4~10  ))

	.dataa(!\triangle|Up_cicle|y~1_combout ),
	.datab(!\triangle|Right_cicle|Equal8~0_combout ),
	.datac(!\triangle|Right_cicle|Equal8~3_combout ),
	.datad(!\triangle|Up_cicle|Add4~40_combout ),
	.datae(gnd),
	.dataf(!\triangle|Add0~17_sumout ),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~5_sumout ),
	.cout(\triangle|Up_cicle|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~5 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~5 .lut_mask = 64'h0000FF7F000000FF;
defparam \triangle|Up_cicle|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N20
dffeas \triangle|Up_cicle|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~5_sumout ),
	.asdata(\triangle|Up_cicle|Add4~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[6] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \triangle|Add5~21 (
// Equation(s):
// \triangle|Add5~21_sumout  = SUM(( \triangle|Add0~5_sumout  ) + ( VCC ) + ( !VCC ))
// \triangle|Add5~22  = CARRY(( \triangle|Add0~5_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add5~21_sumout ),
	.cout(\triangle|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add5~21 .extended_lut = "off";
defparam \triangle|Add5~21 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N3
cyclonev_lcell_comb \triangle|Add5~17 (
// Equation(s):
// \triangle|Add5~17_sumout  = SUM(( \triangle|Add0~1_sumout  ) + ( GND ) + ( \triangle|Add5~22  ))
// \triangle|Add5~18  = CARRY(( \triangle|Add0~1_sumout  ) + ( GND ) + ( \triangle|Add5~22  ))

	.dataa(!\triangle|Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add5~17_sumout ),
	.cout(\triangle|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add5~17 .extended_lut = "off";
defparam \triangle|Add5~17 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N6
cyclonev_lcell_comb \triangle|Add5~5 (
// Equation(s):
// \triangle|Add5~5_sumout  = SUM(( \triangle|Add0~25_sumout  ) + ( VCC ) + ( \triangle|Add5~18  ))
// \triangle|Add5~6  = CARRY(( \triangle|Add0~25_sumout  ) + ( VCC ) + ( \triangle|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add5~5_sumout ),
	.cout(\triangle|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add5~5 .extended_lut = "off";
defparam \triangle|Add5~5 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N9
cyclonev_lcell_comb \triangle|Add5~9 (
// Equation(s):
// \triangle|Add5~9_sumout  = SUM(( \triangle|Add0~21_sumout  ) + ( GND ) + ( \triangle|Add5~6  ))
// \triangle|Add5~10  = CARRY(( \triangle|Add0~21_sumout  ) + ( GND ) + ( \triangle|Add5~6  ))

	.dataa(!\triangle|Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add5~9_sumout ),
	.cout(\triangle|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add5~9 .extended_lut = "off";
defparam \triangle|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N12
cyclonev_lcell_comb \triangle|Add5~13 (
// Equation(s):
// \triangle|Add5~13_sumout  = SUM(( \triangle|Add0~17_sumout  ) + ( GND ) + ( \triangle|Add5~10  ))
// \triangle|Add5~14  = CARRY(( \triangle|Add0~17_sumout  ) + ( GND ) + ( \triangle|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add5~13_sumout ),
	.cout(\triangle|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Add5~13 .extended_lut = "off";
defparam \triangle|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N15
cyclonev_lcell_comb \triangle|Add5~1 (
// Equation(s):
// \triangle|Add5~1_sumout  = SUM(( GND ) + ( GND ) + ( \triangle|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Add5~1 .extended_lut = "off";
defparam \triangle|Add5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N21
cyclonev_lcell_comb \triangle|LessThan0~0 (
// Equation(s):
// \triangle|LessThan0~0_combout  = (!\triangle|Add0~13_sumout  & !\triangle|Add0~9_sumout )

	.dataa(!\triangle|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\triangle|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|LessThan0~0 .extended_lut = "off";
defparam \triangle|LessThan0~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \triangle|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N39
cyclonev_lcell_comb \triangle|LessThan0~2 (
// Equation(s):
// \triangle|LessThan0~2_combout  = ( \triangle|Add5~17_sumout  & ( \triangle|Add5~5_sumout  & ( (\triangle|Add5~9_sumout  & (\triangle|Add5~13_sumout  & ((!\triangle|LessThan0~0_combout ) # (\triangle|Add5~21_sumout )))) ) ) )

	.dataa(!\triangle|Add5~21_sumout ),
	.datab(!\triangle|Add5~9_sumout ),
	.datac(!\triangle|Add5~13_sumout ),
	.datad(!\triangle|LessThan0~0_combout ),
	.datae(!\triangle|Add5~17_sumout ),
	.dataf(!\triangle|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|LessThan0~2 .extended_lut = "off";
defparam \triangle|LessThan0~2 .lut_mask = 64'h0000000000000301;
defparam \triangle|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N8
dffeas \triangle|Up_cicle|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~17_sumout ),
	.asdata(\triangle|Up_cicle|Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[2] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y78_N2
dffeas \triangle|Up_cicle|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~25_sumout ),
	.asdata(\triangle|Up_cicle|Add4~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[0] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y78_N5
dffeas \triangle|Up_cicle|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~21_sumout ),
	.asdata(\triangle|Up_cicle|Add4~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[1] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N42
cyclonev_lcell_comb \triangle|Up_cicle|always1~10 (
// Equation(s):
// \triangle|Up_cicle|always1~10_combout  = ( \triangle|Add0~13_sumout  & ( (!\triangle|Add0~9_sumout  & \triangle|Up_cicle|y [1]) ) ) # ( !\triangle|Add0~13_sumout  & ( (!\triangle|Add0~9_sumout  & ((\triangle|Up_cicle|y [1]) # (\triangle|Up_cicle|y [0]))) 
// # (\triangle|Add0~9_sumout  & (\triangle|Up_cicle|y [0] & \triangle|Up_cicle|y [1])) ) )

	.dataa(gnd),
	.datab(!\triangle|Add0~9_sumout ),
	.datac(!\triangle|Up_cicle|y [0]),
	.datad(!\triangle|Up_cicle|y [1]),
	.datae(gnd),
	.dataf(!\triangle|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~10 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~10 .lut_mask = 64'h0CCF0CCF00CC00CC;
defparam \triangle|Up_cicle|always1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N30
cyclonev_lcell_comb \triangle|Up_cicle|always1~15 (
// Equation(s):
// \triangle|Up_cicle|always1~15_combout  = ( !\triangle|Up_cicle|always1~10_combout  & ( (!\triangle|Add5~1_sumout  & (!\triangle|LessThan0~2_combout  & (!\triangle|Up_cicle|y [2] & ((\triangle|Up_cicle|y [0]) # (\triangle|Up_cicle|y [1]))))) ) ) # ( 
// \triangle|Up_cicle|always1~10_combout  & ( !\triangle|Up_cicle|y [2] $ (((\triangle|Add5~21_sumout  & (((\triangle|LessThan0~2_combout )) # (\triangle|Add5~1_sumout ))))) ) )

	.dataa(!\triangle|Add5~1_sumout ),
	.datab(!\triangle|LessThan0~2_combout ),
	.datac(!\triangle|Add5~21_sumout ),
	.datad(!\triangle|Up_cicle|y [2]),
	.datae(!\triangle|Up_cicle|always1~10_combout ),
	.dataf(!\triangle|Up_cicle|y [0]),
	.datag(!\triangle|Up_cicle|y [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~15 .extended_lut = "on";
defparam \triangle|Up_cicle|always1~15 .lut_mask = 64'h0800F8078800F807;
defparam \triangle|Up_cicle|always1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N48
cyclonev_lcell_comb \triangle|LessThan0~1 (
// Equation(s):
// \triangle|LessThan0~1_combout  = ( \triangle|Add5~5_sumout  & ( (\triangle|Add5~17_sumout  & ((!\triangle|LessThan0~0_combout ) # (\triangle|Add5~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\triangle|LessThan0~0_combout ),
	.datac(!\triangle|Add5~17_sumout ),
	.datad(!\triangle|Add5~21_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|LessThan0~1 .extended_lut = "off";
defparam \triangle|LessThan0~1 .lut_mask = 64'h000000000C0F0C0F;
defparam \triangle|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N30
cyclonev_lcell_comb \triangle|Up_cicle|LessThan8~5 (
// Equation(s):
// \triangle|Up_cicle|LessThan8~5_combout  = ( \triangle|Add5~21_sumout  & ( \triangle|Up_cicle|y [2] & ( (!\triangle|Add5~1_sumout  & ((!\triangle|Add5~9_sumout ) # ((!\triangle|LessThan0~1_combout ) # (!\triangle|Add5~13_sumout )))) ) ) ) # ( 
// !\triangle|Add5~21_sumout  & ( \triangle|Up_cicle|y [2] ) )

	.dataa(!\triangle|Add5~9_sumout ),
	.datab(!\triangle|Add5~1_sumout ),
	.datac(!\triangle|LessThan0~1_combout ),
	.datad(!\triangle|Add5~13_sumout ),
	.datae(!\triangle|Add5~21_sumout ),
	.dataf(!\triangle|Up_cicle|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan8~5 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan8~5 .lut_mask = 64'h00000000FFFFCCC8;
defparam \triangle|Up_cicle|LessThan8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N11
dffeas \triangle|Up_cicle|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~13_sumout ),
	.asdata(\triangle|Up_cicle|Add4~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[3] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y78_N14
dffeas \triangle|Up_cicle|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~1_sumout ),
	.asdata(\triangle|Up_cicle|Add4~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[4] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y78_N17
dffeas \triangle|Up_cicle|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~9_sumout ),
	.asdata(\triangle|Up_cicle|Add4~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[5] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N12
cyclonev_lcell_comb \triangle|Up_cicle|LessThan8~0 (
// Equation(s):
// \triangle|Up_cicle|LessThan8~0_combout  = ( \triangle|Up_cicle|y [5] & ( (!\triangle|Add5~1_sumout  & (\triangle|Up_cicle|y [6])) # (\triangle|Add5~1_sumout  & (\triangle|Add5~9_sumout  & (!\triangle|Up_cicle|y [6] $ (\triangle|Add5~13_sumout )))) ) ) # ( 
// !\triangle|Up_cicle|y [5] & ( (!\triangle|Add5~9_sumout  & (\triangle|Add5~1_sumout  & (!\triangle|Up_cicle|y [6] $ (\triangle|Add5~13_sumout )))) ) )

	.dataa(!\triangle|Up_cicle|y [6]),
	.datab(!\triangle|Add5~13_sumout ),
	.datac(!\triangle|Add5~9_sumout ),
	.datad(!\triangle|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan8~0 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan8~0 .lut_mask = 64'h0090009055095509;
defparam \triangle|Up_cicle|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N36
cyclonev_lcell_comb \triangle|Up_cicle|LessThan8~1 (
// Equation(s):
// \triangle|Up_cicle|LessThan8~1_combout  = ( \triangle|Up_cicle|y [4] & ( \triangle|Up_cicle|LessThan8~0_combout  & ( (!\triangle|Add5~1_sumout  & (((\triangle|Up_cicle|y [3])))) # (\triangle|Add5~1_sumout  & (\triangle|Add5~5_sumout  & 
// (!\triangle|Add5~17_sumout  $ (\triangle|Up_cicle|y [3])))) ) ) ) # ( !\triangle|Up_cicle|y [4] & ( \triangle|Up_cicle|LessThan8~0_combout  & ( (\triangle|Add5~1_sumout  & (!\triangle|Add5~5_sumout  & (!\triangle|Add5~17_sumout  $ (\triangle|Up_cicle|y 
// [3])))) ) ) )

	.dataa(!\triangle|Add5~1_sumout ),
	.datab(!\triangle|Add5~5_sumout ),
	.datac(!\triangle|Add5~17_sumout ),
	.datad(!\triangle|Up_cicle|y [3]),
	.datae(!\triangle|Up_cicle|y [4]),
	.dataf(!\triangle|Up_cicle|LessThan8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan8~1 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan8~1 .lut_mask = 64'h00000000400410AB;
defparam \triangle|Up_cicle|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \triangle|Up_cicle|LessThan8~2 (
// Equation(s):
// \triangle|Up_cicle|LessThan8~2_combout  = ( \triangle|Up_cicle|y [4] & ( \triangle|Up_cicle|LessThan8~0_combout  & ( (\triangle|Add5~1_sumout  & (\triangle|Add5~5_sumout  & (!\triangle|Add5~17_sumout  & \triangle|Up_cicle|y [3]))) ) ) ) # ( 
// !\triangle|Up_cicle|y [4] & ( \triangle|Up_cicle|LessThan8~0_combout  & ( (\triangle|Add5~1_sumout  & (!\triangle|Add5~5_sumout  & (!\triangle|Add5~17_sumout  & \triangle|Up_cicle|y [3]))) ) ) )

	.dataa(!\triangle|Add5~1_sumout ),
	.datab(!\triangle|Add5~5_sumout ),
	.datac(!\triangle|Add5~17_sumout ),
	.datad(!\triangle|Up_cicle|y [3]),
	.datae(!\triangle|Up_cicle|y [4]),
	.dataf(!\triangle|Up_cicle|LessThan8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan8~2 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan8~2 .lut_mask = 64'h0000000000400010;
defparam \triangle|Up_cicle|LessThan8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N36
cyclonev_lcell_comb \triangle|Up_cicle|always1~1 (
// Equation(s):
// \triangle|Up_cicle|always1~1_combout  = ( \triangle|Up_cicle|y [5] & ( (\triangle|center_y_left [5] & (!\triangle|center_y_left [4] $ (\triangle|Up_cicle|y [4]))) ) ) # ( !\triangle|Up_cicle|y [5] & ( (!\triangle|center_y_left [5] & 
// (!\triangle|center_y_left [4] $ (\triangle|Up_cicle|y [4]))) ) )

	.dataa(!\triangle|center_y_left [4]),
	.datab(!\triangle|Up_cicle|y [4]),
	.datac(!\triangle|center_y_left [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~1 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~1 .lut_mask = 64'h9090909009090909;
defparam \triangle|Up_cicle|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N57
cyclonev_lcell_comb \triangle|Up_cicle|LessThan9~0 (
// Equation(s):
// \triangle|Up_cicle|LessThan9~0_combout  = ( \triangle|Up_cicle|y [6] & ( !\triangle|center_y_left [6] ) ) # ( !\triangle|Up_cicle|y [6] & ( \triangle|center_y_left [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|center_y_left [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan9~0 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan9~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \triangle|Up_cicle|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N45
cyclonev_lcell_comb \triangle|Up_cicle|always1~2 (
// Equation(s):
// \triangle|Up_cicle|always1~2_combout  = ( \triangle|Up_cicle|y [5] & ( (\triangle|center_y_left [4] & (!\triangle|Up_cicle|y [4] & \triangle|center_y_left [5])) ) ) # ( !\triangle|Up_cicle|y [5] & ( ((\triangle|center_y_left [4] & !\triangle|Up_cicle|y 
// [4])) # (\triangle|center_y_left [5]) ) )

	.dataa(!\triangle|center_y_left [4]),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|y [4]),
	.datad(!\triangle|center_y_left [5]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~2 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~2 .lut_mask = 64'h50FF50FF00500050;
defparam \triangle|Up_cicle|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N30
cyclonev_lcell_comb \triangle|Up_cicle|always1~0 (
// Equation(s):
// \triangle|Up_cicle|always1~0_combout  = ( \triangle|Up_cicle|y [0] & ( \triangle|Up_cicle|y [2] & ( (\triangle|center_y_left [1] & (\triangle|center_y_left [2] & !\triangle|Up_cicle|y [1])) ) ) ) # ( !\triangle|Up_cicle|y [0] & ( \triangle|Up_cicle|y [2] 
// & ( (\triangle|center_y_left [2] & ((!\triangle|center_y_left [1] & (!\triangle|Up_cicle|y [1] & \triangle|center_y_left [0])) # (\triangle|center_y_left [1] & ((!\triangle|Up_cicle|y [1]) # (\triangle|center_y_left [0]))))) ) ) ) # ( \triangle|Up_cicle|y 
// [0] & ( !\triangle|Up_cicle|y [2] & ( ((\triangle|center_y_left [1] & !\triangle|Up_cicle|y [1])) # (\triangle|center_y_left [2]) ) ) ) # ( !\triangle|Up_cicle|y [0] & ( !\triangle|Up_cicle|y [2] & ( ((!\triangle|center_y_left [1] & (!\triangle|Up_cicle|y 
// [1] & \triangle|center_y_left [0])) # (\triangle|center_y_left [1] & ((!\triangle|Up_cicle|y [1]) # (\triangle|center_y_left [0])))) # (\triangle|center_y_left [2]) ) ) )

	.dataa(!\triangle|center_y_left [1]),
	.datab(!\triangle|center_y_left [2]),
	.datac(!\triangle|Up_cicle|y [1]),
	.datad(!\triangle|center_y_left [0]),
	.datae(!\triangle|Up_cicle|y [0]),
	.dataf(!\triangle|Up_cicle|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~0 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~0 .lut_mask = 64'h73F7737310311010;
defparam \triangle|Up_cicle|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N48
cyclonev_lcell_comb \triangle|Up_cicle|always1~3 (
// Equation(s):
// \triangle|Up_cicle|always1~3_combout  = ( \triangle|Up_cicle|always1~2_combout  & ( \triangle|Up_cicle|always1~0_combout  & ( !\triangle|Up_cicle|LessThan9~0_combout  ) ) ) # ( !\triangle|Up_cicle|always1~2_combout  & ( 
// \triangle|Up_cicle|always1~0_combout  & ( (\triangle|Up_cicle|always1~1_combout  & (!\triangle|Up_cicle|LessThan9~0_combout  & ((!\triangle|Up_cicle|y [3]) # (\triangle|center_y_left [3])))) ) ) ) # ( \triangle|Up_cicle|always1~2_combout  & ( 
// !\triangle|Up_cicle|always1~0_combout  & ( !\triangle|Up_cicle|LessThan9~0_combout  ) ) ) # ( !\triangle|Up_cicle|always1~2_combout  & ( !\triangle|Up_cicle|always1~0_combout  & ( (\triangle|center_y_left [3] & (!\triangle|Up_cicle|y [3] & 
// (\triangle|Up_cicle|always1~1_combout  & !\triangle|Up_cicle|LessThan9~0_combout ))) ) ) )

	.dataa(!\triangle|center_y_left [3]),
	.datab(!\triangle|Up_cicle|y [3]),
	.datac(!\triangle|Up_cicle|always1~1_combout ),
	.datad(!\triangle|Up_cicle|LessThan9~0_combout ),
	.datae(!\triangle|Up_cicle|always1~2_combout ),
	.dataf(!\triangle|Up_cicle|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~3 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~3 .lut_mask = 64'h0400FF000D00FF00;
defparam \triangle|Up_cicle|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N21
cyclonev_lcell_comb \triangle|Up_cicle|LessThan8~4 (
// Equation(s):
// \triangle|Up_cicle|LessThan8~4_combout  = ( \triangle|Up_cicle|y [6] & ( (\triangle|Add5~1_sumout  & (\triangle|Up_cicle|y [5] & (\triangle|Add5~13_sumout  & !\triangle|Add5~9_sumout ))) ) ) # ( !\triangle|Up_cicle|y [6] & ( (\triangle|Add5~1_sumout  & 
// (\triangle|Up_cicle|y [5] & (!\triangle|Add5~13_sumout  & !\triangle|Add5~9_sumout ))) ) )

	.dataa(!\triangle|Add5~1_sumout ),
	.datab(!\triangle|Up_cicle|y [5]),
	.datac(!\triangle|Add5~13_sumout ),
	.datad(!\triangle|Add5~9_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan8~4 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan8~4 .lut_mask = 64'h1000100001000100;
defparam \triangle|Up_cicle|LessThan8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N54
cyclonev_lcell_comb \triangle|Up_cicle|always1~4 (
// Equation(s):
// \triangle|Up_cicle|always1~4_combout  = ( \triangle|Up_cicle|y [2] & ( (\triangle|Up_cicle|y [3] & \triangle|Up_cicle|y [4]) ) ) # ( !\triangle|Up_cicle|y [2] & ( (\triangle|Up_cicle|y [3] & (\triangle|Up_cicle|y [4] & ((\triangle|Up_cicle|y [0]) # 
// (\triangle|Up_cicle|y [1])))) ) )

	.dataa(!\triangle|Up_cicle|y [1]),
	.datab(!\triangle|Up_cicle|y [3]),
	.datac(!\triangle|Up_cicle|y [4]),
	.datad(!\triangle|Up_cicle|y [0]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~4 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~4 .lut_mask = 64'h0103010303030303;
defparam \triangle|Up_cicle|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N18
cyclonev_lcell_comb \triangle|Up_cicle|always1~5 (
// Equation(s):
// \triangle|Up_cicle|always1~5_combout  = ( \triangle|Up_cicle|always1~4_combout  & ( (\triangle|Up_cicle|y [6] & (((\triangle|Add5~1_sumout  & !\triangle|Add5~13_sumout )) # (\triangle|Up_cicle|y [5]))) ) ) # ( !\triangle|Up_cicle|always1~4_combout  & ( 
// (\triangle|Add5~1_sumout  & (\triangle|Up_cicle|y [6] & !\triangle|Add5~13_sumout )) ) )

	.dataa(!\triangle|Add5~1_sumout ),
	.datab(!\triangle|Up_cicle|y [5]),
	.datac(!\triangle|Up_cicle|y [6]),
	.datad(!\triangle|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|always1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~5 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~5 .lut_mask = 64'h0500050007030703;
defparam \triangle|Up_cicle|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N21
cyclonev_lcell_comb \triangle|Up_cicle|Add2~29 (
// Equation(s):
// \triangle|Up_cicle|Add2~29_sumout  = SUM(( GND ) + ( \triangle|Left_cicle|offset_y [7] ) + ( \triangle|Up_cicle|Add2~6  ))
// \triangle|Up_cicle|Add2~30  = CARRY(( GND ) + ( \triangle|Left_cicle|offset_y [7] ) + ( \triangle|Up_cicle|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~29_sumout ),
	.cout(\triangle|Up_cicle|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~29 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~29 .lut_mask = 64'h0000F0F000000000;
defparam \triangle|Up_cicle|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N30
cyclonev_lcell_comb \triangle|Up_cicle|y[7]~feeder (
// Equation(s):
// \triangle|Up_cicle|y[7]~feeder_combout  = \triangle|Up_cicle|Add2~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|y[7]~feeder .extended_lut = "off";
defparam \triangle|Up_cicle|y[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \triangle|Up_cicle|y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N54
cyclonev_lcell_comb \triangle|Up_cicle|Add4~29 (
// Equation(s):
// \triangle|Up_cicle|Add4~29_sumout  = SUM(( \triangle|Up_cicle|Add4~43_combout  ) + ( GND ) + ( \triangle|Up_cicle|Add4~6  ))
// \triangle|Up_cicle|Add4~30  = CARRY(( \triangle|Up_cicle|Add4~43_combout  ) + ( GND ) + ( \triangle|Up_cicle|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Up_cicle|Add4~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~29_sumout ),
	.cout(\triangle|Up_cicle|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~29 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \triangle|Up_cicle|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N32
dffeas \triangle|Up_cicle|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|y[7]~feeder_combout ),
	.asdata(\triangle|Up_cicle|Add4~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[7] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N0
cyclonev_lcell_comb \triangle|Up_cicle|Add6~1 (
// Equation(s):
// \triangle|Up_cicle|Add6~1_sumout  = SUM(( !\triangle|Left_cicle|offset_y [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Up_cicle|Add6~2  = CARRY(( !\triangle|Left_cicle|offset_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~1_sumout ),
	.cout(\triangle|Up_cicle|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~1 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~1 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Up_cicle|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N3
cyclonev_lcell_comb \triangle|Up_cicle|Add6~33 (
// Equation(s):
// \triangle|Up_cicle|Add6~33_sumout  = SUM(( !\triangle|Left_cicle|offset_y [1] ) + ( GND ) + ( \triangle|Up_cicle|Add6~2  ))
// \triangle|Up_cicle|Add6~34  = CARRY(( !\triangle|Left_cicle|offset_y [1] ) + ( GND ) + ( \triangle|Up_cicle|Add6~2  ))

	.dataa(!\triangle|Left_cicle|offset_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~33_sumout ),
	.cout(\triangle|Up_cicle|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~33 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~33 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Up_cicle|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N6
cyclonev_lcell_comb \triangle|Up_cicle|Add6~37 (
// Equation(s):
// \triangle|Up_cicle|Add6~37_sumout  = SUM(( !\triangle|Left_cicle|offset_y [2] ) + ( GND ) + ( \triangle|Up_cicle|Add6~34  ))
// \triangle|Up_cicle|Add6~38  = CARRY(( !\triangle|Left_cicle|offset_y [2] ) + ( GND ) + ( \triangle|Up_cicle|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~37_sumout ),
	.cout(\triangle|Up_cicle|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~37 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Up_cicle|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N9
cyclonev_lcell_comb \triangle|Up_cicle|Add6~25 (
// Equation(s):
// \triangle|Up_cicle|Add6~25_sumout  = SUM(( !\triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Up_cicle|Add6~38  ))
// \triangle|Up_cicle|Add6~26  = CARRY(( !\triangle|Left_cicle|offset_y [3] ) + ( GND ) + ( \triangle|Up_cicle|Add6~38  ))

	.dataa(!\triangle|Left_cicle|offset_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~25_sumout ),
	.cout(\triangle|Up_cicle|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~25 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Up_cicle|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N12
cyclonev_lcell_comb \triangle|Up_cicle|Add6~29 (
// Equation(s):
// \triangle|Up_cicle|Add6~29_sumout  = SUM(( !\triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( \triangle|Up_cicle|Add6~26  ))
// \triangle|Up_cicle|Add6~30  = CARRY(( !\triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( \triangle|Up_cicle|Add6~26  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~29_sumout ),
	.cout(\triangle|Up_cicle|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~29 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~29 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Up_cicle|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N30
cyclonev_lcell_comb \triangle|Up_cicle|Add1~21 (
// Equation(s):
// \triangle|Up_cicle|Add1~21_sumout  = SUM(( \triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( !VCC ))
// \triangle|Up_cicle|Add1~22  = CARRY(( \triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add1~21_sumout ),
	.cout(\triangle|Up_cicle|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add1~21 .extended_lut = "off";
defparam \triangle|Up_cicle|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Up_cicle|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N30
cyclonev_lcell_comb \triangle|Up_cicle|Add3~21 (
// Equation(s):
// \triangle|Up_cicle|Add3~21_sumout  = SUM(( \triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( !VCC ))
// \triangle|Up_cicle|Add3~22  = CARRY(( \triangle|Left_cicle|offset_y [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add3~21_sumout ),
	.cout(\triangle|Up_cicle|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add3~21 .extended_lut = "off";
defparam \triangle|Up_cicle|Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Up_cicle|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N30
cyclonev_lcell_comb \triangle|Up_cicle|Add5~1 (
// Equation(s):
// \triangle|Up_cicle|Add5~1_sumout  = SUM(( !\triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))
// \triangle|Up_cicle|Add5~2  = CARRY(( !\triangle|Left_cicle|offset_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~1_sumout ),
	.cout(\triangle|Up_cicle|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~1 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~1 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Up_cicle|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N33
cyclonev_lcell_comb \triangle|Up_cicle|Add5~33 (
// Equation(s):
// \triangle|Up_cicle|Add5~33_sumout  = SUM(( !\triangle|Left_cicle|offset_x [1] ) + ( GND ) + ( \triangle|Up_cicle|Add5~2  ))
// \triangle|Up_cicle|Add5~34  = CARRY(( !\triangle|Left_cicle|offset_x [1] ) + ( GND ) + ( \triangle|Up_cicle|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~33_sumout ),
	.cout(\triangle|Up_cicle|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~33 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Up_cicle|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N36
cyclonev_lcell_comb \triangle|Up_cicle|Add5~37 (
// Equation(s):
// \triangle|Up_cicle|Add5~37_sumout  = SUM(( !\triangle|Left_cicle|offset_x [2] ) + ( GND ) + ( \triangle|Up_cicle|Add5~34  ))
// \triangle|Up_cicle|Add5~38  = CARRY(( !\triangle|Left_cicle|offset_x [2] ) + ( GND ) + ( \triangle|Up_cicle|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~37_sumout ),
	.cout(\triangle|Up_cicle|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~37 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Up_cicle|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N39
cyclonev_lcell_comb \triangle|Up_cicle|Add5~25 (
// Equation(s):
// \triangle|Up_cicle|Add5~25_sumout  = SUM(( !\triangle|Left_cicle|offset_x [3] ) + ( GND ) + ( \triangle|Up_cicle|Add5~38  ))
// \triangle|Up_cicle|Add5~26  = CARRY(( !\triangle|Left_cicle|offset_x [3] ) + ( GND ) + ( \triangle|Up_cicle|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~25_sumout ),
	.cout(\triangle|Up_cicle|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~25 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Up_cicle|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N42
cyclonev_lcell_comb \triangle|Up_cicle|Add5~29 (
// Equation(s):
// \triangle|Up_cicle|Add5~29_sumout  = SUM(( !\triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Up_cicle|Add5~26  ))
// \triangle|Up_cicle|Add5~30  = CARRY(( !\triangle|Left_cicle|offset_x [4] ) + ( VCC ) + ( \triangle|Up_cicle|Add5~26  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~29_sumout ),
	.cout(\triangle|Up_cicle|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~29 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~29 .lut_mask = 64'h000000000000CCCC;
defparam \triangle|Up_cicle|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N18
cyclonev_lcell_comb \triangle|Up_cicle|Selector65~0 (
// Equation(s):
// \triangle|Up_cicle|Selector65~0_combout  = ( \triangle|Up_cicle|Add5~29_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Up_cicle|Add1~21_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & 
// ((\triangle|Up_cicle|Add3~21_sumout ))) ) ) ) # ( !\triangle|Up_cicle|Add5~29_sumout  & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Up_cicle|Add1~21_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & 
// ((\triangle|Up_cicle|Add3~21_sumout ))) ) ) ) # ( \triangle|Up_cicle|Add5~29_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout ) # (\triangle|Up_cicle|Add6~29_sumout ) ) ) ) # ( 
// !\triangle|Up_cicle|Add5~29_sumout  & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Up_cicle|Add6~29_sumout  & \triangle|Right_cicle|x[4]~0_combout ) ) ) )

	.dataa(!\triangle|Up_cicle|Add6~29_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Up_cicle|Add1~21_sumout ),
	.datad(!\triangle|Up_cicle|Add3~21_sumout ),
	.datae(!\triangle|Up_cicle|Add5~29_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector65~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector65~0 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \triangle|Up_cicle|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N53
dffeas \triangle|Up_cicle|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\triangle|Up_cicle|Selector65~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[4] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N57
cyclonev_lcell_comb \triangle|Up_cicle|Selector69~0 (
// Equation(s):
// \triangle|Up_cicle|Selector69~0_combout  = ( \triangle|Left_cicle|offset_x [0] & ( \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout ) # (\triangle|Left_cicle|offset_y [0]) ) ) ) # ( !\triangle|Left_cicle|offset_x [0] & ( 
// \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|offset_y [0]) ) ) ) # ( \triangle|Left_cicle|offset_x [0] & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & 
// (\triangle|Up_cicle|Add5~1_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Up_cicle|Add6~1_sumout ))) ) ) ) # ( !\triangle|Left_cicle|offset_x [0] & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & 
// (\triangle|Up_cicle|Add5~1_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Up_cicle|Add6~1_sumout ))) ) ) )

	.dataa(!\triangle|Up_cicle|Add5~1_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Up_cicle|Add6~1_sumout ),
	.datad(!\triangle|Left_cicle|offset_y [0]),
	.datae(!\triangle|Left_cicle|offset_x [0]),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector69~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector69~0 .lut_mask = 64'h474747470033CCFF;
defparam \triangle|Up_cicle|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N59
dffeas \triangle|Up_cicle|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[0] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N54
cyclonev_lcell_comb \triangle|Up_cicle|Selector68~0 (
// Equation(s):
// \triangle|Up_cicle|Selector68~0_combout  = ( \triangle|Right_cicle|x[4]~1_combout  & ( \triangle|Up_cicle|Add6~33_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|offset_x [1])) # (\triangle|Right_cicle|x[4]~0_combout  & 
// ((\triangle|Left_cicle|offset_y [1]))) ) ) ) # ( !\triangle|Right_cicle|x[4]~1_combout  & ( \triangle|Up_cicle|Add6~33_sumout  & ( (\triangle|Up_cicle|Add5~33_sumout ) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( 
// \triangle|Right_cicle|x[4]~1_combout  & ( !\triangle|Up_cicle|Add6~33_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|offset_x [1])) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|offset_y [1]))) ) ) ) # ( 
// !\triangle|Right_cicle|x[4]~1_combout  & ( !\triangle|Up_cicle|Add6~33_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Up_cicle|Add5~33_sumout ) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Left_cicle|offset_x [1]),
	.datac(!\triangle|Left_cicle|offset_y [1]),
	.datad(!\triangle|Up_cicle|Add5~33_sumout ),
	.datae(!\triangle|Right_cicle|x[4]~1_combout ),
	.dataf(!\triangle|Up_cicle|Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector68~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector68~0 .lut_mask = 64'h00AA272755FF2727;
defparam \triangle|Up_cicle|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N56
dffeas \triangle|Up_cicle|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[1] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N27
cyclonev_lcell_comb \triangle|Up_cicle|Selector67~0 (
// Equation(s):
// \triangle|Up_cicle|Selector67~0_combout  = ( \triangle|Left_cicle|offset_y [2] & ( \triangle|Right_cicle|x[4]~1_combout  & ( (\triangle|Left_cicle|offset_x [2]) # (\triangle|Right_cicle|x[4]~0_combout ) ) ) ) # ( !\triangle|Left_cicle|offset_y [2] & ( 
// \triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & \triangle|Left_cicle|offset_x [2]) ) ) ) # ( \triangle|Left_cicle|offset_y [2] & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & 
// (\triangle|Up_cicle|Add5~37_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Up_cicle|Add6~37_sumout ))) ) ) ) # ( !\triangle|Left_cicle|offset_y [2] & ( !\triangle|Right_cicle|x[4]~1_combout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & 
// (\triangle|Up_cicle|Add5~37_sumout )) # (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Up_cicle|Add6~37_sumout ))) ) ) )

	.dataa(!\triangle|Up_cicle|Add5~37_sumout ),
	.datab(!\triangle|Right_cicle|x[4]~0_combout ),
	.datac(!\triangle|Left_cicle|offset_x [2]),
	.datad(!\triangle|Up_cicle|Add6~37_sumout ),
	.datae(!\triangle|Left_cicle|offset_y [2]),
	.dataf(!\triangle|Right_cicle|x[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector67~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector67~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \triangle|Up_cicle|Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N5
dffeas \triangle|Up_cicle|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\triangle|Up_cicle|Selector67~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[2] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N51
cyclonev_lcell_comb \triangle|Up_cicle|Selector66~0 (
// Equation(s):
// \triangle|Up_cicle|Selector66~0_combout  = ( \triangle|Up_cicle|Add5~25_sumout  & ( \triangle|Up_cicle|Add6~25_sumout  & ( (!\triangle|Right_cicle|x[4]~1_combout ) # ((!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|offset_x [3])) # 
// (\triangle|Right_cicle|x[4]~0_combout  & ((\triangle|Left_cicle|offset_y [3])))) ) ) ) # ( !\triangle|Up_cicle|Add5~25_sumout  & ( \triangle|Up_cicle|Add6~25_sumout  & ( (!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Left_cicle|offset_x [3]))) # (\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # ((\triangle|Left_cicle|offset_y [3])))) ) ) ) # ( \triangle|Up_cicle|Add5~25_sumout  & ( !\triangle|Up_cicle|Add6~25_sumout  & ( 
// (!\triangle|Right_cicle|x[4]~0_combout  & ((!\triangle|Right_cicle|x[4]~1_combout ) # ((\triangle|Left_cicle|offset_x [3])))) # (\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Left_cicle|offset_y [3])))) ) ) ) 
// # ( !\triangle|Up_cicle|Add5~25_sumout  & ( !\triangle|Up_cicle|Add6~25_sumout  & ( (\triangle|Right_cicle|x[4]~1_combout  & ((!\triangle|Right_cicle|x[4]~0_combout  & (\triangle|Left_cicle|offset_x [3])) # (\triangle|Right_cicle|x[4]~0_combout  & 
// ((\triangle|Left_cicle|offset_y [3]))))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~0_combout ),
	.datab(!\triangle|Right_cicle|x[4]~1_combout ),
	.datac(!\triangle|Left_cicle|offset_x [3]),
	.datad(!\triangle|Left_cicle|offset_y [3]),
	.datae(!\triangle|Up_cicle|Add5~25_sumout ),
	.dataf(!\triangle|Up_cicle|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector66~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector66~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \triangle|Up_cicle|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N53
dffeas \triangle|Up_cicle|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[3] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N24
cyclonev_lcell_comb \triangle|Up_cicle|always1~7 (
// Equation(s):
// \triangle|Up_cicle|always1~7_combout  = ( \triangle|Up_cicle|x [3] & ( (\triangle|Up_cicle|x [4] & (((\triangle|Up_cicle|x [0] & \triangle|Up_cicle|x [1])) # (\triangle|Up_cicle|x [2]))) ) ) # ( !\triangle|Up_cicle|x [3] & ( (!\triangle|Up_cicle|x [4] & 
// ((!\triangle|Up_cicle|x [1]) # (!\triangle|Up_cicle|x [2]))) ) )

	.dataa(!\triangle|Up_cicle|x [4]),
	.datab(!\triangle|Up_cicle|x [0]),
	.datac(!\triangle|Up_cicle|x [1]),
	.datad(!\triangle|Up_cicle|x [2]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~7 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~7 .lut_mask = 64'hAAA0AAA001550155;
defparam \triangle|Up_cicle|always1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N24
cyclonev_lcell_comb \triangle|Up_cicle|Add2~33 (
// Equation(s):
// \triangle|Up_cicle|Add2~33_sumout  = SUM(( GND ) + ( \triangle|Left_cicle|offset_y [8] ) + ( \triangle|Up_cicle|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add2~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add2~33 .extended_lut = "off";
defparam \triangle|Up_cicle|Add2~33 .lut_mask = 64'h0000F0F000000000;
defparam \triangle|Up_cicle|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N57
cyclonev_lcell_comb \triangle|Up_cicle|Add4~33 (
// Equation(s):
// \triangle|Up_cicle|Add4~33_sumout  = SUM(( \triangle|Up_cicle|Add4~44_combout  ) + ( GND ) + ( \triangle|Up_cicle|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Up_cicle|Add4~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add4~33 .extended_lut = "off";
defparam \triangle|Up_cicle|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \triangle|Up_cicle|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N26
dffeas \triangle|Up_cicle|y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Add2~33_sumout ),
	.asdata(\triangle|Up_cicle|Add4~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\triangle|Up_cicle|y[7]~0_combout ),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|y[8] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N45
cyclonev_lcell_comb \triangle|Up_cicle|Add5~5 (
// Equation(s):
// \triangle|Up_cicle|Add5~5_sumout  = SUM(( !\triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Up_cicle|Add5~30  ))
// \triangle|Up_cicle|Add5~6  = CARRY(( !\triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Up_cicle|Add5~30  ))

	.dataa(!\triangle|Left_cicle|offset_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~5_sumout ),
	.cout(\triangle|Up_cicle|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~5 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Up_cicle|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N48
cyclonev_lcell_comb \triangle|Up_cicle|Add5~9 (
// Equation(s):
// \triangle|Up_cicle|Add5~9_sumout  = SUM(( !\triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add5~6  ))
// \triangle|Up_cicle|Add5~10  = CARRY(( !\triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~9_sumout ),
	.cout(\triangle|Up_cicle|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~9 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~9 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Up_cicle|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N51
cyclonev_lcell_comb \triangle|Up_cicle|Add5~13 (
// Equation(s):
// \triangle|Up_cicle|Add5~13_sumout  = SUM(( !\triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Up_cicle|Add5~10  ))
// \triangle|Up_cicle|Add5~14  = CARRY(( !\triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Up_cicle|Add5~10  ))

	.dataa(!\triangle|Left_cicle|offset_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~13_sumout ),
	.cout(\triangle|Up_cicle|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~13 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Up_cicle|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N54
cyclonev_lcell_comb \triangle|Up_cicle|Add5~17 (
// Equation(s):
// \triangle|Up_cicle|Add5~17_sumout  = SUM(( !\triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Up_cicle|Add5~14  ))
// \triangle|Up_cicle|Add5~18  = CARRY(( !\triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Up_cicle|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~17_sumout ),
	.cout(\triangle|Up_cicle|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~17 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Up_cicle|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N57
cyclonev_lcell_comb \triangle|Up_cicle|Add5~21 (
// Equation(s):
// \triangle|Up_cicle|Add5~21_sumout  = SUM(( VCC ) + ( GND ) + ( \triangle|Up_cicle|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add5~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add5~21 .extended_lut = "off";
defparam \triangle|Up_cicle|Add5~21 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \triangle|Up_cicle|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N33
cyclonev_lcell_comb \triangle|Up_cicle|Add3~1 (
// Equation(s):
// \triangle|Up_cicle|Add3~1_sumout  = SUM(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Up_cicle|Add3~22  ))
// \triangle|Up_cicle|Add3~2  = CARRY(( \triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Up_cicle|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add3~1_sumout ),
	.cout(\triangle|Up_cicle|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add3~1 .extended_lut = "off";
defparam \triangle|Up_cicle|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Up_cicle|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N36
cyclonev_lcell_comb \triangle|Up_cicle|Add3~5 (
// Equation(s):
// \triangle|Up_cicle|Add3~5_sumout  = SUM(( \triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add3~2  ))
// \triangle|Up_cicle|Add3~6  = CARRY(( \triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add3~5_sumout ),
	.cout(\triangle|Up_cicle|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add3~5 .extended_lut = "off";
defparam \triangle|Up_cicle|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \triangle|Up_cicle|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N39
cyclonev_lcell_comb \triangle|Up_cicle|Add3~9 (
// Equation(s):
// \triangle|Up_cicle|Add3~9_sumout  = SUM(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Up_cicle|Add3~6  ))
// \triangle|Up_cicle|Add3~10  = CARRY(( \triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Up_cicle|Add3~6  ))

	.dataa(!\triangle|Left_cicle|offset_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add3~9_sumout ),
	.cout(\triangle|Up_cicle|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add3~9 .extended_lut = "off";
defparam \triangle|Up_cicle|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Up_cicle|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N42
cyclonev_lcell_comb \triangle|Up_cicle|Add3~13 (
// Equation(s):
// \triangle|Up_cicle|Add3~13_sumout  = SUM(( \triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Up_cicle|Add3~10  ))
// \triangle|Up_cicle|Add3~14  = CARRY(( \triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Up_cicle|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add3~13_sumout ),
	.cout(\triangle|Up_cicle|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add3~13 .extended_lut = "off";
defparam \triangle|Up_cicle|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Up_cicle|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N45
cyclonev_lcell_comb \triangle|Up_cicle|Add3~17 (
// Equation(s):
// \triangle|Up_cicle|Add3~17_sumout  = SUM(( GND ) + ( GND ) + ( \triangle|Up_cicle|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add3~17 .extended_lut = "off";
defparam \triangle|Up_cicle|Add3~17 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|Up_cicle|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N33
cyclonev_lcell_comb \triangle|Up_cicle|Add1~1 (
// Equation(s):
// \triangle|Up_cicle|Add1~1_sumout  = SUM(( \triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Up_cicle|Add1~22  ))
// \triangle|Up_cicle|Add1~2  = CARRY(( \triangle|Left_cicle|offset_x [5] ) + ( GND ) + ( \triangle|Up_cicle|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add1~1_sumout ),
	.cout(\triangle|Up_cicle|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add1~1 .extended_lut = "off";
defparam \triangle|Up_cicle|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Up_cicle|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N36
cyclonev_lcell_comb \triangle|Up_cicle|Add1~5 (
// Equation(s):
// \triangle|Up_cicle|Add1~5_sumout  = SUM(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add1~2  ))
// \triangle|Up_cicle|Add1~6  = CARRY(( \triangle|Left_cicle|offset_x [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add1~2  ))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|offset_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add1~5_sumout ),
	.cout(\triangle|Up_cicle|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add1~5 .extended_lut = "off";
defparam \triangle|Up_cicle|Add1~5 .lut_mask = 64'h0000000000003333;
defparam \triangle|Up_cicle|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N39
cyclonev_lcell_comb \triangle|Up_cicle|Add1~9 (
// Equation(s):
// \triangle|Up_cicle|Add1~9_sumout  = SUM(( \triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Up_cicle|Add1~6  ))
// \triangle|Up_cicle|Add1~10  = CARRY(( \triangle|Left_cicle|offset_x [7] ) + ( GND ) + ( \triangle|Up_cicle|Add1~6  ))

	.dataa(!\triangle|Left_cicle|offset_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add1~9_sumout ),
	.cout(\triangle|Up_cicle|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add1~9 .extended_lut = "off";
defparam \triangle|Up_cicle|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \triangle|Up_cicle|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N42
cyclonev_lcell_comb \triangle|Up_cicle|Add1~13 (
// Equation(s):
// \triangle|Up_cicle|Add1~13_sumout  = SUM(( \triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Up_cicle|Add1~10  ))
// \triangle|Up_cicle|Add1~14  = CARRY(( \triangle|Left_cicle|offset_x [8] ) + ( GND ) + ( \triangle|Up_cicle|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add1~13_sumout ),
	.cout(\triangle|Up_cicle|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add1~13 .extended_lut = "off";
defparam \triangle|Up_cicle|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \triangle|Up_cicle|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N45
cyclonev_lcell_comb \triangle|Up_cicle|Add1~17 (
// Equation(s):
// \triangle|Up_cicle|Add1~17_sumout  = SUM(( GND ) + ( GND ) + ( \triangle|Up_cicle|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add1~17 .extended_lut = "off";
defparam \triangle|Up_cicle|Add1~17 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|Up_cicle|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N15
cyclonev_lcell_comb \triangle|Up_cicle|Add6~5 (
// Equation(s):
// \triangle|Up_cicle|Add6~5_sumout  = SUM(( !\triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Up_cicle|Add6~30  ))
// \triangle|Up_cicle|Add6~6  = CARRY(( !\triangle|Left_cicle|offset_y [5] ) + ( GND ) + ( \triangle|Up_cicle|Add6~30  ))

	.dataa(!\triangle|Left_cicle|offset_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~5_sumout ),
	.cout(\triangle|Up_cicle|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~5 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Up_cicle|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N18
cyclonev_lcell_comb \triangle|Up_cicle|Add6~9 (
// Equation(s):
// \triangle|Up_cicle|Add6~9_sumout  = SUM(( !\triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add6~6  ))
// \triangle|Up_cicle|Add6~10  = CARRY(( !\triangle|Left_cicle|offset_y [6] ) + ( VCC ) + ( \triangle|Up_cicle|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~9_sumout ),
	.cout(\triangle|Up_cicle|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~9 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~9 .lut_mask = 64'h000000000000F0F0;
defparam \triangle|Up_cicle|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N21
cyclonev_lcell_comb \triangle|Up_cicle|Add6~13 (
// Equation(s):
// \triangle|Up_cicle|Add6~13_sumout  = SUM(( !\triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Up_cicle|Add6~10  ))
// \triangle|Up_cicle|Add6~14  = CARRY(( !\triangle|Left_cicle|offset_y [7] ) + ( GND ) + ( \triangle|Up_cicle|Add6~10  ))

	.dataa(!\triangle|Left_cicle|offset_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~13_sumout ),
	.cout(\triangle|Up_cicle|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~13 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \triangle|Up_cicle|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N24
cyclonev_lcell_comb \triangle|Up_cicle|Add6~17 (
// Equation(s):
// \triangle|Up_cicle|Add6~17_sumout  = SUM(( !\triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Up_cicle|Add6~14  ))
// \triangle|Up_cicle|Add6~18  = CARRY(( !\triangle|Left_cicle|offset_y [8] ) + ( GND ) + ( \triangle|Up_cicle|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~17_sumout ),
	.cout(\triangle|Up_cicle|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~17 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \triangle|Up_cicle|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N27
cyclonev_lcell_comb \triangle|Up_cicle|Add6~21 (
// Equation(s):
// \triangle|Up_cicle|Add6~21_sumout  = SUM(( VCC ) + ( GND ) + ( \triangle|Up_cicle|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\triangle|Up_cicle|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\triangle|Up_cicle|Add6~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Add6~21 .extended_lut = "off";
defparam \triangle|Up_cicle|Add6~21 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \triangle|Up_cicle|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N0
cyclonev_lcell_comb \triangle|Up_cicle|Selector60~0 (
// Equation(s):
// \triangle|Up_cicle|Selector60~0_combout  = ( \triangle|Up_cicle|Add6~21_sumout  & ( \triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout ) # (\triangle|Up_cicle|Add3~17_sumout ) ) ) ) # ( !\triangle|Up_cicle|Add6~21_sumout  & ( 
// \triangle|Right_cicle|x[4]~0_combout  & ( (\triangle|Right_cicle|x[4]~1_combout  & \triangle|Up_cicle|Add3~17_sumout ) ) ) ) # ( \triangle|Up_cicle|Add6~21_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add5~21_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add1~17_sumout ))) ) ) ) # ( !\triangle|Up_cicle|Add6~21_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add5~21_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add1~17_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Up_cicle|Add5~21_sumout ),
	.datac(!\triangle|Up_cicle|Add3~17_sumout ),
	.datad(!\triangle|Up_cicle|Add1~17_sumout ),
	.datae(!\triangle|Up_cicle|Add6~21_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector60~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector60~0 .lut_mask = 64'h227722770505AFAF;
defparam \triangle|Up_cicle|Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y78_N2
dffeas \triangle|Up_cicle|x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[9] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N6
cyclonev_lcell_comb \triangle|Up_cicle|Selector64~0 (
// Equation(s):
// \triangle|Up_cicle|Selector64~0_combout  = ( \triangle|Up_cicle|Add6~5_sumout  & ( \triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout ) # (\triangle|Up_cicle|Add3~1_sumout ) ) ) ) # ( !\triangle|Up_cicle|Add6~5_sumout  & ( 
// \triangle|Right_cicle|x[4]~0_combout  & ( (\triangle|Right_cicle|x[4]~1_combout  & \triangle|Up_cicle|Add3~1_sumout ) ) ) ) # ( \triangle|Up_cicle|Add6~5_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add5~5_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add1~1_sumout ))) ) ) ) # ( !\triangle|Up_cicle|Add6~5_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add5~5_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add1~1_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Up_cicle|Add5~5_sumout ),
	.datac(!\triangle|Up_cicle|Add1~1_sumout ),
	.datad(!\triangle|Up_cicle|Add3~1_sumout ),
	.datae(!\triangle|Up_cicle|Add6~5_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector64~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector64~0 .lut_mask = 64'h272727270055AAFF;
defparam \triangle|Up_cicle|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y78_N8
dffeas \triangle|Up_cicle|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[5] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N39
cyclonev_lcell_comb \triangle|Up_cicle|Selector62~0 (
// Equation(s):
// \triangle|Up_cicle|Selector62~0_combout  = ( \triangle|Up_cicle|Add6~13_sumout  & ( \triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout ) # (\triangle|Up_cicle|Add3~9_sumout ) ) ) ) # ( !\triangle|Up_cicle|Add6~13_sumout  & ( 
// \triangle|Right_cicle|x[4]~0_combout  & ( (\triangle|Right_cicle|x[4]~1_combout  & \triangle|Up_cicle|Add3~9_sumout ) ) ) ) # ( \triangle|Up_cicle|Add6~13_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// ((\triangle|Up_cicle|Add5~13_sumout ))) # (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Up_cicle|Add1~9_sumout )) ) ) ) # ( !\triangle|Up_cicle|Add6~13_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// ((\triangle|Up_cicle|Add5~13_sumout ))) # (\triangle|Right_cicle|x[4]~1_combout  & (\triangle|Up_cicle|Add1~9_sumout )) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Up_cicle|Add1~9_sumout ),
	.datac(!\triangle|Up_cicle|Add3~9_sumout ),
	.datad(!\triangle|Up_cicle|Add5~13_sumout ),
	.datae(!\triangle|Up_cicle|Add6~13_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector62~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector62~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \triangle|Up_cicle|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N24
cyclonev_lcell_comb \triangle|Up_cicle|x[7]~feeder (
// Equation(s):
// \triangle|Up_cicle|x[7]~feeder_combout  = \triangle|Up_cicle|Selector62~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|Selector62~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|x[7]~feeder .extended_lut = "off";
defparam \triangle|Up_cicle|x[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \triangle|Up_cicle|x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y78_N26
dffeas \triangle|Up_cicle|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|x[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[7] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N54
cyclonev_lcell_comb \triangle|Up_cicle|Selector61~0 (
// Equation(s):
// \triangle|Up_cicle|Selector61~0_combout  = ( \triangle|Up_cicle|Add6~17_sumout  & ( \triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout ) # (\triangle|Up_cicle|Add3~13_sumout ) ) ) ) # ( !\triangle|Up_cicle|Add6~17_sumout  & ( 
// \triangle|Right_cicle|x[4]~0_combout  & ( (\triangle|Right_cicle|x[4]~1_combout  & \triangle|Up_cicle|Add3~13_sumout ) ) ) ) # ( \triangle|Up_cicle|Add6~17_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add5~17_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add1~13_sumout ))) ) ) ) # ( !\triangle|Up_cicle|Add6~17_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add5~17_sumout )) # (\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add1~13_sumout ))) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Up_cicle|Add5~17_sumout ),
	.datac(!\triangle|Up_cicle|Add3~13_sumout ),
	.datad(!\triangle|Up_cicle|Add1~13_sumout ),
	.datae(!\triangle|Up_cicle|Add6~17_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector61~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector61~0 .lut_mask = 64'h227722770505AFAF;
defparam \triangle|Up_cicle|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y78_N56
dffeas \triangle|Up_cicle|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[8] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N12
cyclonev_lcell_comb \triangle|Up_cicle|Selector63~0 (
// Equation(s):
// \triangle|Up_cicle|Selector63~0_combout  = ( \triangle|Up_cicle|Add5~9_sumout  & ( \triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add6~9_sumout ))) # (\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add3~5_sumout )) ) ) ) # ( !\triangle|Up_cicle|Add5~9_sumout  & ( \triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout  & ((\triangle|Up_cicle|Add6~9_sumout ))) # (\triangle|Right_cicle|x[4]~1_combout  & 
// (\triangle|Up_cicle|Add3~5_sumout )) ) ) ) # ( \triangle|Up_cicle|Add5~9_sumout  & ( !\triangle|Right_cicle|x[4]~0_combout  & ( (!\triangle|Right_cicle|x[4]~1_combout ) # (\triangle|Up_cicle|Add1~5_sumout ) ) ) ) # ( !\triangle|Up_cicle|Add5~9_sumout  & ( 
// !\triangle|Right_cicle|x[4]~0_combout  & ( (\triangle|Right_cicle|x[4]~1_combout  & \triangle|Up_cicle|Add1~5_sumout ) ) ) )

	.dataa(!\triangle|Right_cicle|x[4]~1_combout ),
	.datab(!\triangle|Up_cicle|Add1~5_sumout ),
	.datac(!\triangle|Up_cicle|Add3~5_sumout ),
	.datad(!\triangle|Up_cicle|Add6~9_sumout ),
	.datae(!\triangle|Up_cicle|Add5~9_sumout ),
	.dataf(!\triangle|Right_cicle|x[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|Selector63~0 .extended_lut = "off";
defparam \triangle|Up_cicle|Selector63~0 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \triangle|Up_cicle|Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y78_N14
dffeas \triangle|Up_cicle|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\triangle|Up_cicle|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\triangle|Up_cicle|x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\triangle|Up_cicle|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \triangle|Up_cicle|x[6] .is_wysiwyg = "true";
defparam \triangle|Up_cicle|x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N51
cyclonev_lcell_comb \triangle|Up_cicle|always1~6 (
// Equation(s):
// \triangle|Up_cicle|always1~6_combout  = ( !\triangle|Up_cicle|x [8] & ( \triangle|Up_cicle|x [6] & ( (!\triangle|Up_cicle|x [9] & (!\triangle|Up_cicle|x [5] & !\triangle|Up_cicle|x [7])) ) ) )

	.dataa(!\triangle|Up_cicle|x [9]),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|x [5]),
	.datad(!\triangle|Up_cicle|x [7]),
	.datae(!\triangle|Up_cicle|x [8]),
	.dataf(!\triangle|Up_cicle|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~6 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~6 .lut_mask = 64'h00000000A0000000;
defparam \triangle|Up_cicle|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N54
cyclonev_lcell_comb \triangle|Up_cicle|always1~8 (
// Equation(s):
// \triangle|Up_cicle|always1~8_combout  = ( !\triangle|Up_cicle|y [8] & ( \triangle|Up_cicle|always1~6_combout  & ( (!\triangle|Up_cicle|y [7] & (!\triangle|Up_cicle|always1~7_combout  & ((!\triangle|center_y_left [6]) # (\triangle|Up_cicle|y [6])))) ) ) )

	.dataa(!\triangle|center_y_left [6]),
	.datab(!\triangle|Up_cicle|y [7]),
	.datac(!\triangle|Up_cicle|always1~7_combout ),
	.datad(!\triangle|Up_cicle|y [6]),
	.datae(!\triangle|Up_cicle|y [8]),
	.dataf(!\triangle|Up_cicle|always1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~8 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~8 .lut_mask = 64'h0000000080C00000;
defparam \triangle|Up_cicle|always1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N39
cyclonev_lcell_comb \triangle|Up_cicle|LessThan8~3 (
// Equation(s):
// \triangle|Up_cicle|LessThan8~3_combout  = ( \triangle|Up_cicle|y [4] & ( (!\triangle|Add5~5_sumout  & \triangle|Add5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Add5~5_sumout ),
	.datad(!\triangle|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan8~3 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan8~3 .lut_mask = 64'h0000000000F000F0;
defparam \triangle|Up_cicle|LessThan8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N42
cyclonev_lcell_comb \triangle|Up_cicle|always1~9 (
// Equation(s):
// \triangle|Up_cicle|always1~9_combout  = ( \triangle|Up_cicle|always1~8_combout  & ( \triangle|Up_cicle|LessThan8~3_combout  & ( (!\triangle|Up_cicle|LessThan8~0_combout  & (!\triangle|Up_cicle|always1~3_combout  & (!\triangle|Up_cicle|LessThan8~4_combout  
// & !\triangle|Up_cicle|always1~5_combout ))) ) ) ) # ( \triangle|Up_cicle|always1~8_combout  & ( !\triangle|Up_cicle|LessThan8~3_combout  & ( (!\triangle|Up_cicle|always1~3_combout  & (!\triangle|Up_cicle|LessThan8~4_combout  & 
// !\triangle|Up_cicle|always1~5_combout )) ) ) )

	.dataa(!\triangle|Up_cicle|LessThan8~0_combout ),
	.datab(!\triangle|Up_cicle|always1~3_combout ),
	.datac(!\triangle|Up_cicle|LessThan8~4_combout ),
	.datad(!\triangle|Up_cicle|always1~5_combout ),
	.datae(!\triangle|Up_cicle|always1~8_combout ),
	.dataf(!\triangle|Up_cicle|LessThan8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~9 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~9 .lut_mask = 64'h0000C00000008000;
defparam \triangle|Up_cicle|always1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N42
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[7]~0 (
// Equation(s):
// \triangle|Up_cicle|vga_x[7]~0_combout  = ( \triangle|Up_cicle|WideNor1~0_combout  & ( \triangle|Up_cicle|always1~9_combout  & ( ((\triangle|Up_cicle|LessThan8~1_combout  & ((\triangle|Up_cicle|LessThan8~5_combout ) # (\triangle|Up_cicle|always1~15_combout 
// )))) # (\triangle|Up_cicle|LessThan8~2_combout ) ) ) ) # ( !\triangle|Up_cicle|WideNor1~0_combout  & ( \triangle|Up_cicle|always1~9_combout  ) ) # ( \triangle|Up_cicle|WideNor1~0_combout  & ( !\triangle|Up_cicle|always1~9_combout  ) ) # ( 
// !\triangle|Up_cicle|WideNor1~0_combout  & ( !\triangle|Up_cicle|always1~9_combout  ) )

	.dataa(!\triangle|Up_cicle|always1~15_combout ),
	.datab(!\triangle|Up_cicle|LessThan8~5_combout ),
	.datac(!\triangle|Up_cicle|LessThan8~1_combout ),
	.datad(!\triangle|Up_cicle|LessThan8~2_combout ),
	.datae(!\triangle|Up_cicle|WideNor1~0_combout ),
	.dataf(!\triangle|Up_cicle|always1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[7]~0 .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[7]~0 .lut_mask = 64'hFFFFFFFFFFFF07FF;
defparam \triangle|Up_cicle|vga_x[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N18
cyclonev_lcell_comb \triangle|Up_cicle|vga_y[6] (
// Equation(s):
// \triangle|Up_cicle|vga_y [6] = ( \triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|vga_y [6] ) ) # ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|y [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|vga_y [6]),
	.datad(!\triangle|Up_cicle|y [6]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_y [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_y[6] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_y[6] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \triangle|Up_cicle|vga_y[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N51
cyclonev_lcell_comb \triangle|Selector44~0 (
// Equation(s):
// \triangle|Selector44~0_combout  = ( \triangle|Up_cicle|vga_y [6] & ( (!\triangle|state [0] & (((!\triangle|state [1])) # (\triangle|Right_cicle|vga_y [6]))) # (\triangle|state [0] & (((\triangle|state [1]) # (\triangle|Left_cicle|vga_y [6])))) ) ) # ( 
// !\triangle|Up_cicle|vga_y [6] & ( (!\triangle|state [0] & (\triangle|Right_cicle|vga_y [6] & ((\triangle|state [1])))) # (\triangle|state [0] & (((\triangle|Left_cicle|vga_y [6] & !\triangle|state [1])))) ) )

	.dataa(!\triangle|Right_cicle|vga_y [6]),
	.datab(!\triangle|state [0]),
	.datac(!\triangle|Left_cicle|vga_y [6]),
	.datad(!\triangle|state [1]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector44~0 .extended_lut = "off";
defparam \triangle|Selector44~0 .lut_mask = 64'h03440344CF77CF77;
defparam \triangle|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N45
cyclonev_lcell_comb \triangle|vga_y[6] (
// Equation(s):
// \triangle|vga_y [6] = ( \triangle|Selector44~0_combout  & ( (\triangle|vga_y [6]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector44~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_y [6]) ) )

	.dataa(!\triangle|WideNor1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|vga_y [6]),
	.datae(gnd),
	.dataf(!\triangle|Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_y [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_y[6] .extended_lut = "off";
defparam \triangle|vga_y[6] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \triangle|vga_y[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N33
cyclonev_lcell_comb \triangle|Up_cicle|vga_y[1] (
// Equation(s):
// \triangle|Up_cicle|vga_y [1] = ( \triangle|Up_cicle|vga_y [1] & ( (\triangle|Up_cicle|vga_x[7]~0_combout ) # (\triangle|Up_cicle|y [1]) ) ) # ( !\triangle|Up_cicle|vga_y [1] & ( (\triangle|Up_cicle|y [1] & !\triangle|Up_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|y [1]),
	.datad(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_y [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_y[1] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_y[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Up_cicle|vga_y[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N39
cyclonev_lcell_comb \triangle|Left_cicle|vga_y[1] (
// Equation(s):
// \triangle|Left_cicle|vga_y [1] = ( \triangle|Left_cicle|vga_y [1] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|y [1]) ) ) # ( !\triangle|Left_cicle|vga_y [1] & ( (\triangle|Left_cicle|y [1] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(!\triangle|Left_cicle|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_y [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_y[1] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_y[1] .lut_mask = 64'h5500550055FF55FF;
defparam \triangle|Left_cicle|vga_y[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N9
cyclonev_lcell_comb \triangle|Right_cicle|vga_y[1] (
// Equation(s):
// \triangle|Right_cicle|vga_y [1] = ( \triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|vga_y [1] ) ) # ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|y [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|vga_y [1]),
	.datad(!\triangle|Right_cicle|y [1]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_y [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_y[1] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_y[1] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \triangle|Right_cicle|vga_y[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N27
cyclonev_lcell_comb \triangle|Selector33~0 (
// Equation(s):
// \triangle|Selector33~0_combout  = ( \triangle|state [0] & ( (!\triangle|state [1] & ((\triangle|Left_cicle|vga_y [1]))) # (\triangle|state [1] & (\triangle|Up_cicle|vga_y [1])) ) ) # ( !\triangle|state [0] & ( (!\triangle|state [1] & 
// (\triangle|Up_cicle|vga_y [1])) # (\triangle|state [1] & ((\triangle|Right_cicle|vga_y [1]))) ) )

	.dataa(!\triangle|Up_cicle|vga_y [1]),
	.datab(!\triangle|Left_cicle|vga_y [1]),
	.datac(!\triangle|state [1]),
	.datad(!\triangle|Right_cicle|vga_y [1]),
	.datae(gnd),
	.dataf(!\triangle|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector33~0 .extended_lut = "off";
defparam \triangle|Selector33~0 .lut_mask = 64'h505F505F35353535;
defparam \triangle|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N45
cyclonev_lcell_comb \triangle|vga_y[1] (
// Equation(s):
// \triangle|vga_y [1] = ( \triangle|Selector33~0_combout  & ( (\triangle|WideNor1~0_combout ) # (\triangle|vga_y [1]) ) ) # ( !\triangle|Selector33~0_combout  & ( (\triangle|vga_y [1] & !\triangle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_y [1]),
	.datad(!\triangle|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_y [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_y[1] .extended_lut = "off";
defparam \triangle|vga_y[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|vga_y[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N18
cyclonev_lcell_comb \triangle|Left_cicle|vga_y[3] (
// Equation(s):
// \triangle|Left_cicle|vga_y [3] = ( \triangle|Left_cicle|vga_y [3] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|y [3]) ) ) # ( !\triangle|Left_cicle|vga_y [3] & ( (\triangle|Left_cicle|y [3] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|y [3]),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_y [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_y[3] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_y[3] .lut_mask = 64'h3300330033FF33FF;
defparam \triangle|Left_cicle|vga_y[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \triangle|Right_cicle|vga_y[3] (
// Equation(s):
// \triangle|Right_cicle|vga_y [3] = ( \triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|vga_y [3] ) ) # ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|y [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|y [3]),
	.datad(!\triangle|Right_cicle|vga_y [3]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_y [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_y[3] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_y[3] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \triangle|Right_cicle|vga_y[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N51
cyclonev_lcell_comb \triangle|Up_cicle|vga_y[3] (
// Equation(s):
// \triangle|Up_cicle|vga_y [3] = ( \triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|vga_y [3] ) ) # ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|y [3] ) )

	.dataa(!\triangle|Up_cicle|vga_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Up_cicle|y [3]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_y [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_y[3] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_y[3] .lut_mask = 64'h00FF00FF55555555;
defparam \triangle|Up_cicle|vga_y[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N42
cyclonev_lcell_comb \triangle|Selector41~0 (
// Equation(s):
// \triangle|Selector41~0_combout  = ( \triangle|Up_cicle|vga_y [3] & ( (!\triangle|state [0] & (((!\triangle|state [1]) # (\triangle|Right_cicle|vga_y [3])))) # (\triangle|state [0] & (((\triangle|state [1])) # (\triangle|Left_cicle|vga_y [3]))) ) ) # ( 
// !\triangle|Up_cicle|vga_y [3] & ( (!\triangle|state [0] & (((\triangle|state [1] & \triangle|Right_cicle|vga_y [3])))) # (\triangle|state [0] & (\triangle|Left_cicle|vga_y [3] & (!\triangle|state [1]))) ) )

	.dataa(!\triangle|state [0]),
	.datab(!\triangle|Left_cicle|vga_y [3]),
	.datac(!\triangle|state [1]),
	.datad(!\triangle|Right_cicle|vga_y [3]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector41~0 .extended_lut = "off";
defparam \triangle|Selector41~0 .lut_mask = 64'h101A101AB5BFB5BF;
defparam \triangle|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N33
cyclonev_lcell_comb \triangle|vga_y[3] (
// Equation(s):
// \triangle|vga_y [3] = ( \triangle|Selector41~0_combout  & ( (\triangle|vga_y [3]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector41~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_y [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|WideNor1~0_combout ),
	.datad(!\triangle|vga_y [3]),
	.datae(gnd),
	.dataf(!\triangle|Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_y [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_y[3] .extended_lut = "off";
defparam \triangle|vga_y[3] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \triangle|vga_y[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N42
cyclonev_lcell_comb \triangle|Left_cicle|vga_y[4] (
// Equation(s):
// \triangle|Left_cicle|vga_y [4] = ( \triangle|Left_cicle|vga_y [4] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|y [4]) ) ) # ( !\triangle|Left_cicle|vga_y [4] & ( (\triangle|Left_cicle|y [4] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|y [4]),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_y [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_y[4] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_y[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Left_cicle|vga_y[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N24
cyclonev_lcell_comb \triangle|Right_cicle|vga_y[4] (
// Equation(s):
// \triangle|Right_cicle|vga_y [4] = ( \triangle|Right_cicle|vga_y [4] & ( (\triangle|Right_cicle|vga_x[7]~0_combout ) # (\triangle|Right_cicle|y [4]) ) ) # ( !\triangle|Right_cicle|vga_y [4] & ( (\triangle|Right_cicle|y [4] & 
// !\triangle|Right_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|y [4]),
	.datad(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_y [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_y[4] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_y[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Right_cicle|vga_y[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N15
cyclonev_lcell_comb \triangle|Up_cicle|vga_y[4] (
// Equation(s):
// \triangle|Up_cicle|vga_y [4] = ( \triangle|Up_cicle|vga_y [4] & ( (\triangle|Up_cicle|vga_x[7]~0_combout ) # (\triangle|Up_cicle|y [4]) ) ) # ( !\triangle|Up_cicle|vga_y [4] & ( (\triangle|Up_cicle|y [4] & !\triangle|Up_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|y [4]),
	.datad(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_y [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_y[4] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_y[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Up_cicle|vga_y[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N54
cyclonev_lcell_comb \triangle|Selector42~0 (
// Equation(s):
// \triangle|Selector42~0_combout  = ( \triangle|Up_cicle|vga_y [4] & ( (!\triangle|state [0] & (((!\triangle|state [1]) # (\triangle|Right_cicle|vga_y [4])))) # (\triangle|state [0] & (((\triangle|state [1])) # (\triangle|Left_cicle|vga_y [4]))) ) ) # ( 
// !\triangle|Up_cicle|vga_y [4] & ( (!\triangle|state [0] & (((\triangle|Right_cicle|vga_y [4] & \triangle|state [1])))) # (\triangle|state [0] & (\triangle|Left_cicle|vga_y [4] & ((!\triangle|state [1])))) ) )

	.dataa(!\triangle|state [0]),
	.datab(!\triangle|Left_cicle|vga_y [4]),
	.datac(!\triangle|Right_cicle|vga_y [4]),
	.datad(!\triangle|state [1]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector42~0 .extended_lut = "off";
defparam \triangle|Selector42~0 .lut_mask = 64'h110A110ABB5FBB5F;
defparam \triangle|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N57
cyclonev_lcell_comb \triangle|vga_y[4] (
// Equation(s):
// \triangle|vga_y [4] = ( \triangle|vga_y [4] & ( (!\triangle|WideNor1~0_combout ) # (\triangle|Selector42~0_combout ) ) ) # ( !\triangle|vga_y [4] & ( (\triangle|Selector42~0_combout  & \triangle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Selector42~0_combout ),
	.datad(!\triangle|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|vga_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_y [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_y[4] .extended_lut = "off";
defparam \triangle|vga_y[4] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \triangle|vga_y[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N21
cyclonev_lcell_comb \triangle|Left_cicle|vga_y[0] (
// Equation(s):
// \triangle|Left_cicle|vga_y [0] = ( \triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|vga_y [0] ) ) # ( !\triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|y [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|y [0]),
	.datad(!\triangle|Left_cicle|vga_y [0]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_y [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_y[0] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_y[0] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \triangle|Left_cicle|vga_y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N27
cyclonev_lcell_comb \triangle|Right_cicle|vga_y[0] (
// Equation(s):
// \triangle|Right_cicle|vga_y [0] = ( \triangle|Right_cicle|vga_y [0] & ( \triangle|Right_cicle|vga_x[7]~0_combout  ) ) # ( \triangle|Right_cicle|vga_y [0] & ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|y [0] ) ) ) # ( 
// !\triangle|Right_cicle|vga_y [0] & ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|y [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|y [0]),
	.datad(gnd),
	.datae(!\triangle|Right_cicle|vga_y [0]),
	.dataf(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_y [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_y[0] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_y[0] .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \triangle|Right_cicle|vga_y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N48
cyclonev_lcell_comb \triangle|Up_cicle|vga_y[0] (
// Equation(s):
// \triangle|Up_cicle|vga_y [0] = ( \triangle|Up_cicle|vga_y [0] & ( (\triangle|Up_cicle|vga_x[7]~0_combout ) # (\triangle|Up_cicle|y [0]) ) ) # ( !\triangle|Up_cicle|vga_y [0] & ( (\triangle|Up_cicle|y [0] & !\triangle|Up_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|y [0]),
	.datad(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_y [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_y[0] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_y[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Up_cicle|vga_y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N6
cyclonev_lcell_comb \triangle|Selector34~0 (
// Equation(s):
// \triangle|Selector34~0_combout  = ( \triangle|Up_cicle|vga_y [0] & ( (!\triangle|state [0] & (((!\triangle|state [1]) # (\triangle|Right_cicle|vga_y [0])))) # (\triangle|state [0] & (((\triangle|state [1])) # (\triangle|Left_cicle|vga_y [0]))) ) ) # ( 
// !\triangle|Up_cicle|vga_y [0] & ( (!\triangle|state [0] & (((\triangle|Right_cicle|vga_y [0] & \triangle|state [1])))) # (\triangle|state [0] & (\triangle|Left_cicle|vga_y [0] & ((!\triangle|state [1])))) ) )

	.dataa(!\triangle|Left_cicle|vga_y [0]),
	.datab(!\triangle|state [0]),
	.datac(!\triangle|Right_cicle|vga_y [0]),
	.datad(!\triangle|state [1]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector34~0 .extended_lut = "off";
defparam \triangle|Selector34~0 .lut_mask = 64'h110C110CDD3FDD3F;
defparam \triangle|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N21
cyclonev_lcell_comb \triangle|vga_y[0] (
// Equation(s):
// \triangle|vga_y [0] = ( \triangle|Selector34~0_combout  & ( (\triangle|WideNor1~0_combout ) # (\triangle|vga_y [0]) ) ) # ( !\triangle|Selector34~0_combout  & ( (\triangle|vga_y [0] & !\triangle|WideNor1~0_combout ) ) )

	.dataa(!\triangle|vga_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_y [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_y[0] .extended_lut = "off";
defparam \triangle|vga_y[0] .lut_mask = 64'h5500550055FF55FF;
defparam \triangle|vga_y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N3
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[7] (
// Equation(s):
// \triangle|Up_cicle|vga_x [7] = ( \triangle|Up_cicle|vga_x [7] & ( \triangle|Up_cicle|vga_x[7]~0_combout  ) ) # ( \triangle|Up_cicle|vga_x [7] & ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [7] ) ) ) # ( !\triangle|Up_cicle|vga_x [7] 
// & ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [7] ) ) )

	.dataa(!\triangle|Up_cicle|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\triangle|Up_cicle|vga_x [7]),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[7] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[7] .lut_mask = 64'h555555550000FFFF;
defparam \triangle|Up_cicle|vga_x[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N45
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[7] (
// Equation(s):
// \triangle|Left_cicle|vga_x [7] = ( \triangle|Left_cicle|vga_x [7] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|x [7]) ) ) # ( !\triangle|Left_cicle|vga_x [7] & ( (\triangle|Left_cicle|x [7] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(!\triangle|Left_cicle|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[7] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[7] .lut_mask = 64'h5500550055FF55FF;
defparam \triangle|Left_cicle|vga_x[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N42
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[7] (
// Equation(s):
// \triangle|Right_cicle|vga_x [7] = ( \triangle|Right_cicle|vga_x [7] & ( (\triangle|Right_cicle|vga_x[7]~0_combout ) # (\triangle|Right_cicle|x [7]) ) ) # ( !\triangle|Right_cicle|vga_x [7] & ( (\triangle|Right_cicle|x [7] & 
// !\triangle|Right_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|x [7]),
	.datad(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[7] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[7] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Right_cicle|vga_x[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N27
cyclonev_lcell_comb \triangle|Selector52~0 (
// Equation(s):
// \triangle|Selector52~0_combout  = ( \triangle|Right_cicle|vga_x [7] & ( (!\triangle|state [1] & ((!\triangle|state [0] & (\triangle|Up_cicle|vga_x [7])) # (\triangle|state [0] & ((\triangle|Left_cicle|vga_x [7]))))) # (\triangle|state [1] & 
// (((!\triangle|state [0])) # (\triangle|Up_cicle|vga_x [7]))) ) ) # ( !\triangle|Right_cicle|vga_x [7] & ( (!\triangle|state [1] & ((!\triangle|state [0] & (\triangle|Up_cicle|vga_x [7])) # (\triangle|state [0] & ((\triangle|Left_cicle|vga_x [7]))))) # 
// (\triangle|state [1] & (\triangle|Up_cicle|vga_x [7] & (\triangle|state [0]))) ) )

	.dataa(!\triangle|Up_cicle|vga_x [7]),
	.datab(!\triangle|state [1]),
	.datac(!\triangle|state [0]),
	.datad(!\triangle|Left_cicle|vga_x [7]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector52~0 .extended_lut = "off";
defparam \triangle|Selector52~0 .lut_mask = 64'h414D414D717D717D;
defparam \triangle|Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N54
cyclonev_lcell_comb \triangle|vga_x[7] (
// Equation(s):
// \triangle|vga_x [7] = ( \triangle|Selector52~0_combout  & ( (\triangle|vga_x [7]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector52~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_x [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|WideNor1~0_combout ),
	.datad(!\triangle|vga_x [7]),
	.datae(gnd),
	.dataf(!\triangle|Selector52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[7] .extended_lut = "off";
defparam \triangle|vga_x[7] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \triangle|vga_x[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N48
cyclonev_lcell_comb \vga_u0|user_input_translator|Add1~0 (
// Equation(s):
// \vga_u0|user_input_translator|Add1~0_combout  = (\triangle|vga_y [0] & \triangle|vga_x [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_y [0]),
	.datad(!\triangle|vga_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add1~0 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add1~0 .lut_mask = 64'h000F000F000F000F;
defparam \vga_u0|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N51
cyclonev_lcell_comb \triangle|Left_cicle|vga_y[5] (
// Equation(s):
// \triangle|Left_cicle|vga_y [5] = ( \triangle|Left_cicle|vga_y [5] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|y [5]) ) ) # ( !\triangle|Left_cicle|vga_y [5] & ( (\triangle|Left_cicle|y [5] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|y [5]),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_y [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_y[5] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_y[5] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Left_cicle|vga_y[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N36
cyclonev_lcell_comb \triangle|Right_cicle|vga_y[5] (
// Equation(s):
// \triangle|Right_cicle|vga_y [5] = ( \triangle|Right_cicle|y [5] & ( (!\triangle|Right_cicle|vga_x[7]~0_combout ) # (\triangle|Right_cicle|vga_y [5]) ) ) # ( !\triangle|Right_cicle|y [5] & ( (\triangle|Right_cicle|vga_x[7]~0_combout  & 
// \triangle|Right_cicle|vga_y [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datad(!\triangle|Right_cicle|vga_y [5]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_y [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_y[5] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_y[5] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \triangle|Right_cicle|vga_y[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N12
cyclonev_lcell_comb \triangle|Up_cicle|vga_y[5] (
// Equation(s):
// \triangle|Up_cicle|vga_y [5] = ( \triangle|Up_cicle|vga_y [5] & ( (\triangle|Up_cicle|vga_x[7]~0_combout ) # (\triangle|Up_cicle|y [5]) ) ) # ( !\triangle|Up_cicle|vga_y [5] & ( (\triangle|Up_cicle|y [5] & !\triangle|Up_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|y [5]),
	.datad(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_y [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_y[5] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_y[5] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Up_cicle|vga_y[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N45
cyclonev_lcell_comb \triangle|Selector43~0 (
// Equation(s):
// \triangle|Selector43~0_combout  = ( \triangle|Up_cicle|vga_y [5] & ( (!\triangle|state [0] & (((!\triangle|state [1]) # (\triangle|Right_cicle|vga_y [5])))) # (\triangle|state [0] & (((\triangle|state [1])) # (\triangle|Left_cicle|vga_y [5]))) ) ) # ( 
// !\triangle|Up_cicle|vga_y [5] & ( (!\triangle|state [0] & (((\triangle|state [1] & \triangle|Right_cicle|vga_y [5])))) # (\triangle|state [0] & (\triangle|Left_cicle|vga_y [5] & (!\triangle|state [1]))) ) )

	.dataa(!\triangle|state [0]),
	.datab(!\triangle|Left_cicle|vga_y [5]),
	.datac(!\triangle|state [1]),
	.datad(!\triangle|Right_cicle|vga_y [5]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector43~0 .extended_lut = "off";
defparam \triangle|Selector43~0 .lut_mask = 64'h101A101AB5BFB5BF;
defparam \triangle|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N54
cyclonev_lcell_comb \triangle|vga_y[5] (
// Equation(s):
// \triangle|vga_y [5] = ( \triangle|Selector43~0_combout  & ( (\triangle|WideNor1~0_combout ) # (\triangle|vga_y [5]) ) ) # ( !\triangle|Selector43~0_combout  & ( (\triangle|vga_y [5] & !\triangle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_y [5]),
	.datad(!\triangle|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Selector43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_y [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_y[5] .extended_lut = "off";
defparam \triangle|vga_y[5] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|vga_y[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N6
cyclonev_lcell_comb \triangle|Left_cicle|vga_y[2] (
// Equation(s):
// \triangle|Left_cicle|vga_y [2] = ( \triangle|Left_cicle|vga_y [2] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|y [2]) ) ) # ( !\triangle|Left_cicle|vga_y [2] & ( (\triangle|Left_cicle|y [2] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|y [2]),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_y [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_y[2] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_y[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Left_cicle|vga_y[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N9
cyclonev_lcell_comb \triangle|Right_cicle|vga_y[2] (
// Equation(s):
// \triangle|Right_cicle|vga_y [2] = ( \triangle|Right_cicle|vga_y [2] & ( (\triangle|Right_cicle|vga_x[7]~0_combout ) # (\triangle|Right_cicle|y [2]) ) ) # ( !\triangle|Right_cicle|vga_y [2] & ( (\triangle|Right_cicle|y [2] & 
// !\triangle|Right_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|y [2]),
	.datad(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_y [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_y[2] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_y[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Right_cicle|vga_y[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N30
cyclonev_lcell_comb \triangle|Up_cicle|vga_y[2] (
// Equation(s):
// \triangle|Up_cicle|vga_y [2] = ( \triangle|Up_cicle|vga_y [2] & ( (\triangle|Up_cicle|vga_x[7]~0_combout ) # (\triangle|Up_cicle|y [2]) ) ) # ( !\triangle|Up_cicle|vga_y [2] & ( (\triangle|Up_cicle|y [2] & !\triangle|Up_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|y [2]),
	.datad(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_y [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_y[2] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_y[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Up_cicle|vga_y[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N48
cyclonev_lcell_comb \triangle|Selector0~0 (
// Equation(s):
// \triangle|Selector0~0_combout  = ( \triangle|Up_cicle|vga_y [2] & ( (!\triangle|state [0] & (((!\triangle|state [1]) # (\triangle|Right_cicle|vga_y [2])))) # (\triangle|state [0] & (((\triangle|state [1])) # (\triangle|Left_cicle|vga_y [2]))) ) ) # ( 
// !\triangle|Up_cicle|vga_y [2] & ( (!\triangle|state [0] & (((\triangle|Right_cicle|vga_y [2] & \triangle|state [1])))) # (\triangle|state [0] & (\triangle|Left_cicle|vga_y [2] & ((!\triangle|state [1])))) ) )

	.dataa(!\triangle|Left_cicle|vga_y [2]),
	.datab(!\triangle|Right_cicle|vga_y [2]),
	.datac(!\triangle|state [0]),
	.datad(!\triangle|state [1]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector0~0 .extended_lut = "off";
defparam \triangle|Selector0~0 .lut_mask = 64'h05300530F53FF53F;
defparam \triangle|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N39
cyclonev_lcell_comb \triangle|vga_y[2] (
// Equation(s):
// \triangle|vga_y [2] = ( \triangle|Selector0~0_combout  & ( (\triangle|WideNor1~0_combout ) # (\triangle|vga_y [2]) ) ) # ( !\triangle|Selector0~0_combout  & ( (\triangle|vga_y [2] & !\triangle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_y [2]),
	.datad(!\triangle|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_y [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_y[2] .extended_lut = "off";
defparam \triangle|vga_y[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|vga_y[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N33
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[6] (
// Equation(s):
// \triangle|Left_cicle|vga_x [6] = ( \triangle|Left_cicle|vga_x [6] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|x [6]) ) ) # ( !\triangle|Left_cicle|vga_x [6] & ( (\triangle|Left_cicle|x [6] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(!\triangle|Left_cicle|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[6] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[6] .lut_mask = 64'h5500550055FF55FF;
defparam \triangle|Left_cicle|vga_x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N21
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[6] (
// Equation(s):
// \triangle|Up_cicle|vga_x [6] = ( \triangle|Up_cicle|vga_x [6] & ( \triangle|Up_cicle|vga_x[7]~0_combout  ) ) # ( \triangle|Up_cicle|vga_x [6] & ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [6] ) ) ) # ( !\triangle|Up_cicle|vga_x [6] 
// & ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [6] ) ) )

	.dataa(!\triangle|Up_cicle|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\triangle|Up_cicle|vga_x [6]),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[6] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[6] .lut_mask = 64'h555555550000FFFF;
defparam \triangle|Up_cicle|vga_x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N30
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[6] (
// Equation(s):
// \triangle|Right_cicle|vga_x [6] = ( \triangle|Right_cicle|vga_x [6] & ( (\triangle|Right_cicle|vga_x[7]~0_combout ) # (\triangle|Right_cicle|x [6]) ) ) # ( !\triangle|Right_cicle|vga_x [6] & ( (\triangle|Right_cicle|x [6] & 
// !\triangle|Right_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\triangle|Right_cicle|x [6]),
	.datac(gnd),
	.datad(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[6] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[6] .lut_mask = 64'h3300330033FF33FF;
defparam \triangle|Right_cicle|vga_x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N12
cyclonev_lcell_comb \triangle|Selector51~0 (
// Equation(s):
// \triangle|Selector51~0_combout  = ( \triangle|Right_cicle|vga_x [6] & ( (!\triangle|state [0] & (((\triangle|Up_cicle|vga_x [6])) # (\triangle|state [1]))) # (\triangle|state [0] & ((!\triangle|state [1] & (\triangle|Left_cicle|vga_x [6])) # 
// (\triangle|state [1] & ((\triangle|Up_cicle|vga_x [6]))))) ) ) # ( !\triangle|Right_cicle|vga_x [6] & ( (!\triangle|state [0] & (!\triangle|state [1] & ((\triangle|Up_cicle|vga_x [6])))) # (\triangle|state [0] & ((!\triangle|state [1] & 
// (\triangle|Left_cicle|vga_x [6])) # (\triangle|state [1] & ((\triangle|Up_cicle|vga_x [6]))))) ) )

	.dataa(!\triangle|state [0]),
	.datab(!\triangle|state [1]),
	.datac(!\triangle|Left_cicle|vga_x [6]),
	.datad(!\triangle|Up_cicle|vga_x [6]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector51~0 .extended_lut = "off";
defparam \triangle|Selector51~0 .lut_mask = 64'h049D049D26BF26BF;
defparam \triangle|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N15
cyclonev_lcell_comb \triangle|vga_x[6] (
// Equation(s):
// \triangle|vga_x [6] = ( \triangle|Selector51~0_combout  & ( (\triangle|WideNor1~0_combout ) # (\triangle|vga_x [6]) ) ) # ( !\triangle|Selector51~0_combout  & ( (\triangle|vga_x [6] & !\triangle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_x [6]),
	.datad(!\triangle|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Selector51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[6] .extended_lut = "off";
defparam \triangle|vga_x[6] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|vga_x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N39
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[5] (
// Equation(s):
// \triangle|Up_cicle|vga_x [5] = ( \triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|vga_x [5] ) ) # ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [5] ) )

	.dataa(!\triangle|Up_cicle|x [5]),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|vga_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[5] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[5] .lut_mask = 64'h555555550F0F0F0F;
defparam \triangle|Up_cicle|vga_x[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N36
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[5] (
// Equation(s):
// \triangle|Left_cicle|vga_x [5] = (!\triangle|Left_cicle|vga_x[7]~0_combout  & (\triangle|Left_cicle|x [5])) # (\triangle|Left_cicle|vga_x[7]~0_combout  & ((\triangle|Left_cicle|vga_x [5])))

	.dataa(gnd),
	.datab(!\triangle|Left_cicle|x [5]),
	.datac(!\triangle|Left_cicle|vga_x [5]),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[5] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[5] .lut_mask = 64'h330F330F330F330F;
defparam \triangle|Left_cicle|vga_x[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N9
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[5] (
// Equation(s):
// \triangle|Right_cicle|vga_x [5] = ( \triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|vga_x [5] ) ) # ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|vga_x [5] & ( \triangle|Right_cicle|x [5] ) ) ) # ( 
// !\triangle|Right_cicle|vga_x[7]~0_combout  & ( !\triangle|Right_cicle|vga_x [5] & ( \triangle|Right_cicle|x [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|x [5]),
	.datad(gnd),
	.datae(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.dataf(!\triangle|Right_cicle|vga_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[5] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[5] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \triangle|Right_cicle|vga_x[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N48
cyclonev_lcell_comb \triangle|Selector50~0 (
// Equation(s):
// \triangle|Selector50~0_combout  = ( \triangle|Left_cicle|vga_x [5] & ( \triangle|Right_cicle|vga_x [5] & ( (!\triangle|state [0] $ (!\triangle|state [1])) # (\triangle|Up_cicle|vga_x [5]) ) ) ) # ( !\triangle|Left_cicle|vga_x [5] & ( 
// \triangle|Right_cicle|vga_x [5] & ( (!\triangle|Up_cicle|vga_x [5] & (!\triangle|state [0] & \triangle|state [1])) # (\triangle|Up_cicle|vga_x [5] & ((!\triangle|state [0]) # (\triangle|state [1]))) ) ) ) # ( \triangle|Left_cicle|vga_x [5] & ( 
// !\triangle|Right_cicle|vga_x [5] & ( (!\triangle|Up_cicle|vga_x [5] & (\triangle|state [0] & !\triangle|state [1])) # (\triangle|Up_cicle|vga_x [5] & ((!\triangle|state [1]) # (\triangle|state [0]))) ) ) ) # ( !\triangle|Left_cicle|vga_x [5] & ( 
// !\triangle|Right_cicle|vga_x [5] & ( (\triangle|Up_cicle|vga_x [5] & (!\triangle|state [0] $ (\triangle|state [1]))) ) ) )

	.dataa(gnd),
	.datab(!\triangle|Up_cicle|vga_x [5]),
	.datac(!\triangle|state [0]),
	.datad(!\triangle|state [1]),
	.datae(!\triangle|Left_cicle|vga_x [5]),
	.dataf(!\triangle|Right_cicle|vga_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector50~0 .extended_lut = "off";
defparam \triangle|Selector50~0 .lut_mask = 64'h30033F0330F33FF3;
defparam \triangle|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N24
cyclonev_lcell_comb \triangle|vga_x[5] (
// Equation(s):
// \triangle|vga_x [5] = ( \triangle|Selector50~0_combout  & ( (\triangle|WideNor1~0_combout ) # (\triangle|vga_x [5]) ) ) # ( !\triangle|Selector50~0_combout  & ( (\triangle|vga_x [5] & !\triangle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_x [5]),
	.datad(!\triangle|WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Selector50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[5] .extended_lut = "off";
defparam \triangle|vga_x[5] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|vga_x[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N0
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~9 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~9_sumout  = SUM(( \triangle|vga_x [5] ) + ( \triangle|vga_y [0] ) + ( !VCC ))
// \vga_u0|user_input_translator|Add0~10  = CARRY(( \triangle|vga_x [5] ) + ( \triangle|vga_y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_y [0]),
	.datad(!\triangle|vga_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~9_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~9 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_u0|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N3
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~13 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~13_sumout  = SUM(( \triangle|vga_y [1] ) + ( \triangle|vga_x [6] ) + ( \vga_u0|user_input_translator|Add0~10  ))
// \vga_u0|user_input_translator|Add0~14  = CARRY(( \triangle|vga_y [1] ) + ( \triangle|vga_x [6] ) + ( \vga_u0|user_input_translator|Add0~10  ))

	.dataa(!\triangle|vga_x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|vga_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~13_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~13 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_u0|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N6
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~17 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~17_sumout  = SUM(( \triangle|vga_y [2] ) + ( !\triangle|vga_y [0] $ (!\triangle|vga_x [7]) ) + ( \vga_u0|user_input_translator|Add0~14  ))
// \vga_u0|user_input_translator|Add0~18  = CARRY(( \triangle|vga_y [2] ) + ( !\triangle|vga_y [0] $ (!\triangle|vga_x [7]) ) + ( \vga_u0|user_input_translator|Add0~14  ))

	.dataa(!\triangle|vga_y [0]),
	.datab(gnd),
	.datac(!\triangle|vga_x [7]),
	.datad(!\triangle|vga_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~17_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~17 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~17 .lut_mask = 64'h0000A5A5000000FF;
defparam \vga_u0|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N9
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~21 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~21_sumout  = SUM(( \triangle|vga_y [3] ) + ( !\triangle|vga_y [1] $ (((!\triangle|vga_y [0]) # (!\triangle|vga_x [7]))) ) + ( \vga_u0|user_input_translator|Add0~18  ))
// \vga_u0|user_input_translator|Add0~22  = CARRY(( \triangle|vga_y [3] ) + ( !\triangle|vga_y [1] $ (((!\triangle|vga_y [0]) # (!\triangle|vga_x [7]))) ) + ( \vga_u0|user_input_translator|Add0~18  ))

	.dataa(!\triangle|vga_y [0]),
	.datab(!\triangle|vga_y [1]),
	.datac(!\triangle|vga_x [7]),
	.datad(!\triangle|vga_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~21_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~21 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~21 .lut_mask = 64'h0000C9C9000000FF;
defparam \vga_u0|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N12
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~25 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~25_sumout  = SUM(( !\triangle|vga_y [4] $ (((!\triangle|vga_y [1]) # (!\vga_u0|user_input_translator|Add1~0_combout ))) ) + ( \triangle|vga_y [2] ) + ( \vga_u0|user_input_translator|Add0~22  ))
// \vga_u0|user_input_translator|Add0~26  = CARRY(( !\triangle|vga_y [4] $ (((!\triangle|vga_y [1]) # (!\vga_u0|user_input_translator|Add1~0_combout ))) ) + ( \triangle|vga_y [2] ) + ( \vga_u0|user_input_translator|Add0~22  ))

	.dataa(!\triangle|vga_y [4]),
	.datab(!\triangle|vga_y [1]),
	.datac(!\triangle|vga_y [2]),
	.datad(!\vga_u0|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~25_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~25 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~25 .lut_mask = 64'h0000F0F000005566;
defparam \vga_u0|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N15
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~29 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~29_sumout  = SUM(( !\triangle|vga_y [3] $ (((!\triangle|vga_y [4]) # ((!\triangle|vga_y [1]) # (!\vga_u0|user_input_translator|Add1~0_combout )))) ) + ( \triangle|vga_y [5] ) + ( \vga_u0|user_input_translator|Add0~26  ))
// \vga_u0|user_input_translator|Add0~30  = CARRY(( !\triangle|vga_y [3] $ (((!\triangle|vga_y [4]) # ((!\triangle|vga_y [1]) # (!\vga_u0|user_input_translator|Add1~0_combout )))) ) + ( \triangle|vga_y [5] ) + ( \vga_u0|user_input_translator|Add0~26  ))

	.dataa(!\triangle|vga_y [4]),
	.datab(!\triangle|vga_y [1]),
	.datac(!\triangle|vga_y [3]),
	.datad(!\vga_u0|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|vga_y [5]),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~29_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~29 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~29 .lut_mask = 64'h0000FF0000000F1E;
defparam \vga_u0|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N18
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~33 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~33_sumout  = SUM(( (\triangle|vga_y [4] & ((!\triangle|vga_y [1]) # ((!\triangle|vga_y [3]) # (!\vga_u0|user_input_translator|Add1~0_combout )))) ) + ( \triangle|vga_y [6] ) + ( \vga_u0|user_input_translator|Add0~30  ))
// \vga_u0|user_input_translator|Add0~34  = CARRY(( (\triangle|vga_y [4] & ((!\triangle|vga_y [1]) # ((!\triangle|vga_y [3]) # (!\vga_u0|user_input_translator|Add1~0_combout )))) ) + ( \triangle|vga_y [6] ) + ( \vga_u0|user_input_translator|Add0~30  ))

	.dataa(!\triangle|vga_y [1]),
	.datab(!\triangle|vga_y [3]),
	.datac(!\triangle|vga_y [4]),
	.datad(!\vga_u0|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|vga_y [6]),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~33_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~33 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~33 .lut_mask = 64'h0000FF0000000F0E;
defparam \vga_u0|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N21
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~37 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~37_sumout  = SUM(( (\triangle|vga_y [1] & (\triangle|vga_y [3] & (\triangle|vga_y [4] & \vga_u0|user_input_translator|Add1~0_combout ))) ) + ( \triangle|vga_y [5] ) + ( \vga_u0|user_input_translator|Add0~34  ))
// \vga_u0|user_input_translator|Add0~38  = CARRY(( (\triangle|vga_y [1] & (\triangle|vga_y [3] & (\triangle|vga_y [4] & \vga_u0|user_input_translator|Add1~0_combout ))) ) + ( \triangle|vga_y [5] ) + ( \vga_u0|user_input_translator|Add0~34  ))

	.dataa(!\triangle|vga_y [1]),
	.datab(!\triangle|vga_y [3]),
	.datac(!\triangle|vga_y [4]),
	.datad(!\vga_u0|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|vga_y [5]),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~37_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~37 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~37 .lut_mask = 64'h0000FF0000000001;
defparam \vga_u0|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N24
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~5 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~5_sumout  = SUM(( \triangle|vga_y [6] ) + ( GND ) + ( \vga_u0|user_input_translator|Add0~38  ))
// \vga_u0|user_input_translator|Add0~6  = CARRY(( \triangle|vga_y [6] ) + ( GND ) + ( \vga_u0|user_input_translator|Add0~38  ))

	.dataa(!\triangle|vga_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~5_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~5 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_u0|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N27
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~1 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \vga_u0|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~1 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_u0|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N12
cyclonev_lcell_comb \vga_u0|LessThan3~0 (
// Equation(s):
// \vga_u0|LessThan3~0_combout  = (\triangle|vga_y [4] & (\triangle|vga_y [3] & (\triangle|vga_y [5] & \triangle|vga_y [6])))

	.dataa(!\triangle|vga_y [4]),
	.datab(!\triangle|vga_y [3]),
	.datac(!\triangle|vga_y [5]),
	.datad(!\triangle|vga_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|LessThan3~0 .extended_lut = "off";
defparam \vga_u0|LessThan3~0 .lut_mask = 64'h0001000100010001;
defparam \vga_u0|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N30
cyclonev_lcell_comb \triangle|bound_boty_for_top[5]~0 (
// Equation(s):
// \triangle|bound_boty_for_top[5]~0_combout  = ( \triangle|Add5~1_sumout  & ( !\triangle|Add5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\triangle|Add5~1_sumout ),
	.dataf(!\triangle|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|bound_boty_for_top[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|bound_boty_for_top[5]~0 .extended_lut = "off";
defparam \triangle|bound_boty_for_top[5]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \triangle|bound_boty_for_top[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N24
cyclonev_lcell_comb \triangle|bound_boty_for_top[6]~1 (
// Equation(s):
// \triangle|bound_boty_for_top[6]~1_combout  = ( !\triangle|Add5~13_sumout  & ( \triangle|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\triangle|Add5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|bound_boty_for_top[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|bound_boty_for_top[6]~1 .extended_lut = "off";
defparam \triangle|bound_boty_for_top[6]~1 .lut_mask = 64'h3333333300000000;
defparam \triangle|bound_boty_for_top[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N27
cyclonev_lcell_comb \triangle|bound_boty_for_top[4]~2 (
// Equation(s):
// \triangle|bound_boty_for_top[4]~2_combout  = ( !\triangle|Add5~5_sumout  & ( \triangle|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\triangle|Add5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|bound_boty_for_top[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|bound_boty_for_top[4]~2 .extended_lut = "off";
defparam \triangle|bound_boty_for_top[4]~2 .lut_mask = 64'h3333333300000000;
defparam \triangle|bound_boty_for_top[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N48
cyclonev_lcell_comb \triangle|Up_cicle|LessThan8~6 (
// Equation(s):
// \triangle|Up_cicle|LessThan8~6_combout  = ( \triangle|Up_cicle|y [4] & ( \triangle|Up_cicle|y [5] & ( (!\triangle|bound_boty_for_top[5]~0_combout  & (\triangle|bound_boty_for_top[4]~2_combout  & (!\triangle|Up_cicle|y [6] $ 
// (!\triangle|bound_boty_for_top[6]~1_combout )))) ) ) ) # ( \triangle|Up_cicle|y [4] & ( !\triangle|Up_cicle|y [5] & ( (\triangle|bound_boty_for_top[5]~0_combout  & (\triangle|bound_boty_for_top[4]~2_combout  & (!\triangle|Up_cicle|y [6] $ 
// (!\triangle|bound_boty_for_top[6]~1_combout )))) ) ) )

	.dataa(!\triangle|Up_cicle|y [6]),
	.datab(!\triangle|bound_boty_for_top[5]~0_combout ),
	.datac(!\triangle|bound_boty_for_top[6]~1_combout ),
	.datad(!\triangle|bound_boty_for_top[4]~2_combout ),
	.datae(!\triangle|Up_cicle|y [4]),
	.dataf(!\triangle|Up_cicle|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|LessThan8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|LessThan8~6 .extended_lut = "off";
defparam \triangle|Up_cicle|LessThan8~6 .lut_mask = 64'h0000001200000048;
defparam \triangle|Up_cicle|LessThan8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N18
cyclonev_lcell_comb \triangle|Up_cicle|always1~12 (
// Equation(s):
// \triangle|Up_cicle|always1~12_combout  = ( !\triangle|Up_cicle|x [9] & ( !\triangle|Up_cicle|y [7] & ( (!\triangle|Up_cicle|x [7] & (\triangle|Up_cicle|x [6] & (!\triangle|Up_cicle|x [8] & !\triangle|Up_cicle|x [5]))) ) ) )

	.dataa(!\triangle|Up_cicle|x [7]),
	.datab(!\triangle|Up_cicle|x [6]),
	.datac(!\triangle|Up_cicle|x [8]),
	.datad(!\triangle|Up_cicle|x [5]),
	.datae(!\triangle|Up_cicle|x [9]),
	.dataf(!\triangle|Up_cicle|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~12 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~12 .lut_mask = 64'h2000000000000000;
defparam \triangle|Up_cicle|always1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N15
cyclonev_lcell_comb \triangle|Up_cicle|always1~11 (
// Equation(s):
// \triangle|Up_cicle|always1~11_combout  = ( !\triangle|Up_cicle|y [8] & ( (!\triangle|center_y_left [6]) # (\triangle|Up_cicle|y [6]) ) )

	.dataa(!\triangle|Up_cicle|y [6]),
	.datab(gnd),
	.datac(!\triangle|center_y_left [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~11 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~11 .lut_mask = 64'hF5F5F5F500000000;
defparam \triangle|Up_cicle|always1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N6
cyclonev_lcell_comb \triangle|Up_cicle|always1~13 (
// Equation(s):
// \triangle|Up_cicle|always1~13_combout  = ( !\triangle|Up_cicle|always1~3_combout  & ( !\triangle|Up_cicle|always1~5_combout  & ( (\triangle|Up_cicle|always1~12_combout  & (!\triangle|Up_cicle|LessThan8~4_combout  & (!\triangle|Up_cicle|always1~7_combout  
// & \triangle|Up_cicle|always1~11_combout ))) ) ) )

	.dataa(!\triangle|Up_cicle|always1~12_combout ),
	.datab(!\triangle|Up_cicle|LessThan8~4_combout ),
	.datac(!\triangle|Up_cicle|always1~7_combout ),
	.datad(!\triangle|Up_cicle|always1~11_combout ),
	.datae(!\triangle|Up_cicle|always1~3_combout ),
	.dataf(!\triangle|Up_cicle|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~13 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~13 .lut_mask = 64'h0040000000000000;
defparam \triangle|Up_cicle|always1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N42
cyclonev_lcell_comb \triangle|Up_cicle|always1~14 (
// Equation(s):
// \triangle|Up_cicle|always1~14_combout  = ( \triangle|Up_cicle|LessThan8~1_combout  & ( \triangle|Up_cicle|always1~13_combout  & ( (((\triangle|Up_cicle|always1~15_combout ) # (\triangle|Up_cicle|LessThan8~2_combout )) # 
// (\triangle|Up_cicle|LessThan8~6_combout )) # (\triangle|Up_cicle|LessThan8~5_combout ) ) ) ) # ( !\triangle|Up_cicle|LessThan8~1_combout  & ( \triangle|Up_cicle|always1~13_combout  & ( (\triangle|Up_cicle|LessThan8~2_combout ) # 
// (\triangle|Up_cicle|LessThan8~6_combout ) ) ) ) # ( \triangle|Up_cicle|LessThan8~1_combout  & ( !\triangle|Up_cicle|always1~13_combout  ) ) # ( !\triangle|Up_cicle|LessThan8~1_combout  & ( !\triangle|Up_cicle|always1~13_combout  ) )

	.dataa(!\triangle|Up_cicle|LessThan8~5_combout ),
	.datab(!\triangle|Up_cicle|LessThan8~6_combout ),
	.datac(!\triangle|Up_cicle|LessThan8~2_combout ),
	.datad(!\triangle|Up_cicle|always1~15_combout ),
	.datae(!\triangle|Up_cicle|LessThan8~1_combout ),
	.dataf(!\triangle|Up_cicle|always1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|always1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|always1~14 .extended_lut = "off";
defparam \triangle|Up_cicle|always1~14 .lut_mask = 64'hFFFFFFFF3F3F7FFF;
defparam \triangle|Up_cicle|always1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N27
cyclonev_lcell_comb \triangle|Up_cicle|vga_plot (
// Equation(s):
// \triangle|Up_cicle|vga_plot~combout  = ( \triangle|Up_cicle|always1~14_combout  & ( (!\triangle|Up_cicle|WideNor1~0_combout  & \triangle|Up_cicle|vga_plot~combout ) ) ) # ( !\triangle|Up_cicle|always1~14_combout  & ( (\triangle|Up_cicle|vga_plot~combout ) 
// # (\triangle|Up_cicle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|WideNor1~0_combout ),
	.datad(!\triangle|Up_cicle|vga_plot~combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|always1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_plot~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_plot .extended_lut = "off";
defparam \triangle|Up_cicle|vga_plot .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \triangle|Up_cicle|vga_plot .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N0
cyclonev_lcell_comb \triangle|Right_cicle|always1~10 (
// Equation(s):
// \triangle|Right_cicle|always1~10_combout  = ( \triangle|Right_cicle|y [1] & ( \triangle|Right_cicle|y [2] & ( (\triangle|Add0~9_sumout  & (\triangle|Add0~13_sumout  & (\triangle|Add0~5_sumout  & !\triangle|Right_cicle|y [0]))) ) ) ) # ( 
// !\triangle|Right_cicle|y [1] & ( \triangle|Right_cicle|y [2] & ( (\triangle|Add0~5_sumout  & (((\triangle|Add0~13_sumout  & !\triangle|Right_cicle|y [0])) # (\triangle|Add0~9_sumout ))) ) ) ) # ( \triangle|Right_cicle|y [1] & ( !\triangle|Right_cicle|y 
// [2] & ( ((\triangle|Add0~9_sumout  & (\triangle|Add0~13_sumout  & !\triangle|Right_cicle|y [0]))) # (\triangle|Add0~5_sumout ) ) ) ) # ( !\triangle|Right_cicle|y [1] & ( !\triangle|Right_cicle|y [2] & ( (((\triangle|Add0~13_sumout  & 
// !\triangle|Right_cicle|y [0])) # (\triangle|Add0~5_sumout )) # (\triangle|Add0~9_sumout ) ) ) )

	.dataa(!\triangle|Add0~9_sumout ),
	.datab(!\triangle|Add0~13_sumout ),
	.datac(!\triangle|Add0~5_sumout ),
	.datad(!\triangle|Right_cicle|y [0]),
	.datae(!\triangle|Right_cicle|y [1]),
	.dataf(!\triangle|Right_cicle|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~10 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~10 .lut_mask = 64'h7F5F1F0F07050100;
defparam \triangle|Right_cicle|always1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N36
cyclonev_lcell_comb \triangle|Right_cicle|always1~11 (
// Equation(s):
// \triangle|Right_cicle|always1~11_combout  = ( \triangle|Right_cicle|always1~7_combout  & ( !\triangle|Right_cicle|always1~9_combout  & ( (!\triangle|Right_cicle|always1~8_combout  & !\triangle|Right_cicle|y [6]) ) ) ) # ( 
// !\triangle|Right_cicle|always1~7_combout  & ( !\triangle|Right_cicle|always1~9_combout  & ( (!\triangle|Right_cicle|always1~8_combout  & ((!\triangle|Right_cicle|y [6]) # (\triangle|center_y_right [6]))) ) ) )

	.dataa(gnd),
	.datab(!\triangle|center_y_right [6]),
	.datac(!\triangle|Right_cicle|always1~8_combout ),
	.datad(!\triangle|Right_cicle|y [6]),
	.datae(!\triangle|Right_cicle|always1~7_combout ),
	.dataf(!\triangle|Right_cicle|always1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~11 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~11 .lut_mask = 64'hF030F00000000000;
defparam \triangle|Right_cicle|always1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N42
cyclonev_lcell_comb \triangle|Right_cicle|always1~12 (
// Equation(s):
// \triangle|Right_cicle|always1~12_combout  = ( \triangle|Right_cicle|always1~11_combout  & ( !\triangle|Right_cicle|always1~6_combout  & ( (!\triangle|Add0~17_sumout  & ((!\triangle|Add0~21_sumout ) # ((\triangle|Right_cicle|y [6]) # 
// (\triangle|Right_cicle|y [5])))) # (\triangle|Add0~17_sumout  & (\triangle|Right_cicle|y [6] & ((!\triangle|Add0~21_sumout ) # (\triangle|Right_cicle|y [5])))) ) ) )

	.dataa(!\triangle|Add0~17_sumout ),
	.datab(!\triangle|Add0~21_sumout ),
	.datac(!\triangle|Right_cicle|y [5]),
	.datad(!\triangle|Right_cicle|y [6]),
	.datae(!\triangle|Right_cicle|always1~11_combout ),
	.dataf(!\triangle|Right_cicle|always1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~12 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~12 .lut_mask = 64'h00008AEF00000000;
defparam \triangle|Right_cicle|always1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N6
cyclonev_lcell_comb \triangle|Right_cicle|always1~13 (
// Equation(s):
// \triangle|Right_cicle|always1~13_combout  = ( \triangle|Right_cicle|LessThan9~0_combout  & ( \triangle|Right_cicle|always1~12_combout  ) ) # ( !\triangle|Right_cicle|LessThan9~0_combout  & ( \triangle|Right_cicle|always1~12_combout  & ( 
// (\triangle|Right_cicle|always1~2_combout  & ((!\triangle|Add0~1_sumout  & (!\triangle|Right_cicle|y [3] & \triangle|Right_cicle|always1~10_combout )) # (\triangle|Add0~1_sumout  & ((!\triangle|Right_cicle|y [3]) # (\triangle|Right_cicle|always1~10_combout 
// ))))) ) ) ) # ( \triangle|Right_cicle|LessThan9~0_combout  & ( !\triangle|Right_cicle|always1~12_combout  ) ) # ( !\triangle|Right_cicle|LessThan9~0_combout  & ( !\triangle|Right_cicle|always1~12_combout  ) )

	.dataa(!\triangle|Add0~1_sumout ),
	.datab(!\triangle|Right_cicle|y [3]),
	.datac(!\triangle|Right_cicle|always1~2_combout ),
	.datad(!\triangle|Right_cicle|always1~10_combout ),
	.datae(!\triangle|Right_cicle|LessThan9~0_combout ),
	.dataf(!\triangle|Right_cicle|always1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|always1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|always1~13 .extended_lut = "off";
defparam \triangle|Right_cicle|always1~13 .lut_mask = 64'hFFFFFFFF040DFFFF;
defparam \triangle|Right_cicle|always1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N21
cyclonev_lcell_comb \triangle|Right_cicle|vga_plot (
// Equation(s):
// \triangle|Right_cicle|vga_plot~combout  = ( \triangle|Right_cicle|always1~13_combout  & ( (!\triangle|Up_cicle|WideNor1~0_combout  & \triangle|Right_cicle|vga_plot~combout ) ) ) # ( !\triangle|Right_cicle|always1~13_combout  & ( 
// (\triangle|Right_cicle|vga_plot~combout ) # (\triangle|Up_cicle|WideNor1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|WideNor1~0_combout ),
	.datad(!\triangle|Right_cicle|vga_plot~combout ),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|always1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_plot~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_plot .extended_lut = "off";
defparam \triangle|Right_cicle|vga_plot .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \triangle|Right_cicle|vga_plot .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N6
cyclonev_lcell_comb \triangle|Left_cicle|always1~10 (
// Equation(s):
// \triangle|Left_cicle|always1~10_combout  = ( \triangle|Left_cicle|y [0] & ( \triangle|Left_cicle|y [1] & ( (\triangle|Add0~5_sumout  & !\triangle|Left_cicle|y [2]) ) ) ) # ( !\triangle|Left_cicle|y [0] & ( \triangle|Left_cicle|y [1] & ( 
// (!\triangle|Add0~5_sumout  & (\triangle|Add0~13_sumout  & (\triangle|Add0~9_sumout  & !\triangle|Left_cicle|y [2]))) # (\triangle|Add0~5_sumout  & ((!\triangle|Left_cicle|y [2]) # ((\triangle|Add0~13_sumout  & \triangle|Add0~9_sumout )))) ) ) ) # ( 
// \triangle|Left_cicle|y [0] & ( !\triangle|Left_cicle|y [1] & ( (!\triangle|Add0~9_sumout  & (\triangle|Add0~5_sumout  & !\triangle|Left_cicle|y [2])) # (\triangle|Add0~9_sumout  & ((!\triangle|Left_cicle|y [2]) # (\triangle|Add0~5_sumout ))) ) ) ) # ( 
// !\triangle|Left_cicle|y [0] & ( !\triangle|Left_cicle|y [1] & ( (!\triangle|Add0~5_sumout  & (!\triangle|Left_cicle|y [2] & ((\triangle|Add0~9_sumout ) # (\triangle|Add0~13_sumout )))) # (\triangle|Add0~5_sumout  & (((!\triangle|Left_cicle|y [2]) # 
// (\triangle|Add0~9_sumout )) # (\triangle|Add0~13_sumout ))) ) ) )

	.dataa(!\triangle|Add0~13_sumout ),
	.datab(!\triangle|Add0~9_sumout ),
	.datac(!\triangle|Add0~5_sumout ),
	.datad(!\triangle|Left_cicle|y [2]),
	.datae(!\triangle|Left_cicle|y [0]),
	.dataf(!\triangle|Left_cicle|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~10 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~10 .lut_mask = 64'h7F073F031F010F00;
defparam \triangle|Left_cicle|always1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \triangle|Left_cicle|always1~11 (
// Equation(s):
// \triangle|Left_cicle|always1~11_combout  = ( !\triangle|Left_cicle|always1~8_combout  & ( (!\triangle|Left_cicle|always1~9_combout  & ((!\triangle|Left_cicle|y [6]) # ((\triangle|center_y_left [6] & !\triangle|Left_cicle|always1~7_combout )))) ) )

	.dataa(!\triangle|center_y_left [6]),
	.datab(!\triangle|Left_cicle|y [6]),
	.datac(!\triangle|Left_cicle|always1~7_combout ),
	.datad(!\triangle|Left_cicle|always1~9_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~11 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~11 .lut_mask = 64'hDC00DC0000000000;
defparam \triangle|Left_cicle|always1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N6
cyclonev_lcell_comb \triangle|Left_cicle|always1~12 (
// Equation(s):
// \triangle|Left_cicle|always1~12_combout  = ( !\triangle|Left_cicle|always1~6_combout  & ( \triangle|Left_cicle|always1~11_combout  & ( (!\triangle|Add0~17_sumout  & (((!\triangle|Add0~21_sumout ) # (\triangle|Left_cicle|y [6])) # (\triangle|Left_cicle|y 
// [5]))) # (\triangle|Add0~17_sumout  & (\triangle|Left_cicle|y [6] & ((!\triangle|Add0~21_sumout ) # (\triangle|Left_cicle|y [5])))) ) ) )

	.dataa(!\triangle|Left_cicle|y [5]),
	.datab(!\triangle|Add0~17_sumout ),
	.datac(!\triangle|Add0~21_sumout ),
	.datad(!\triangle|Left_cicle|y [6]),
	.datae(!\triangle|Left_cicle|always1~6_combout ),
	.dataf(!\triangle|Left_cicle|always1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~12 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~12 .lut_mask = 64'h00000000C4FD0000;
defparam \triangle|Left_cicle|always1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N42
cyclonev_lcell_comb \triangle|Left_cicle|always1~13 (
// Equation(s):
// \triangle|Left_cicle|always1~13_combout  = ( \triangle|Left_cicle|always1~10_combout  & ( \triangle|Left_cicle|always1~12_combout  & ( ((\triangle|Left_cicle|always1~2_combout  & ((!\triangle|Left_cicle|y [3]) # (\triangle|Add0~1_sumout )))) # 
// (\triangle|Left_cicle|LessThan9~0_combout ) ) ) ) # ( !\triangle|Left_cicle|always1~10_combout  & ( \triangle|Left_cicle|always1~12_combout  & ( ((\triangle|Left_cicle|always1~2_combout  & (!\triangle|Left_cicle|y [3] & \triangle|Add0~1_sumout ))) # 
// (\triangle|Left_cicle|LessThan9~0_combout ) ) ) ) # ( \triangle|Left_cicle|always1~10_combout  & ( !\triangle|Left_cicle|always1~12_combout  ) ) # ( !\triangle|Left_cicle|always1~10_combout  & ( !\triangle|Left_cicle|always1~12_combout  ) )

	.dataa(!\triangle|Left_cicle|always1~2_combout ),
	.datab(!\triangle|Left_cicle|LessThan9~0_combout ),
	.datac(!\triangle|Left_cicle|y [3]),
	.datad(!\triangle|Add0~1_sumout ),
	.datae(!\triangle|Left_cicle|always1~10_combout ),
	.dataf(!\triangle|Left_cicle|always1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|always1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|always1~13 .extended_lut = "off";
defparam \triangle|Left_cicle|always1~13 .lut_mask = 64'hFFFFFFFF33737377;
defparam \triangle|Left_cicle|always1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N51
cyclonev_lcell_comb \triangle|Left_cicle|vga_plot (
// Equation(s):
// \triangle|Left_cicle|vga_plot~combout  = ( \triangle|Left_cicle|always1~13_combout  & ( (!\triangle|Up_cicle|WideNor1~0_combout  & \triangle|Left_cicle|vga_plot~combout ) ) ) # ( !\triangle|Left_cicle|always1~13_combout  & ( 
// (\triangle|Left_cicle|vga_plot~combout ) # (\triangle|Up_cicle|WideNor1~0_combout ) ) )

	.dataa(!\triangle|Up_cicle|WideNor1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Left_cicle|vga_plot~combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|always1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_plot~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_plot .extended_lut = "off";
defparam \triangle|Left_cicle|vga_plot .lut_mask = 64'h55FF55FF00AA00AA;
defparam \triangle|Left_cicle|vga_plot .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N42
cyclonev_lcell_comb \triangle|Selector35~0 (
// Equation(s):
// \triangle|Selector35~0_combout  = ( \triangle|Right_cicle|vga_plot~combout  & ( \triangle|Left_cicle|vga_plot~combout  & ( (!\triangle|state [1] $ (!\triangle|state [0])) # (\triangle|Up_cicle|vga_plot~combout ) ) ) ) # ( 
// !\triangle|Right_cicle|vga_plot~combout  & ( \triangle|Left_cicle|vga_plot~combout  & ( (!\triangle|state [1] & ((\triangle|Up_cicle|vga_plot~combout ) # (\triangle|state [0]))) # (\triangle|state [1] & (\triangle|state [0] & 
// \triangle|Up_cicle|vga_plot~combout )) ) ) ) # ( \triangle|Right_cicle|vga_plot~combout  & ( !\triangle|Left_cicle|vga_plot~combout  & ( (!\triangle|state [1] & (!\triangle|state [0] & \triangle|Up_cicle|vga_plot~combout )) # (\triangle|state [1] & 
// ((!\triangle|state [0]) # (\triangle|Up_cicle|vga_plot~combout ))) ) ) ) # ( !\triangle|Right_cicle|vga_plot~combout  & ( !\triangle|Left_cicle|vga_plot~combout  & ( (\triangle|Up_cicle|vga_plot~combout  & (!\triangle|state [1] $ (\triangle|state [0]))) ) 
// ) )

	.dataa(!\triangle|state [1]),
	.datab(!\triangle|state [0]),
	.datac(!\triangle|Up_cicle|vga_plot~combout ),
	.datad(gnd),
	.datae(!\triangle|Right_cicle|vga_plot~combout ),
	.dataf(!\triangle|Left_cicle|vga_plot~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector35~0 .extended_lut = "off";
defparam \triangle|Selector35~0 .lut_mask = 64'h09094D4D2B2B6F6F;
defparam \triangle|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N57
cyclonev_lcell_comb \triangle|vga_plot (
// Equation(s):
// \triangle|vga_plot~combout  = ( \triangle|WideNor1~0_combout  & ( \triangle|Selector35~0_combout  ) ) # ( !\triangle|WideNor1~0_combout  & ( \triangle|Selector35~0_combout  & ( \triangle|vga_plot~combout  ) ) ) # ( !\triangle|WideNor1~0_combout  & ( 
// !\triangle|Selector35~0_combout  & ( \triangle|vga_plot~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|vga_plot~combout ),
	.datad(gnd),
	.datae(!\triangle|WideNor1~0_combout ),
	.dataf(!\triangle|Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_plot~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_plot .extended_lut = "off";
defparam \triangle|vga_plot .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \triangle|vga_plot .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N51
cyclonev_lcell_comb \vga_u0|writeEn~0 (
// Equation(s):
// \vga_u0|writeEn~0_combout  = ( \triangle|vga_x [5] & ( (!\triangle|vga_x [7] & (!\vga_u0|LessThan3~0_combout  & \triangle|vga_plot~combout )) ) ) # ( !\triangle|vga_x [5] & ( (!\vga_u0|LessThan3~0_combout  & (\triangle|vga_plot~combout  & 
// ((!\triangle|vga_x [7]) # (!\triangle|vga_x [6])))) ) )

	.dataa(!\triangle|vga_x [7]),
	.datab(!\triangle|vga_x [6]),
	.datac(!\vga_u0|LessThan3~0_combout ),
	.datad(!\triangle|vga_plot~combout ),
	.datae(gnd),
	.dataf(!\triangle|vga_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|writeEn~0 .extended_lut = "off";
defparam \vga_u0|writeEn~0 .lut_mask = 64'h00E000E000A000A0;
defparam \vga_u0|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N30
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2] = (!\vga_u0|user_input_translator|Add0~1_sumout  & (!\vga_u0|user_input_translator|Add0~5_sumout  & \vga_u0|writeEn~0_combout ))

	.dataa(!\vga_u0|user_input_translator|Add0~1_sumout ),
	.datab(!\vga_u0|user_input_translator|Add0~5_sumout ),
	.datac(!\vga_u0|writeEn~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h0808080808080808;
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\vga_u0|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\vga_u0|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vga_u0|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\vga_u0|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N0
cyclonev_lcell_comb \vga_u0|controller|Add1~37 (
// Equation(s):
// \vga_u0|controller|Add1~37_sumout  = SUM(( \vga_u0|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \vga_u0|controller|Add1~38  = CARRY(( \vga_u0|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~37_sumout ),
	.cout(\vga_u0|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~37 .extended_lut = "off";
defparam \vga_u0|controller|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_u0|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N30
cyclonev_lcell_comb \vga_u0|controller|Add0~37 (
// Equation(s):
// \vga_u0|controller|Add0~37_sumout  = SUM(( \vga_u0|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \vga_u0|controller|Add0~38  = CARRY(( \vga_u0|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~37_sumout ),
	.cout(\vga_u0|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~37 .extended_lut = "off";
defparam \vga_u0|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_u0|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N3
cyclonev_lcell_comb \vga_u0|controller|Equal0~1 (
// Equation(s):
// \vga_u0|controller|Equal0~1_combout  = (\vga_u0|controller|xCounter [1] & (\vga_u0|controller|xCounter [0] & (!\vga_u0|controller|xCounter [6] & !\vga_u0|controller|xCounter [5])))

	.dataa(!\vga_u0|controller|xCounter [1]),
	.datab(!\vga_u0|controller|xCounter [0]),
	.datac(!\vga_u0|controller|xCounter [6]),
	.datad(!\vga_u0|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Equal0~1 .extended_lut = "off";
defparam \vga_u0|controller|Equal0~1 .lut_mask = 64'h1000100010001000;
defparam \vga_u0|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N51
cyclonev_lcell_comb \vga_u0|controller|Equal0~2 (
// Equation(s):
// \vga_u0|controller|Equal0~2_combout  = ( \vga_u0|controller|Equal0~0_combout  & ( \vga_u0|controller|xCounter [2] & ( \vga_u0|controller|Equal0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|Equal0~1_combout ),
	.datae(!\vga_u0|controller|Equal0~0_combout ),
	.dataf(!\vga_u0|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Equal0~2 .extended_lut = "off";
defparam \vga_u0|controller|Equal0~2 .lut_mask = 64'h00000000000000FF;
defparam \vga_u0|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N32
dffeas \vga_u0|controller|xCounter[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[0] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N33
cyclonev_lcell_comb \vga_u0|controller|Add0~13 (
// Equation(s):
// \vga_u0|controller|Add0~13_sumout  = SUM(( \vga_u0|controller|xCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add0~38  ))
// \vga_u0|controller|Add0~14  = CARRY(( \vga_u0|controller|xCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~13_sumout ),
	.cout(\vga_u0|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~13 .extended_lut = "off";
defparam \vga_u0|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N35
dffeas \vga_u0|controller|xCounter[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[1] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N36
cyclonev_lcell_comb \vga_u0|controller|Add0~33 (
// Equation(s):
// \vga_u0|controller|Add0~33_sumout  = SUM(( \vga_u0|controller|xCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add0~14  ))
// \vga_u0|controller|Add0~34  = CARRY(( \vga_u0|controller|xCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~33_sumout ),
	.cout(\vga_u0|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~33 .extended_lut = "off";
defparam \vga_u0|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N37
dffeas \vga_u0|controller|xCounter[2] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[2] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N39
cyclonev_lcell_comb \vga_u0|controller|Add0~29 (
// Equation(s):
// \vga_u0|controller|Add0~29_sumout  = SUM(( \vga_u0|controller|xCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add0~34  ))
// \vga_u0|controller|Add0~30  = CARRY(( \vga_u0|controller|xCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~29_sumout ),
	.cout(\vga_u0|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~29 .extended_lut = "off";
defparam \vga_u0|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N40
dffeas \vga_u0|controller|xCounter[3] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[3] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N42
cyclonev_lcell_comb \vga_u0|controller|Add0~17 (
// Equation(s):
// \vga_u0|controller|Add0~17_sumout  = SUM(( \vga_u0|controller|xCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add0~30  ))
// \vga_u0|controller|Add0~18  = CARRY(( \vga_u0|controller|xCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~17_sumout ),
	.cout(\vga_u0|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~17 .extended_lut = "off";
defparam \vga_u0|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N44
dffeas \vga_u0|controller|xCounter[4] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[4] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N45
cyclonev_lcell_comb \vga_u0|controller|Add0~25 (
// Equation(s):
// \vga_u0|controller|Add0~25_sumout  = SUM(( \vga_u0|controller|xCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add0~18  ))
// \vga_u0|controller|Add0~26  = CARRY(( \vga_u0|controller|xCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~25_sumout ),
	.cout(\vga_u0|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~25 .extended_lut = "off";
defparam \vga_u0|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N46
dffeas \vga_u0|controller|xCounter[5] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[5] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N48
cyclonev_lcell_comb \vga_u0|controller|Add0~21 (
// Equation(s):
// \vga_u0|controller|Add0~21_sumout  = SUM(( \vga_u0|controller|xCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add0~26  ))
// \vga_u0|controller|Add0~22  = CARRY(( \vga_u0|controller|xCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~21_sumout ),
	.cout(\vga_u0|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~21 .extended_lut = "off";
defparam \vga_u0|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N49
dffeas \vga_u0|controller|xCounter[6] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[6] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N51
cyclonev_lcell_comb \vga_u0|controller|Add0~9 (
// Equation(s):
// \vga_u0|controller|Add0~9_sumout  = SUM(( \vga_u0|controller|xCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add0~22  ))
// \vga_u0|controller|Add0~10  = CARRY(( \vga_u0|controller|xCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~9_sumout ),
	.cout(\vga_u0|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~9 .extended_lut = "off";
defparam \vga_u0|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N52
dffeas \vga_u0|controller|xCounter[7] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[7] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N54
cyclonev_lcell_comb \vga_u0|controller|Add0~5 (
// Equation(s):
// \vga_u0|controller|Add0~5_sumout  = SUM(( \vga_u0|controller|xCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add0~10  ))
// \vga_u0|controller|Add0~6  = CARRY(( \vga_u0|controller|xCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~5_sumout ),
	.cout(\vga_u0|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~5 .extended_lut = "off";
defparam \vga_u0|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N55
dffeas \vga_u0|controller|xCounter[8] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[8] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N57
cyclonev_lcell_comb \vga_u0|controller|Add0~1 (
// Equation(s):
// \vga_u0|controller|Add0~1_sumout  = SUM(( \vga_u0|controller|xCounter [9] ) + ( GND ) + ( \vga_u0|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~1 .extended_lut = "off";
defparam \vga_u0|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N58
dffeas \vga_u0|controller|xCounter[9] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[9] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N18
cyclonev_lcell_comb \vga_u0|controller|Equal0~0 (
// Equation(s):
// \vga_u0|controller|Equal0~0_combout  = ( \vga_u0|controller|xCounter [9] & ( (!\vga_u0|controller|xCounter [7] & (\vga_u0|controller|xCounter [4] & (\vga_u0|controller|xCounter [3] & \vga_u0|controller|xCounter [8]))) ) )

	.dataa(!\vga_u0|controller|xCounter [7]),
	.datab(!\vga_u0|controller|xCounter [4]),
	.datac(!\vga_u0|controller|xCounter [3]),
	.datad(!\vga_u0|controller|xCounter [8]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Equal0~0 .extended_lut = "off";
defparam \vga_u0|controller|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \vga_u0|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N42
cyclonev_lcell_comb \vga_u0|controller|always1~1 (
// Equation(s):
// \vga_u0|controller|always1~1_combout  = ( !\vga_u0|controller|yCounter [0] & ( (\vga_u0|controller|yCounter [2] & (!\vga_u0|controller|yCounter [4] & (!\vga_u0|controller|yCounter [1] & \vga_u0|controller|yCounter [3]))) ) )

	.dataa(!\vga_u0|controller|yCounter [2]),
	.datab(!\vga_u0|controller|yCounter [4]),
	.datac(!\vga_u0|controller|yCounter [1]),
	.datad(!\vga_u0|controller|yCounter [3]),
	.datae(!\vga_u0|controller|yCounter [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~1 .extended_lut = "off";
defparam \vga_u0|controller|always1~1 .lut_mask = 64'h0040000000400000;
defparam \vga_u0|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N24
cyclonev_lcell_comb \vga_u0|controller|Add1~5 (
// Equation(s):
// \vga_u0|controller|Add1~5_sumout  = SUM(( \vga_u0|controller|yCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add1~10  ))
// \vga_u0|controller|Add1~6  = CARRY(( \vga_u0|controller|yCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~5_sumout ),
	.cout(\vga_u0|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~5 .extended_lut = "off";
defparam \vga_u0|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N27
cyclonev_lcell_comb \vga_u0|controller|Add1~1 (
// Equation(s):
// \vga_u0|controller|Add1~1_sumout  = SUM(( \vga_u0|controller|yCounter [9] ) + ( GND ) + ( \vga_u0|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~1 .extended_lut = "off";
defparam \vga_u0|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N28
dffeas \vga_u0|controller|yCounter[9] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[9] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N18
cyclonev_lcell_comb \vga_u0|controller|always1~0 (
// Equation(s):
// \vga_u0|controller|always1~0_combout  = ( !\vga_u0|controller|yCounter [6] & ( !\vga_u0|controller|yCounter [8] & ( (!\vga_u0|controller|yCounter [7] & (!\vga_u0|controller|yCounter [5] & \vga_u0|controller|yCounter [9])) ) ) )

	.dataa(!\vga_u0|controller|yCounter [7]),
	.datab(!\vga_u0|controller|yCounter [5]),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [9]),
	.datae(!\vga_u0|controller|yCounter [6]),
	.dataf(!\vga_u0|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~0 .extended_lut = "off";
defparam \vga_u0|controller|always1~0 .lut_mask = 64'h0088000000000000;
defparam \vga_u0|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N24
cyclonev_lcell_comb \vga_u0|controller|always1~2 (
// Equation(s):
// \vga_u0|controller|always1~2_combout  = ( \vga_u0|controller|always1~0_combout  & ( (\vga_u0|controller|Equal0~0_combout  & (\vga_u0|controller|always1~1_combout  & (\vga_u0|controller|Equal0~1_combout  & \vga_u0|controller|xCounter [2]))) ) )

	.dataa(!\vga_u0|controller|Equal0~0_combout ),
	.datab(!\vga_u0|controller|always1~1_combout ),
	.datac(!\vga_u0|controller|Equal0~1_combout ),
	.datad(!\vga_u0|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~2 .extended_lut = "off";
defparam \vga_u0|controller|always1~2 .lut_mask = 64'h0000000000010001;
defparam \vga_u0|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N1
dffeas \vga_u0|controller|yCounter[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[0] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N3
cyclonev_lcell_comb \vga_u0|controller|Add1~33 (
// Equation(s):
// \vga_u0|controller|Add1~33_sumout  = SUM(( \vga_u0|controller|yCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add1~38  ))
// \vga_u0|controller|Add1~34  = CARRY(( \vga_u0|controller|yCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~33_sumout ),
	.cout(\vga_u0|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~33 .extended_lut = "off";
defparam \vga_u0|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N4
dffeas \vga_u0|controller|yCounter[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[1] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N6
cyclonev_lcell_comb \vga_u0|controller|Add1~29 (
// Equation(s):
// \vga_u0|controller|Add1~29_sumout  = SUM(( \vga_u0|controller|yCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add1~34  ))
// \vga_u0|controller|Add1~30  = CARRY(( \vga_u0|controller|yCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~29_sumout ),
	.cout(\vga_u0|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~29 .extended_lut = "off";
defparam \vga_u0|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N8
dffeas \vga_u0|controller|yCounter[2] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[2] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N9
cyclonev_lcell_comb \vga_u0|controller|Add1~25 (
// Equation(s):
// \vga_u0|controller|Add1~25_sumout  = SUM(( \vga_u0|controller|yCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add1~30  ))
// \vga_u0|controller|Add1~26  = CARRY(( \vga_u0|controller|yCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~25_sumout ),
	.cout(\vga_u0|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~25 .extended_lut = "off";
defparam \vga_u0|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N10
dffeas \vga_u0|controller|yCounter[3] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[3] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N12
cyclonev_lcell_comb \vga_u0|controller|Add1~21 (
// Equation(s):
// \vga_u0|controller|Add1~21_sumout  = SUM(( \vga_u0|controller|yCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add1~26  ))
// \vga_u0|controller|Add1~22  = CARRY(( \vga_u0|controller|yCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~21_sumout ),
	.cout(\vga_u0|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~21 .extended_lut = "off";
defparam \vga_u0|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N14
dffeas \vga_u0|controller|yCounter[4] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[4] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N15
cyclonev_lcell_comb \vga_u0|controller|Add1~17 (
// Equation(s):
// \vga_u0|controller|Add1~17_sumout  = SUM(( \vga_u0|controller|yCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add1~22  ))
// \vga_u0|controller|Add1~18  = CARRY(( \vga_u0|controller|yCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~17_sumout ),
	.cout(\vga_u0|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~17 .extended_lut = "off";
defparam \vga_u0|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N16
dffeas \vga_u0|controller|yCounter[5] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[5] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N18
cyclonev_lcell_comb \vga_u0|controller|Add1~13 (
// Equation(s):
// \vga_u0|controller|Add1~13_sumout  = SUM(( \vga_u0|controller|yCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add1~18  ))
// \vga_u0|controller|Add1~14  = CARRY(( \vga_u0|controller|yCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~13_sumout ),
	.cout(\vga_u0|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~13 .extended_lut = "off";
defparam \vga_u0|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N19
dffeas \vga_u0|controller|yCounter[6] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[6] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N21
cyclonev_lcell_comb \vga_u0|controller|Add1~9 (
// Equation(s):
// \vga_u0|controller|Add1~9_sumout  = SUM(( \vga_u0|controller|yCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add1~14  ))
// \vga_u0|controller|Add1~10  = CARRY(( \vga_u0|controller|yCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~9_sumout ),
	.cout(\vga_u0|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~9 .extended_lut = "off";
defparam \vga_u0|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y75_N23
dffeas \vga_u0|controller|yCounter[7] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[7] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y75_N25
dffeas \vga_u0|controller|yCounter[8] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[8] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y77_N53
dffeas \vga_u0|controller|xCounter[7]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N0
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~9 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~9_sumout  = SUM(( !\vga_u0|controller|yCounter [2] $ (!\vga_u0|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \vga_u0|controller|controller_translator|Add1~10  = CARRY(( !\vga_u0|controller|yCounter [2] $ (!\vga_u0|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \vga_u0|controller|controller_translator|Add1~11  = SHARE((\vga_u0|controller|yCounter [2] & \vga_u0|controller|xCounter[7]~DUPLICATE_q ))

	.dataa(!\vga_u0|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\vga_u0|controller|xCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~9_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~10 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \vga_u0|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N3
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~13 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~13_sumout  = SUM(( !\vga_u0|controller|xCounter [8] $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~11  ) + ( \vga_u0|controller|controller_translator|Add1~10  ))
// \vga_u0|controller|controller_translator|Add1~14  = CARRY(( !\vga_u0|controller|xCounter [8] $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~11  ) + ( \vga_u0|controller|controller_translator|Add1~10  ))
// \vga_u0|controller|controller_translator|Add1~15  = SHARE((\vga_u0|controller|xCounter [8] & \vga_u0|controller|yCounter [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|xCounter [8]),
	.datad(!\vga_u0|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~10 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~13_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~14 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000F00000FF0;
defparam \vga_u0|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N6
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~17 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~17_sumout  = SUM(( !\vga_u0|controller|yCounter [2] $ (!\vga_u0|controller|xCounter [9] $ (\vga_u0|controller|yCounter [4])) ) + ( \vga_u0|controller|controller_translator|Add1~15  ) + ( 
// \vga_u0|controller|controller_translator|Add1~14  ))
// \vga_u0|controller|controller_translator|Add1~18  = CARRY(( !\vga_u0|controller|yCounter [2] $ (!\vga_u0|controller|xCounter [9] $ (\vga_u0|controller|yCounter [4])) ) + ( \vga_u0|controller|controller_translator|Add1~15  ) + ( 
// \vga_u0|controller|controller_translator|Add1~14  ))
// \vga_u0|controller|controller_translator|Add1~19  = SHARE((!\vga_u0|controller|yCounter [2] & (\vga_u0|controller|xCounter [9] & \vga_u0|controller|yCounter [4])) # (\vga_u0|controller|yCounter [2] & ((\vga_u0|controller|yCounter [4]) # 
// (\vga_u0|controller|xCounter [9]))))

	.dataa(!\vga_u0|controller|yCounter [2]),
	.datab(!\vga_u0|controller|xCounter [9]),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~14 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~17_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~18 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~17 .lut_mask = 64'h0000117700006699;
defparam \vga_u0|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N9
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~21 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~21_sumout  = SUM(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~19  ) + ( \vga_u0|controller|controller_translator|Add1~18  ))
// \vga_u0|controller|controller_translator|Add1~22  = CARRY(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~19  ) + ( \vga_u0|controller|controller_translator|Add1~18  ))
// \vga_u0|controller|controller_translator|Add1~23  = SHARE((\vga_u0|controller|yCounter [5] & \vga_u0|controller|yCounter [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [5]),
	.datad(!\vga_u0|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~18 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~21_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~22 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \vga_u0|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N12
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~25 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~25_sumout  = SUM(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [4]) ) + ( \vga_u0|controller|controller_translator|Add1~23  ) + ( \vga_u0|controller|controller_translator|Add1~22  ))
// \vga_u0|controller|controller_translator|Add1~26  = CARRY(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [4]) ) + ( \vga_u0|controller|controller_translator|Add1~23  ) + ( \vga_u0|controller|controller_translator|Add1~22  ))
// \vga_u0|controller|controller_translator|Add1~27  = SHARE((\vga_u0|controller|yCounter [6] & \vga_u0|controller|yCounter [4]))

	.dataa(!\vga_u0|controller|yCounter [6]),
	.datab(!\vga_u0|controller|yCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~22 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~25_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~26 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~25 .lut_mask = 64'h0000111100006666;
defparam \vga_u0|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N15
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~29 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~29_sumout  = SUM(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [7]) ) + ( \vga_u0|controller|controller_translator|Add1~27  ) + ( \vga_u0|controller|controller_translator|Add1~26  ))
// \vga_u0|controller|controller_translator|Add1~30  = CARRY(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [7]) ) + ( \vga_u0|controller|controller_translator|Add1~27  ) + ( \vga_u0|controller|controller_translator|Add1~26  ))
// \vga_u0|controller|controller_translator|Add1~31  = SHARE((\vga_u0|controller|yCounter [5] & \vga_u0|controller|yCounter [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [5]),
	.datad(!\vga_u0|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~26 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~29_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~30 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \vga_u0|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N18
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~33 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~33_sumout  = SUM(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [8]) ) + ( \vga_u0|controller|controller_translator|Add1~31  ) + ( \vga_u0|controller|controller_translator|Add1~30  ))
// \vga_u0|controller|controller_translator|Add1~34  = CARRY(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [8]) ) + ( \vga_u0|controller|controller_translator|Add1~31  ) + ( \vga_u0|controller|controller_translator|Add1~30  ))
// \vga_u0|controller|controller_translator|Add1~35  = SHARE((\vga_u0|controller|yCounter [6] & \vga_u0|controller|yCounter [8]))

	.dataa(!\vga_u0|controller|yCounter [6]),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~30 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~33_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~34 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \vga_u0|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N21
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~37 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~37_sumout  = SUM(( \vga_u0|controller|yCounter [7] ) + ( \vga_u0|controller|controller_translator|Add1~35  ) + ( \vga_u0|controller|controller_translator|Add1~34  ))
// \vga_u0|controller|controller_translator|Add1~38  = CARRY(( \vga_u0|controller|yCounter [7] ) + ( \vga_u0|controller|controller_translator|Add1~35  ) + ( \vga_u0|controller|controller_translator|Add1~34  ))
// \vga_u0|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~34 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~37_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~38 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_u0|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N24
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~1 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~1_sumout  = SUM(( \vga_u0|controller|yCounter [8] ) + ( \vga_u0|controller|controller_translator|Add1~39  ) + ( \vga_u0|controller|controller_translator|Add1~38  ))
// \vga_u0|controller|controller_translator|Add1~2  = CARRY(( \vga_u0|controller|yCounter [8] ) + ( \vga_u0|controller|controller_translator|Add1~39  ) + ( \vga_u0|controller|controller_translator|Add1~38  ))
// \vga_u0|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~38 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~2 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga_u0|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N27
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~5 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \vga_u0|controller|controller_translator|Add1~3  ) + ( \vga_u0|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~2 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \vga_u0|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N9
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\vga_u0|controller|controller_translator|Add1~5_sumout  & ( !\vga_u0|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hFFFF000000000000;
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N27
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[0] (
// Equation(s):
// \triangle|Left_cicle|vga_x [0] = ( \triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|vga_x [0] ) ) # ( !\triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|x [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|x [0]),
	.datad(!\triangle|Left_cicle|vga_x [0]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[0] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[0] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \triangle|Left_cicle|vga_x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N24
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[0] (
// Equation(s):
// \triangle|Up_cicle|vga_x [0] = ( \triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|vga_x [0] ) ) # ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [0] ) )

	.dataa(!\triangle|Up_cicle|x [0]),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|vga_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[0] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[0] .lut_mask = 64'h555555550F0F0F0F;
defparam \triangle|Up_cicle|vga_x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N36
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[0] (
// Equation(s):
// \triangle|Right_cicle|vga_x [0] = ( \triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|vga_x [0] ) ) # ( !\triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|x [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|x [0]),
	.datad(!\triangle|Right_cicle|vga_x [0]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[0] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[0] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \triangle|Right_cicle|vga_x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N30
cyclonev_lcell_comb \triangle|Selector45~0 (
// Equation(s):
// \triangle|Selector45~0_combout  = ( \triangle|state [1] & ( (!\triangle|state [0] & ((\triangle|Right_cicle|vga_x [0]))) # (\triangle|state [0] & (\triangle|Up_cicle|vga_x [0])) ) ) # ( !\triangle|state [1] & ( (!\triangle|state [0] & 
// ((\triangle|Up_cicle|vga_x [0]))) # (\triangle|state [0] & (\triangle|Left_cicle|vga_x [0])) ) )

	.dataa(!\triangle|Left_cicle|vga_x [0]),
	.datab(!\triangle|state [0]),
	.datac(!\triangle|Up_cicle|vga_x [0]),
	.datad(!\triangle|Right_cicle|vga_x [0]),
	.datae(gnd),
	.dataf(!\triangle|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector45~0 .extended_lut = "off";
defparam \triangle|Selector45~0 .lut_mask = 64'h1D1D1D1D03CF03CF;
defparam \triangle|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N48
cyclonev_lcell_comb \triangle|vga_x[0] (
// Equation(s):
// \triangle|vga_x [0] = ( \triangle|Selector45~0_combout  & ( (\triangle|vga_x [0]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector45~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_x [0]) ) )

	.dataa(gnd),
	.datab(!\triangle|WideNor1~0_combout ),
	.datac(!\triangle|vga_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[0] .extended_lut = "off";
defparam \triangle|vga_x[0] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \triangle|vga_x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N0
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[1] (
// Equation(s):
// \triangle|Left_cicle|vga_x [1] = ( \triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|vga_x [1] ) ) # ( !\triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|x [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|x [1]),
	.datad(!\triangle|Left_cicle|vga_x [1]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[1] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[1] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \triangle|Left_cicle|vga_x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N51
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[1] (
// Equation(s):
// \triangle|Right_cicle|vga_x [1] = ( \triangle|Right_cicle|vga_x [1] & ( (\triangle|Right_cicle|vga_x[7]~0_combout ) # (\triangle|Right_cicle|x [1]) ) ) # ( !\triangle|Right_cicle|vga_x [1] & ( (\triangle|Right_cicle|x [1] & 
// !\triangle|Right_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|x [1]),
	.datad(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[1] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Right_cicle|vga_x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N33
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[1] (
// Equation(s):
// \triangle|Up_cicle|vga_x [1] = ( \triangle|Up_cicle|vga_x [1] & ( (\triangle|Up_cicle|vga_x[7]~0_combout ) # (\triangle|Up_cicle|x [1]) ) ) # ( !\triangle|Up_cicle|vga_x [1] & ( (\triangle|Up_cicle|x [1] & !\triangle|Up_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|x [1]),
	.datad(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[1] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Up_cicle|vga_x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N3
cyclonev_lcell_comb \triangle|Selector46~0 (
// Equation(s):
// \triangle|Selector46~0_combout  = ( \triangle|Up_cicle|vga_x [1] & ( (!\triangle|state [0] & (((!\triangle|state [1]) # (\triangle|Right_cicle|vga_x [1])))) # (\triangle|state [0] & (((\triangle|state [1])) # (\triangle|Left_cicle|vga_x [1]))) ) ) # ( 
// !\triangle|Up_cicle|vga_x [1] & ( (!\triangle|state [0] & (((\triangle|state [1] & \triangle|Right_cicle|vga_x [1])))) # (\triangle|state [0] & (\triangle|Left_cicle|vga_x [1] & (!\triangle|state [1]))) ) )

	.dataa(!\triangle|Left_cicle|vga_x [1]),
	.datab(!\triangle|state [0]),
	.datac(!\triangle|state [1]),
	.datad(!\triangle|Right_cicle|vga_x [1]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector46~0 .extended_lut = "off";
defparam \triangle|Selector46~0 .lut_mask = 64'h101C101CD3DFD3DF;
defparam \triangle|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N39
cyclonev_lcell_comb \triangle|vga_x[1] (
// Equation(s):
// \triangle|vga_x [1] = ( \triangle|Selector46~0_combout  & ( (\triangle|vga_x [1]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector46~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_x [1]) ) )

	.dataa(gnd),
	.datab(!\triangle|WideNor1~0_combout ),
	.datac(!\triangle|vga_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Selector46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[1] .extended_lut = "off";
defparam \triangle|vga_x[1] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \triangle|vga_x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N45
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[2] (
// Equation(s):
// \triangle|Left_cicle|vga_x [2] = ( \triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|vga_x [2] ) ) # ( !\triangle|Left_cicle|vga_x[7]~0_combout  & ( \triangle|Left_cicle|x [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|x [2]),
	.datad(!\triangle|Left_cicle|vga_x [2]),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[2] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[2] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \triangle|Left_cicle|vga_x[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N18
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[2] (
// Equation(s):
// \triangle|Up_cicle|vga_x [2] = ( \triangle|Up_cicle|vga_x [2] & ( (\triangle|Up_cicle|vga_x[7]~0_combout ) # (\triangle|Up_cicle|x [2]) ) ) # ( !\triangle|Up_cicle|vga_x [2] & ( (\triangle|Up_cicle|x [2] & !\triangle|Up_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|x [2]),
	.datad(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[2] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Up_cicle|vga_x[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N42
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[2] (
// Equation(s):
// \triangle|Right_cicle|vga_x [2] = ( \triangle|Right_cicle|vga_x [2] & ( (\triangle|Right_cicle|vga_x[7]~0_combout ) # (\triangle|Right_cicle|x [2]) ) ) # ( !\triangle|Right_cicle|vga_x [2] & ( (\triangle|Right_cicle|x [2] & 
// !\triangle|Right_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\triangle|Right_cicle|x [2]),
	.datac(gnd),
	.datad(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[2] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[2] .lut_mask = 64'h3300330033FF33FF;
defparam \triangle|Right_cicle|vga_x[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N12
cyclonev_lcell_comb \triangle|Selector47~0 (
// Equation(s):
// \triangle|Selector47~0_combout  = ( \triangle|Right_cicle|vga_x [2] & ( (!\triangle|state [0] & (((\triangle|state [1]) # (\triangle|Up_cicle|vga_x [2])))) # (\triangle|state [0] & ((!\triangle|state [1] & (\triangle|Left_cicle|vga_x [2])) # 
// (\triangle|state [1] & ((\triangle|Up_cicle|vga_x [2]))))) ) ) # ( !\triangle|Right_cicle|vga_x [2] & ( (!\triangle|state [0] & (((\triangle|Up_cicle|vga_x [2] & !\triangle|state [1])))) # (\triangle|state [0] & ((!\triangle|state [1] & 
// (\triangle|Left_cicle|vga_x [2])) # (\triangle|state [1] & ((\triangle|Up_cicle|vga_x [2]))))) ) )

	.dataa(!\triangle|state [0]),
	.datab(!\triangle|Left_cicle|vga_x [2]),
	.datac(!\triangle|Up_cicle|vga_x [2]),
	.datad(!\triangle|state [1]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector47~0 .extended_lut = "off";
defparam \triangle|Selector47~0 .lut_mask = 64'h1B051B051BAF1BAF;
defparam \triangle|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N15
cyclonev_lcell_comb \triangle|vga_x[2] (
// Equation(s):
// \triangle|vga_x [2] = ( \triangle|Selector47~0_combout  & ( (\triangle|vga_x [2]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector47~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_x [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|WideNor1~0_combout ),
	.datad(!\triangle|vga_x [2]),
	.datae(gnd),
	.dataf(!\triangle|Selector47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[2] .extended_lut = "off";
defparam \triangle|vga_x[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \triangle|vga_x[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N9
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[3] (
// Equation(s):
// \triangle|Left_cicle|vga_x [3] = ( \triangle|Left_cicle|vga_x [3] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|x [3]) ) ) # ( !\triangle|Left_cicle|vga_x [3] & ( (\triangle|Left_cicle|x [3] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|x [3]),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[3] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Left_cicle|vga_x[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N27
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[3] (
// Equation(s):
// \triangle|Up_cicle|vga_x [3] = ( \triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|vga_x [3] ) ) # ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Up_cicle|x [3]),
	.datad(!\triangle|Up_cicle|vga_x [3]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[3] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[3] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \triangle|Up_cicle|vga_x[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N33
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[3] (
// Equation(s):
// \triangle|Right_cicle|vga_x [3] = ( \triangle|Right_cicle|vga_x [3] & ( (\triangle|Right_cicle|x [3]) # (\triangle|Right_cicle|vga_x[7]~0_combout ) ) ) # ( !\triangle|Right_cicle|vga_x [3] & ( (!\triangle|Right_cicle|vga_x[7]~0_combout  & 
// \triangle|Right_cicle|x [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datad(!\triangle|Right_cicle|x [3]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[3] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[3] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \triangle|Right_cicle|vga_x[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N39
cyclonev_lcell_comb \triangle|Selector48~0 (
// Equation(s):
// \triangle|Selector48~0_combout  = ( \triangle|Up_cicle|vga_x [3] & ( \triangle|Right_cicle|vga_x [3] & ( (!\triangle|state [0]) # ((\triangle|Left_cicle|vga_x [3]) # (\triangle|state [1])) ) ) ) # ( !\triangle|Up_cicle|vga_x [3] & ( 
// \triangle|Right_cicle|vga_x [3] & ( (!\triangle|state [0] & (\triangle|state [1])) # (\triangle|state [0] & (!\triangle|state [1] & \triangle|Left_cicle|vga_x [3])) ) ) ) # ( \triangle|Up_cicle|vga_x [3] & ( !\triangle|Right_cicle|vga_x [3] & ( 
// (!\triangle|state [0] & (!\triangle|state [1])) # (\triangle|state [0] & ((\triangle|Left_cicle|vga_x [3]) # (\triangle|state [1]))) ) ) ) # ( !\triangle|Up_cicle|vga_x [3] & ( !\triangle|Right_cicle|vga_x [3] & ( (\triangle|state [0] & (!\triangle|state 
// [1] & \triangle|Left_cicle|vga_x [3])) ) ) )

	.dataa(gnd),
	.datab(!\triangle|state [0]),
	.datac(!\triangle|state [1]),
	.datad(!\triangle|Left_cicle|vga_x [3]),
	.datae(!\triangle|Up_cicle|vga_x [3]),
	.dataf(!\triangle|Right_cicle|vga_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector48~0 .extended_lut = "off";
defparam \triangle|Selector48~0 .lut_mask = 64'h0030C3F30C3CCFFF;
defparam \triangle|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N18
cyclonev_lcell_comb \triangle|vga_x[3] (
// Equation(s):
// \triangle|vga_x [3] = ( \triangle|Selector48~0_combout  & ( (\triangle|vga_x [3]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector48~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_x [3]) ) )

	.dataa(!\triangle|WideNor1~0_combout ),
	.datab(gnd),
	.datac(!\triangle|vga_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\triangle|Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[3] .extended_lut = "off";
defparam \triangle|vga_x[3] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \triangle|vga_x[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N48
cyclonev_lcell_comb \triangle|Left_cicle|vga_x[4] (
// Equation(s):
// \triangle|Left_cicle|vga_x [4] = ( \triangle|Left_cicle|vga_x [4] & ( (\triangle|Left_cicle|vga_x[7]~0_combout ) # (\triangle|Left_cicle|x [4]) ) ) # ( !\triangle|Left_cicle|vga_x [4] & ( (\triangle|Left_cicle|x [4] & 
// !\triangle|Left_cicle|vga_x[7]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\triangle|Left_cicle|x [4]),
	.datad(!\triangle|Left_cicle|vga_x[7]~0_combout ),
	.datae(gnd),
	.dataf(!\triangle|Left_cicle|vga_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Left_cicle|vga_x [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Left_cicle|vga_x[4] .extended_lut = "off";
defparam \triangle|Left_cicle|vga_x[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \triangle|Left_cicle|vga_x[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N57
cyclonev_lcell_comb \triangle|Up_cicle|vga_x[4] (
// Equation(s):
// \triangle|Up_cicle|vga_x [4] = ( \triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|vga_x [4] ) ) # ( !\triangle|Up_cicle|vga_x[7]~0_combout  & ( \triangle|Up_cicle|x [4] ) )

	.dataa(!\triangle|Up_cicle|x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Up_cicle|vga_x [4]),
	.datae(gnd),
	.dataf(!\triangle|Up_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Up_cicle|vga_x [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Up_cicle|vga_x[4] .extended_lut = "off";
defparam \triangle|Up_cicle|vga_x[4] .lut_mask = 64'h5555555500FF00FF;
defparam \triangle|Up_cicle|vga_x[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N33
cyclonev_lcell_comb \triangle|Right_cicle|vga_x[4] (
// Equation(s):
// \triangle|Right_cicle|vga_x [4] = ( \triangle|Right_cicle|x [4] & ( \triangle|Right_cicle|vga_x[7]~0_combout  & ( \triangle|Right_cicle|vga_x [4] ) ) ) # ( !\triangle|Right_cicle|x [4] & ( \triangle|Right_cicle|vga_x[7]~0_combout  & ( 
// \triangle|Right_cicle|vga_x [4] ) ) ) # ( \triangle|Right_cicle|x [4] & ( !\triangle|Right_cicle|vga_x[7]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\triangle|Right_cicle|vga_x [4]),
	.datae(!\triangle|Right_cicle|x [4]),
	.dataf(!\triangle|Right_cicle|vga_x[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Right_cicle|vga_x [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Right_cicle|vga_x[4] .extended_lut = "off";
defparam \triangle|Right_cicle|vga_x[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \triangle|Right_cicle|vga_x[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N21
cyclonev_lcell_comb \triangle|Selector49~0 (
// Equation(s):
// \triangle|Selector49~0_combout  = ( \triangle|Right_cicle|vga_x [4] & ( (!\triangle|state [0] & (((\triangle|state [1]) # (\triangle|Up_cicle|vga_x [4])))) # (\triangle|state [0] & ((!\triangle|state [1] & (\triangle|Left_cicle|vga_x [4])) # 
// (\triangle|state [1] & ((\triangle|Up_cicle|vga_x [4]))))) ) ) # ( !\triangle|Right_cicle|vga_x [4] & ( (!\triangle|state [0] & (((\triangle|Up_cicle|vga_x [4] & !\triangle|state [1])))) # (\triangle|state [0] & ((!\triangle|state [1] & 
// (\triangle|Left_cicle|vga_x [4])) # (\triangle|state [1] & ((\triangle|Up_cicle|vga_x [4]))))) ) )

	.dataa(!\triangle|state [0]),
	.datab(!\triangle|Left_cicle|vga_x [4]),
	.datac(!\triangle|Up_cicle|vga_x [4]),
	.datad(!\triangle|state [1]),
	.datae(gnd),
	.dataf(!\triangle|Right_cicle|vga_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|Selector49~0 .extended_lut = "off";
defparam \triangle|Selector49~0 .lut_mask = 64'h1B051B051BAF1BAF;
defparam \triangle|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N54
cyclonev_lcell_comb \triangle|vga_x[4] (
// Equation(s):
// \triangle|vga_x [4] = ( \triangle|Selector49~0_combout  & ( (\triangle|vga_x [4]) # (\triangle|WideNor1~0_combout ) ) ) # ( !\triangle|Selector49~0_combout  & ( (!\triangle|WideNor1~0_combout  & \triangle|vga_x [4]) ) )

	.dataa(gnd),
	.datab(!\triangle|WideNor1~0_combout ),
	.datac(gnd),
	.datad(!\triangle|vga_x [4]),
	.datae(gnd),
	.dataf(!\triangle|Selector49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\triangle|vga_x [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \triangle|vga_x[4] .extended_lut = "off";
defparam \triangle|vga_x[4] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \triangle|vga_x[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N43
dffeas \vga_u0|controller|xCounter[4]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter[4]~DUPLICATE_q ,\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N51
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \vga_u0|controller|controller_translator|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N53
dffeas \vga_u0|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N0
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = ( \vga_u0|VideoMemory|auto_generated|address_reg_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_u0|VideoMemory|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N1
dffeas \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N36
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\vga_u0|user_input_translator|Add0~1_sumout  & (!\vga_u0|user_input_translator|Add0~5_sumout  & \vga_u0|writeEn~0_combout ))

	.dataa(!\vga_u0|user_input_translator|Add0~1_sumout ),
	.datab(!\vga_u0|user_input_translator|Add0~5_sumout ),
	.datac(!\vga_u0|writeEn~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0404040404040404;
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N21
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\vga_u0|controller|controller_translator|Add1~1_sumout  & ( \vga_u0|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,vcc}),
	.portaaddr({\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,\vga_u0|user_input_translator|Add0~17_sumout ,
\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,\vga_u0|controller|controller_translator|Add1~21_sumout ,
\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter [4],
\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N57
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\vga_u0|writeEn~0_combout  & (\vga_u0|user_input_translator|Add0~5_sumout  & !\vga_u0|user_input_translator|Add0~1_sumout ))

	.dataa(!\vga_u0|writeEn~0_combout ),
	.datab(!\vga_u0|user_input_translator|Add0~5_sumout ),
	.datac(!\vga_u0|user_input_translator|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h1010101010101010;
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N54
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( !\vga_u0|controller|controller_translator|Add1~5_sumout  & ( \vga_u0|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N24
cyclonev_lcell_comb \vga_u0|controller|on_screen~0 (
// Equation(s):
// \vga_u0|controller|on_screen~0_combout  = ( !\vga_u0|controller|xCounter [2] & ( !\vga_u0|controller|xCounter [1] & ( (!\vga_u0|controller|xCounter [6] & (!\vga_u0|controller|xCounter [5] & (!\vga_u0|controller|xCounter [3] & !\vga_u0|controller|xCounter 
// [4]))) ) ) )

	.dataa(!\vga_u0|controller|xCounter [6]),
	.datab(!\vga_u0|controller|xCounter [5]),
	.datac(!\vga_u0|controller|xCounter [3]),
	.datad(!\vga_u0|controller|xCounter [4]),
	.datae(!\vga_u0|controller|xCounter [2]),
	.dataf(!\vga_u0|controller|xCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|on_screen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|on_screen~0 .extended_lut = "off";
defparam \vga_u0|controller|on_screen~0 .lut_mask = 64'h8000000000000000;
defparam \vga_u0|controller|on_screen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N12
cyclonev_lcell_comb \vga_u0|controller|VGA_VS1~0 (
// Equation(s):
// \vga_u0|controller|VGA_VS1~0_combout  = ( \vga_u0|controller|yCounter [8] & ( (\vga_u0|controller|yCounter [5] & (\vga_u0|controller|yCounter [7] & \vga_u0|controller|yCounter [6])) ) )

	.dataa(gnd),
	.datab(!\vga_u0|controller|yCounter [5]),
	.datac(!\vga_u0|controller|yCounter [7]),
	.datad(!\vga_u0|controller|yCounter [6]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS1~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_VS1~0 .lut_mask = 64'h0000000000030003;
defparam \vga_u0|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N6
cyclonev_lcell_comb \vga_u0|controller|on_screen~1 (
// Equation(s):
// \vga_u0|controller|on_screen~1_combout  = ( !\vga_u0|controller|xCounter [8] & ( \vga_u0|controller|xCounter [9] & ( (!\vga_u0|controller|VGA_VS1~0_combout  & (!\vga_u0|controller|yCounter [9] & ((!\vga_u0|controller|xCounter [7]) # 
// (\vga_u0|controller|on_screen~0_combout )))) ) ) ) # ( \vga_u0|controller|xCounter [8] & ( !\vga_u0|controller|xCounter [9] & ( (!\vga_u0|controller|VGA_VS1~0_combout  & !\vga_u0|controller|yCounter [9]) ) ) ) # ( !\vga_u0|controller|xCounter [8] & ( 
// !\vga_u0|controller|xCounter [9] & ( (!\vga_u0|controller|VGA_VS1~0_combout  & !\vga_u0|controller|yCounter [9]) ) ) )

	.dataa(!\vga_u0|controller|on_screen~0_combout ),
	.datab(!\vga_u0|controller|VGA_VS1~0_combout ),
	.datac(!\vga_u0|controller|xCounter [7]),
	.datad(!\vga_u0|controller|yCounter [9]),
	.datae(!\vga_u0|controller|xCounter [8]),
	.dataf(!\vga_u0|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|on_screen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|on_screen~1 .extended_lut = "off";
defparam \vga_u0|controller|on_screen~1 .lut_mask = 64'hCC00CC00C4000000;
defparam \vga_u0|controller|on_screen~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N17
dffeas \vga_u0|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N13
dffeas \vga_u0|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N42
cyclonev_lcell_comb \vga_u0|controller|VGA_R[2]~0 (
// Equation(s):
// \vga_u0|controller|VGA_R[2]~0_combout  = ( \vga_u0|controller|on_screen~1_combout  & ( \vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & ( \vga_u0|VideoMemory|auto_generated|ram_block1a8  ) ) ) # ( \vga_u0|controller|on_screen~1_combout  & ( 
// !\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & (\vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) ) ) )

	.dataa(!\vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\vga_u0|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(!\vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\vga_u0|controller|on_screen~1_combout ),
	.dataf(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_R[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_R[2]~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_R[2]~0 .lut_mask = 64'h0000447700000F0F;
defparam \vga_u0|controller|VGA_R[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter[4]~DUPLICATE_q ,\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N48
cyclonev_lcell_comb \vga_u0|controller|VGA_G[2]~0 (
// Equation(s):
// \vga_u0|controller|VGA_G[2]~0_combout  = ( \vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \vga_u0|controller|on_screen~1_combout  & ( ((!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & ((\vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]) 
// ) ) ) # ( !\vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \vga_u0|controller|on_screen~1_combout  & ( (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & ((\vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout ))))) ) ) )

	.dataa(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\vga_u0|controller|on_screen~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_G[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_G[2]~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_G[2]~0 .lut_mask = 64'h00000000220A775F;
defparam \vga_u0|controller|VGA_G[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter[4]~DUPLICATE_q ,\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter[4]~DUPLICATE_q ,\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,\vga_u0|user_input_translator|Add0~17_sumout ,
\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\triangle|vga_x [4],\triangle|vga_x [3],\triangle|vga_x [2],\triangle|vga_x [1],\triangle|vga_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,\vga_u0|controller|controller_translator|Add1~21_sumout ,
\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],\vga_u0|controller|xCounter [5],\vga_u0|controller|xCounter [4],
\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N18
cyclonev_lcell_comb \vga_u0|controller|VGA_B[2]~0 (
// Equation(s):
// \vga_u0|controller|VGA_B[2]~0_combout  = ( \vga_u0|controller|on_screen~1_combout  & ( \vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( ((!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & (\vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]) 
// ) ) ) # ( \vga_u0|controller|on_screen~1_combout  & ( !\vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & (\vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout )))) ) ) )

	.dataa(!\vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\vga_u0|controller|on_screen~1_combout ),
	.dataf(!\vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_B[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_B[2]~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_B[2]~0 .lut_mask = 64'h00000C4400003F77;
defparam \vga_u0|controller|VGA_B[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N0
cyclonev_lcell_comb \vga_u0|controller|VGA_HS1~0 (
// Equation(s):
// \vga_u0|controller|VGA_HS1~0_combout  = ( \vga_u0|controller|xCounter [4] & ( (((\vga_u0|controller|xCounter [1] & \vga_u0|controller|xCounter [0])) # (\vga_u0|controller|xCounter [2])) # (\vga_u0|controller|xCounter [3]) ) )

	.dataa(!\vga_u0|controller|xCounter [1]),
	.datab(!\vga_u0|controller|xCounter [0]),
	.datac(!\vga_u0|controller|xCounter [3]),
	.datad(!\vga_u0|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS1~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_HS1~0 .lut_mask = 64'h000000001FFF1FFF;
defparam \vga_u0|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N12
cyclonev_lcell_comb \vga_u0|controller|VGA_HS1~1 (
// Equation(s):
// \vga_u0|controller|VGA_HS1~1_combout  = ( \vga_u0|controller|xCounter [6] & ( \vga_u0|controller|xCounter [9] & ( (!\vga_u0|controller|xCounter[7]~DUPLICATE_q ) # (((\vga_u0|controller|VGA_HS1~0_combout  & \vga_u0|controller|xCounter [5])) # 
// (\vga_u0|controller|xCounter [8])) ) ) ) # ( !\vga_u0|controller|xCounter [6] & ( \vga_u0|controller|xCounter [9] & ( (!\vga_u0|controller|xCounter[7]~DUPLICATE_q ) # (((!\vga_u0|controller|VGA_HS1~0_combout  & !\vga_u0|controller|xCounter [5])) # 
// (\vga_u0|controller|xCounter [8])) ) ) ) # ( \vga_u0|controller|xCounter [6] & ( !\vga_u0|controller|xCounter [9] ) ) # ( !\vga_u0|controller|xCounter [6] & ( !\vga_u0|controller|xCounter [9] ) )

	.dataa(!\vga_u0|controller|VGA_HS1~0_combout ),
	.datab(!\vga_u0|controller|xCounter [5]),
	.datac(!\vga_u0|controller|xCounter[7]~DUPLICATE_q ),
	.datad(!\vga_u0|controller|xCounter [8]),
	.datae(!\vga_u0|controller|xCounter [6]),
	.dataf(!\vga_u0|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS1~1 .extended_lut = "off";
defparam \vga_u0|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFF8FFF1FF;
defparam \vga_u0|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y77_N13
dffeas \vga_u0|controller|VGA_HS1 (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y77_N16
dffeas \vga_u0|controller|VGA_HS (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N15
cyclonev_lcell_comb \vga_u0|controller|always1~3 (
// Equation(s):
// \vga_u0|controller|always1~3_combout  = ( !\vga_u0|controller|yCounter [4] & ( (\vga_u0|controller|yCounter [3] & \vga_u0|controller|yCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [3]),
	.datad(!\vga_u0|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~3 .extended_lut = "off";
defparam \vga_u0|controller|always1~3 .lut_mask = 64'h000F000F00000000;
defparam \vga_u0|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N39
cyclonev_lcell_comb \vga_u0|controller|VGA_VS1~1 (
// Equation(s):
// \vga_u0|controller|VGA_VS1~1_combout  = ( \vga_u0|controller|yCounter [0] & ( \vga_u0|controller|VGA_VS1~0_combout  & ( ((!\vga_u0|controller|always1~3_combout ) # (\vga_u0|controller|yCounter [9])) # (\vga_u0|controller|yCounter [1]) ) ) ) # ( 
// !\vga_u0|controller|yCounter [0] & ( \vga_u0|controller|VGA_VS1~0_combout  & ( (!\vga_u0|controller|yCounter [1]) # ((!\vga_u0|controller|always1~3_combout ) # (\vga_u0|controller|yCounter [9])) ) ) ) # ( \vga_u0|controller|yCounter [0] & ( 
// !\vga_u0|controller|VGA_VS1~0_combout  ) ) # ( !\vga_u0|controller|yCounter [0] & ( !\vga_u0|controller|VGA_VS1~0_combout  ) )

	.dataa(!\vga_u0|controller|yCounter [1]),
	.datab(!\vga_u0|controller|yCounter [9]),
	.datac(!\vga_u0|controller|always1~3_combout ),
	.datad(gnd),
	.datae(!\vga_u0|controller|yCounter [0]),
	.dataf(!\vga_u0|controller|VGA_VS1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS1~1 .extended_lut = "off";
defparam \vga_u0|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFFBFBF7F7;
defparam \vga_u0|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N40
dffeas \vga_u0|controller|VGA_VS1 (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N12
cyclonev_lcell_comb \vga_u0|controller|VGA_VS~feeder (
// Equation(s):
// \vga_u0|controller|VGA_VS~feeder_combout  = ( \vga_u0|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_u0|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS~feeder .extended_lut = "off";
defparam \vga_u0|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_u0|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y79_N13
dffeas \vga_u0|controller|VGA_VS (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
