
---------- Begin Simulation Statistics ----------
simSeconds                                 226.217851                       # Number of seconds simulated (Second)
simTicks                                 226217850930000                       # Number of ticks simulated (Tick)
finalTick                                226217850930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  91332.38                       # Real time elapsed on the host (Second)
hostTickRate                               2476863709                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   20408244                       # Number of bytes of host memory used (Byte)
simInsts                                  20493817287                       # Number of instructions simulated (Count)
simOps                                    21308162581                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   224387                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     233303                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                      15466327409                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.committedInsts                 11427943441                       # Number of instructions committed (Count)
system.cpu.numVMExits                         1426071                       # total number of KVM exits (Count)
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations (Count)
system.cpu.numExitSignal                       224985                       # exits due to signal delivery (Count)
system.cpu.numMMIO                            1201086                       # number of VM exits due to memory mapped IO (Count)
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests (Count)
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO (Count)
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu.numInterrupts                            0                       # number of interrupts delivered (Count)
system.cpu.numHypercalls                            0                       # number of hypercalls (Count)
system.cpu.dcache.demandHits::switch_cpus.data   3512570762                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        3512570762                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data   3517369574                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       3517369574                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data    396018232                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       396018232                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data    398982945                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      398982945                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 13906363205791                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 13906363205791                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 13906363205791                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 13906363205791                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data   3908588994                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    3908588994                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data   3916352519                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   3916352519                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.101320                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.101320                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.101876                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.101876                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 35115.462072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 35115.462072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 34854.530451                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 34854.530451                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   3992512640                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets      2298370                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs    232526049                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets        27570                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      17.170174                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    83.364889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    276814538                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         276814538                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data     87519065                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      87519065                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data     87519065                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     87519065                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data    308499167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    308499167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data    311081246                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    311081246                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data       362897                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       362897                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 10482674807824                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 10482674807824                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 10630505593824                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 10630505593824                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data  21963032000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total  21963032000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.078929                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.078929                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.079431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.079431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 33979.588696                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 33979.588696                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 34172.762680                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34172.762680                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 60521.393123                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 60521.393123                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements              309791681                       # number of replacements (Count)
system.cpu.dcache.CleanSharedReq.missLatency::switch_cpus.data    482902083                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total    482902083                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::switch_cpus.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrHits::switch_cpus.data         2494                       # number of CleanSharedReq MSHR hits (Count)
system.cpu.dcache.CleanSharedReq.mshrHits::total         2494                       # number of CleanSharedReq MSHR hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::switch_cpus.data       278985                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total       278985                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::switch_cpus.data    731010162                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total    731010162                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::switch_cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus.data  2620.248981                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2620.248981                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          104                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          104                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data           35                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           35                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data      2357500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      2357500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          139                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          139                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.251799                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.251799                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data 67357.142857                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 67357.142857                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::switch_cpus.data           10                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           10                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data           25                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           25                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data      1292500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1292500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.179856                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.179856                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data        51700                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        51700                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data   2638162147                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      2638162147                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data    106385179                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     106385179                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 3482684868500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 3482684868500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data   2744547326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   2744547326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.038762                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.038762                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 32736.560687                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 32736.560687                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data     49897901                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     49897901                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data     56487278                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     56487278                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data       348162                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total       348162                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 1802390785007                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1802390785007                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data  21963032000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total  21963032000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.020582                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020582                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 31907.906503                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 31907.906503                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 63082.794791                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 63082.794791                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::switch_cpus.data      3077760                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total      3077760                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::switch_cpus.data      2764500                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total      2764500                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::switch_cpus.data      5842260                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total      5842260                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::switch_cpus.data     0.473190                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.473190                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::switch_cpus.data      2475494                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total      2475494                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::switch_cpus.data 141902720000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total 141902720000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::switch_cpus.data     0.423722                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.423722                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus.data 57322.990886                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 57322.990886                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data      1721052                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total       1721052                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data       200213                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total       200213                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data      1921265                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total      1921265                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.104209                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.104209                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data       106585                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total       106585                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data   5928066000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total   5928066000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.055476                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.055476                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 55618.201435                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 55618.201435                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data           77                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           77                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data           77                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           77                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::switch_cpus.data     30490078                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total        30490078                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::switch_cpus.data       161872                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total        161872                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::switch_cpus.data   4921127999                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total   4921127999                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data     30651950                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total     30651950                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::switch_cpus.data     0.005281                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.005281                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::switch_cpus.data 30401.354150                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 30401.354150                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::switch_cpus.data           31                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total           31                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrMisses::switch_cpus.data       161841                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total       161841                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::switch_cpus.data   4758241999                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total   4758241999                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::switch_cpus.data     0.005280                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.005280                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::switch_cpus.data 29400.720454                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 29400.720454                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data       407913                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total       407913                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data    169988411                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total    169988411                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data 7045444761608                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 7045444761608                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data    170396324                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total    170396324                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.997606                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.997606                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 41446.618156                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 41446.618156                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::switch_cpus.data          263                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total          263                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data    169988148                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total    169988148                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data 6875437287110                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 6875437287110                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.997605                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.997605                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 40446.568587                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 40446.568587                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data    874000702                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      874000702                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data    119644642                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total    119644642                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 3378233575683                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 3378233575683                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data    993645344                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    993645344                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.120410                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.120410                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 28235.560901                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 28235.560901                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data     37620901                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     37620901                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data     82023741                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     82023741                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data        14735                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        14735                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 1804846735707                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1804846735707                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.082548                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.082548                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 22003.955363                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 22003.955363                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            35.670286                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           3860199373                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          309792705                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.460588                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        218333298273500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data    35.670286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.034834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.034834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.tagAccesses        16098937361                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       16098937361                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.demandHits::switch_cpus.inst   1979881842                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1979881842                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst   1979881842                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1979881842                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst     53544544                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total        53544544                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst     53544544                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total       53544544                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst 1566837633648                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 1566837633648                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst 1566837633648                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 1566837633648                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst   2033426386                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    2033426386                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst   2033426386                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   2033426386                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.026332                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.026332                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.026332                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.026332                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 29262.320987                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 29262.320987                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 29262.320987                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 29262.320987                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs      4602585                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets          305                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs       137276                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      33.527966                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets   152.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks     47207498                       # number of writebacks (Count)
system.cpu.icache.writebacks::total          47207498                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst      6334932                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total       6334932                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst      6334932                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total      6334932                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst     47209612                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total     47209612                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst     47209612                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total     47209612                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst 1328807903591                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 1328807903591                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst 1328807903591                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 1328807903591                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.023217                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.023217                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.023217                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.023217                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 28146.977857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 28146.977857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 28146.977857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 28146.977857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements               47207498                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst   1979881842                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1979881842                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst     53544544                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total      53544544                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst 1566837633648                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 1566837633648                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst   2033426386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   2033426386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.026332                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.026332                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 29262.320987                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 29262.320987                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst      6334932                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total      6334932                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst     47209612                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total     47209612                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst 1328807903591                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 1328807903591                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.023217                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.023217                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 28146.977857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 28146.977857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            35.670500                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2027091454                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs           47209612                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              42.938109                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        218333297793500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::switch_cpus.inst    35.670500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.034834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.034834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.tagAccesses         8180915156                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        8180915156                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::switch_cpus.mmu.dtb_walker     18093085                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.mmu.itb_walker       548751                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.inst     33288933                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.data    111855956                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total        163786725                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.dtb_walker     18093085                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.itb_walker       548751                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.inst     33288933                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.data    111855956                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total       163786725                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.dtb_walker       392963                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.itb_walker        98356                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.inst     13920509                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.data     27479810                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total       41891638                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.dtb_walker       392963                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.itb_walker        98356                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.inst     13920509                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.data     27479810                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total      41891638                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.dtb_walker  36709275940                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.itb_walker   9638410135                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.inst 903615048460                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.data 1913434727481                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 2863397462016                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.dtb_walker  36709275940                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.itb_walker   9638410135                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.inst 903615048460                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.data 1913434727481                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 2863397462016                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.dtb_walker     18486048                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.itb_walker       647107                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.inst     47209442                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.data    139335766                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total    205678363                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.dtb_walker     18486048                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.itb_walker       647107                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.inst     47209442                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.data    139335766                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total    205678363                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.dtb_walker     0.021257                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.itb_walker     0.151993                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.inst     0.294867                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.data     0.197220                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.203675                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.dtb_walker     0.021257                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.itb_walker     0.151993                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.inst     0.294867                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.data     0.197220                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.203675                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 93416.621768                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.itb_walker 97995.141476                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.inst 64912.500575                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.data 69630.566131                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 68352.482708                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 93416.621768                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.itb_walker 97995.141476                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.inst 64912.500575                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.data 69630.566131                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 68352.482708                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks    185332549                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total        185332549                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.dtb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.itb_walker         6366                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.data           40                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total         6425                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.dtb_walker            3                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.itb_walker         6366                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.inst           16                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.data           40                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total         6425                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.dtb_walker       392960                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.itb_walker        91990                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.inst     13920493                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.data     27479770                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total     41885213                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.dtb_walker       392960                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.itb_walker        91990                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.inst     13920493                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.data     27479770                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total     41885213                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::switch_cpus.data       362897                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total       362897                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.dtb_walker  32779360942                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.itb_walker   8502494695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.inst 764408952960                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.data 1638635442481                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 2444326251078                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.dtb_walker  32779360942                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.itb_walker   8502494695                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.inst 764408952960                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.data 1638635442481                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 2444326251078                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::switch_cpus.data  17782282500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total  17782282500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.021257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.142156                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.inst     0.294867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.data     0.197220                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.203644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.021257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.142156                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.inst     0.294867                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.data     0.197220                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.203644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 83416.533342                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 92428.467170                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.inst 54912.491458                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.data 59630.609808                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 58357.737158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 83416.533342                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 92428.467170                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.inst 54912.491458                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.data 59630.609808                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 58357.737158                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::switch_cpus.data 49000.907971                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 49000.907971                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.replacements             217655180                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks       141690                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total       141690                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.InvalidateReq.hits::switch_cpus.data       632409                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total       632409                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::switch_cpus.data    169826083                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total    169826083                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::switch_cpus.data      5897500                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total      5897500                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::switch_cpus.data    170458492                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total    170458492                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::switch_cpus.data     0.996290                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.996290                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::switch_cpus.data     0.034727                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total     0.034727                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrMisses::switch_cpus.data    169826083                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total    169826083                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::switch_cpus.data 4679962645000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total 4679962645000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::switch_cpus.data     0.996290                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.996290                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus.data 27557.384368                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 27557.384368                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::switch_cpus.inst     33288933                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total     33288933                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::switch_cpus.inst     13920509                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total     13920509                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::switch_cpus.inst 903615048460                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total 903615048460                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::switch_cpus.inst     47209442                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total     47209442                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::switch_cpus.inst     0.294867                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.294867                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::switch_cpus.inst 64912.500575                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 64912.500575                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrHits::switch_cpus.inst           16                       # number of ReadCleanReq MSHR hits (Count)
system.cpu.l2cache.ReadCleanReq.mshrHits::total           16                       # number of ReadCleanReq MSHR hits (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::switch_cpus.inst     13920493                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total     13920493                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus.inst 764408952960                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total 764408952960                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.294867                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.294867                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 54912.491458                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 54912.491458                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::switch_cpus.data     73455865                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total     73455865                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::switch_cpus.data      9312909                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total      9312909                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::switch_cpus.data 602945678498                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total 602945678498                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::switch_cpus.data     82768774                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total     82768774                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::switch_cpus.data     0.112517                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.112517                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::switch_cpus.data 64743.001193                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 64743.001193                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::switch_cpus.data      9312909                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total      9312909                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::switch_cpus.data 509816588498                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total 509816588498                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::switch_cpus.data     0.112517                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.112517                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus.data 54743.001193                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 54743.001193                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.dtb_walker     18093085                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.itb_walker       548751                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::total       18641836                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.dtb_walker       392963                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.itb_walker        98356                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::total       491319                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.dtb_walker  36709275940                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.itb_walker   9638410135                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::total  46347686075                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.dtb_walker     18486048                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.itb_walker       647107                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::total     19133155                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.dtb_walker     0.021257                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.itb_walker     0.151993                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::total     0.025679                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb_walker 93416.621768                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb_walker 97995.141476                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::total 94333.184906                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.dtb_walker            3                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.itb_walker         6366                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::total         6369                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb_walker       392960                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.itb_walker        91990                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::total       484950                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::switch_cpus.data       348162                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total       348162                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb_walker  32779360942                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb_walker   8502494695                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::total  41281855637                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus.data  17782282500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total  17782282500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.021257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.142156                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::total     0.025346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 83416.533342                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 92428.467170                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::total 85126.003994                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 51074.736760                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 51074.736760                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::switch_cpus.data     38400091                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total     38400091                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::switch_cpus.data     18166901                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total     18166901                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::switch_cpus.data 1310489048983                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total 1310489048983                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::switch_cpus.data     56566992                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total     56566992                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::switch_cpus.data     0.321157                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.321157                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::switch_cpus.data 72136.081381                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 72136.081381                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::switch_cpus.data           40                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total           40                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::switch_cpus.data     18166861                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total     18166861                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus.data 1128818853983                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total 1128818853983                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::switch_cpus.data     0.321157                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.321157                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 62136.152965                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 62136.152965                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::switch_cpus.data      1480605                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total      1480605                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::switch_cpus.data         9249                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total         9249                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::switch_cpus.data    487688500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total    487688500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::switch_cpus.data      1489854                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total      1489854                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::switch_cpus.data     0.006208                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.006208                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::switch_cpus.data 52728.781490                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total 52728.781490                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::switch_cpus.data         9249                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total         9249                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::switch_cpus.data    413371000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total    413371000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::switch_cpus.data     0.006208                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.006208                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus.data 44693.588496                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total 44693.588496                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks        47632                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total        47632                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks        47632                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total        47632                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::switch_cpus.data        14735                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total        14735                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks     47142697                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total     47142697                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks     47142697                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total     47142697                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks    276814538                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total    276814538                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks    276814538                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total    276814538                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse          285.300406                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs           564507591                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs         218295861                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.585975                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick       218333297462000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   116.427638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.dtb_walker     1.733374                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.itb_walker     0.271773                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.inst    62.688107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.data   104.179514                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.014212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.000212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.inst     0.007652                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.data     0.012717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.034827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.tagAccesses       11970009125                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses      11970009125                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         8                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                      17                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                         17                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                    25                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             8                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                          17                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                        25                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                    17                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor           17                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples           17                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0           17    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total           17                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples   -896451320                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0   -896451320    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total   -896451320                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB           17    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total           17                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data           17                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total           17                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data           17                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total           17                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total           34                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               15                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                  15                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses                 2                       # Read misses (Count)
system.cpu.mmu.l2_shared.inserts                   19                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses              17                       # Read accesses (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                      15                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     2                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                  17                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 218333297360000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 7884553570000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq        20660006                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp      124436610                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          89427                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         89427                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty    462147971                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean     47207498                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean        47632                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict     66694364                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq      1489854                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp      1489854                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq      82768774                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp     82768774                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq     47209612                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq     56566992                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq       281479                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateReq    170458492                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateResp    170458492                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port    141626552                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    935816976                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port      1295972                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port     37022636                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total         1115762136                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port   6042684160                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port  26642729972                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port      5176856                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port    147888384                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total         32838479372                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                   219103122                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic           11861768976                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples     597375241                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.011828                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.108119                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0           590309887     98.82%     98.82% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1             7064898      1.18%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                 456      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total       597375241                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy   700662916696                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy   70972999343                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy  295551165320                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy     655261152                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy   18559404755                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests    715839236                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests    358619296                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests       195280                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops      6806409                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops      6805953                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops          456                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 66832                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                66832                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                52918                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               52918                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       220434                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio        18642                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       239500                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   239500                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       269732                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio        14689                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       285160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    285160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy            21762000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             3383000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            18850000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus.mmu.dtb_walker       145470                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.mmu.itb_walker        25361                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.inst       8707111                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.data      15799310                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                 24677252                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus.mmu.dtb_walker       145470                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.mmu.itb_walker        25361                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.inst      8707111                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.data     15799310                       # number of overall hits (Count)
system.llc.overallHits::total                24677252                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus.mmu.dtb_walker       247490                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.mmu.itb_walker        66629                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.inst      5213382                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.data     11678932                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total               17206433                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus.mmu.dtb_walker       247490                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.mmu.itb_walker        66629                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.inst      5213382                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.data     11678932                       # number of overall misses (Count)
system.llc.overallMisses::total              17206433                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus.mmu.dtb_walker  26157042227                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.mmu.itb_walker   7083393562                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.inst 497644857006                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.data 1128175428502                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      1659060721297                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.dtb_walker  26157042227                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.itb_walker   7083393562                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.inst 497644857006                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.data 1128175428502                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     1659060721297                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus.mmu.dtb_walker       392960                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.mmu.itb_walker        91990                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.inst     13920493                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.data     27478242                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total             41883685                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.dtb_walker       392960                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.itb_walker        91990                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.inst     13920493                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.data     27478242                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total            41883685                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus.mmu.dtb_walker     0.629810                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.mmu.itb_walker     0.724307                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.inst     0.374511                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.data     0.425025                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.410815                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.dtb_walker     0.629810                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.itb_walker     0.724307                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.inst     0.374511                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.data     0.425025                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.410815                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 105689.289373                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.mmu.itb_walker 106310.969128                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.inst 95455.283539                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.data 96599.194901                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   96420.956121                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 105689.289373                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.itb_walker 106310.969128                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.inst 95455.283539                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.data 96599.194901                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  96420.956121                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks            33603160                       # number of writebacks (Count)
system.llc.writebacks::total                 33603160                       # number of writebacks (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.dtb_walker       247490                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.itb_walker        66629                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.inst      5213382                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.data     11678932                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total           17206433                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.dtb_walker       247490                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.itb_walker        66629                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.inst      5213382                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.data     11678932                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total          17206433                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus.data       362897                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total       362897                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus.mmu.dtb_walker  23063255052                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.mmu.itb_walker   6250512599                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.inst 432477449272                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.data 982188680199                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  1443979897122                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.dtb_walker  23063255052                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.itb_walker   6250512599                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.inst 432477449272                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.data 982188680199                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 1443979897122                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus.data   9250843000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total   9250843000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.629810                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.724307                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.inst     0.374511                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.data     0.425025                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.410815                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.629810                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.724307                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.inst     0.374511                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.data     0.425025                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.410815                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 93188.634094                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 93810.692026                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.inst 82955.258079                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.data 84099.186484                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 83920.932196                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 93188.634094                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 93810.692026                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.inst 82955.258079                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.data 84099.186484                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 83920.932196                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus.data 25491.649146                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 25491.649146                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                      45678537                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks      1344633                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total       1344633                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus.data    141361440                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total        141361440                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus.data     28464643                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total       28464643                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.missLatency::switch_cpus.data      1328500                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.missLatency::total      1328500                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.accesses::switch_cpus.data    169826083                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total    169826083                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus.data     0.167611                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.167611                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMissLatency::switch_cpus.data     0.046672                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMissLatency::total     0.046672                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.mshrMisses::switch_cpus.data     28464643                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total     28464643                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus.data 617047059250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total 617047059250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus.data     0.167611                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.167611                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus.data 21677.667247                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21677.667247                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus.data      5780596                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total              5780596                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus.data      3530785                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total            3530785                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus.data 330991307501                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total  330991307501                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus.data      9311381                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total          9311381                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus.data     0.379190                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.379190                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus.data 93744.396077                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 93744.396077                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus.data      3530785                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total        3530785                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus.data 286856417656                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total 286856417656                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus.data     0.379190                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.379190                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus.data 81244.374171                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 81244.374171                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus.data       348162                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total       348162                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus.data   9250843000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total   9250843000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 26570.513152                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 26570.513152                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus.mmu.dtb_walker       145470                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.mmu.itb_walker        25361                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.inst      8707111                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.data     10018714                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total         18896656                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.dtb_walker       247490                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.itb_walker        66629                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.inst      5213382                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.data      8148147                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total       13675648                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.dtb_walker  26157042227                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.itb_walker   7083393562                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.inst 497644857006                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.data 797184121001                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 1328069413796                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.dtb_walker       392960                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.itb_walker        91990                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.inst     13920493                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.data     18166861                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total     32572304                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.dtb_walker     0.629810                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.itb_walker     0.724307                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.inst     0.374511                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.data     0.448517                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.419855                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.dtb_walker 105689.289373                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.itb_walker 106310.969128                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.inst 95455.283539                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.data 97836.246818                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 97111.991607                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.dtb_walker       247490                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.itb_walker        66629                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.inst      5213382                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.data      8148147                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total     13675648                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.dtb_walker  23063255052                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.itb_walker   6250512599                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.inst 432477449272                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.data 695332262543                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 1157123479466                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.629810                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.724307                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.inst     0.374511                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.data     0.448517                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.419855                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 93188.634094                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 93810.692026                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.inst 82955.258079                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 85336.244246                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 84611.967160                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus.data          165                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                 165                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus.data        10612                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total             10612                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus.data     11742000                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total     11742000                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus.data        10777                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total           10777                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus.data     0.984690                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.984690                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus.data  1106.483227                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  1106.483227                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus.data        10612                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total         10612                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus.data    228418500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total    228418500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus.data     0.984690                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.984690                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus.data 21524.547682                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 21524.547682                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus.data        14735                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total        14735                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks    185332549                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total       185332549                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks    185332549                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total    185332549                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                 1095.438402                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                   393597977                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                 187072352                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      2.103988                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               218333297449000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks    573.164237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.dtb_walker     6.755329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.itb_walker     1.738606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.inst   194.275972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.data   319.504258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.017492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.000206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.inst     0.005929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.data     0.009750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.033430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses                6961752064                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses               6961752064                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  33603160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb_walker::samples    247479.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb_walker::samples     66629.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples   5213369.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples  11594596.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      1.070122121500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      1727715                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      1727715                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            63110356                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           32055782                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    17203919                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   33603160                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  17203919                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 33603160                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  81846                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              17203919                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             33603160                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                12012796                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 3700272                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1061141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  311879                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   30823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    4457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     632                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                1088346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                1276647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                1583246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                1816892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                1923406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                1993936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                2048638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                2068271                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                2082397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                2081775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                2043213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                2083393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                1952977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                1944206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                1969230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                1824688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                1781946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                1768121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  55494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  38480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  30721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  25176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  20794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  17238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  14280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  12096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   9955                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   8673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   7121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   5918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   4772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   3921                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      1727715                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean       9.910242                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     20.752553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023      1727699    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       1727715                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      1727715                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      19.449481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.881086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      6.903741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31       1667935     96.54%     96.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47         43316      2.51%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63          9522      0.55%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79          3514      0.20%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95          1734      0.10%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111          759      0.04%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127          437      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143          211      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159          113      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175           57      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191           27      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207           26      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223           11      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239            9      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-255           17      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-303            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::736-751            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::832-847            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::848-863            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::864-879            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       1727715                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 5238144                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1101050816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           2150602240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4867214.55213853                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              9506775.13360992                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  7879244855999                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     155081.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb_walker     15838656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb_walker      4264256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst    333655616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data    742054144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   2150602240                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb_walker 70015.058205557143                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb_walker 18850.218859693417                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1474930.535447643138                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 3280263.431684789713                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 9506775.133609920740                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb_walker       247490                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb_walker        66629                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst      5213382                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data     11676418                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     33603160                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb_walker  12030701251                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb_walker   3274974254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 201985014284                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 468911865160                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 191694572630912                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb_walker     48610.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb_walker     49152.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     38743.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     40158.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5704659.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb_walker     15839360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb_walker      4264256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst    333656448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data    747290752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1101050816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst    333656448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total    333656448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   2150602240                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   2150602240                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb_walker       247490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb_walker        66629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst      5213382                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data     11676418                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        17203919                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     33603160                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       33603160                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb_walker        70018                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb_walker        18850                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst      1474934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data      3303412                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           4867215                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      1474934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1474934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      9506775                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          9506775                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      9506775                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb_walker        70018                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb_walker        18850                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      1474934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data      3303412                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         14373990                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             17122073                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            33603160                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1171955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1175602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      1240466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1030560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1055029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       922384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       879827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       897778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       973641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      1101908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1033045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1341208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      1223293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1081219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1032111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       962047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      2325563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      2106185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      2464261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      1762450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      1730318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      1659177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      1540855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      1548418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      2138838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      2113813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      2048045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      3316734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      2893407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      2263810                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      1895170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      1796116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            365163686199                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           85610365000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       686202554949                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21327.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40077.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             9209075                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           18255275                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            53.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     23260883                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   139.565420                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   104.092379                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   150.539700                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127     13366412     57.46%     57.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      6635302     28.53%     85.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      1709230      7.35%     93.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       663954      2.85%     96.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       312925      1.35%     97.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       173475      0.75%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       110545      0.48%     98.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        73895      0.32%     99.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       215145      0.92%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     23260883                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            1095812672                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         2150602240                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                4.844059                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                9.506775                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               54.14                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     78875558580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     41923353615                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    59787511140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   79016324940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 622060548720.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1762631021820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1543347710400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  4187642029215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    18.511545                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3994763351437                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 263138980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 3626651238563                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     87207146040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     46351697370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    62464090080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   96392170260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 622060548720.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1798027322430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1513540299360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  4226043274260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower    18.681299                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3917065716398                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 263138980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 3704348873602                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              1474553                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            15150201                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               89427                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              89427                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      33603160                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          12025419                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             13126                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3528271                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3528271                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       13675648                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq       28464643                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       239500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio      2831158                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio        57296                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port    108514186                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total    111642146                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               111642146                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       285160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio      5662316                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio       114580                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port   3251653056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total   3257715124                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               3257715124                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           46044585                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 46044585    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             46044585                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            25145000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy          379389614                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy           13031496                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       249393664077                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        93128928022                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       91310365                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     45649191                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles              13249338876                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded             14949446852                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded         78152050                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued            13739174326                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued       99241682                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined   5147379762                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined   2908691708                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved     19588105                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples  12285608230                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.118315                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.891796                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0        7805755237     63.54%     63.54% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1        1256035384     10.22%     73.76% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2         861870507      7.02%     80.77% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3         788278866      6.42%     87.19% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4         575945835      4.69%     91.88% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5         365613472      2.98%     94.85% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6         318773776      2.59%     97.45% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7         156613250      1.27%     98.72% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8         156721903      1.28%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total   12285608230                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu       170802858     39.89%     39.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult         161600      0.04%     39.93% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv          475823      0.11%     40.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     40.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp            50      0.00%     40.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             2      0.00%     40.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult         8616      0.00%     40.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc          103      0.00%     40.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv          1894      0.00%     40.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc        57985      0.01%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd             19      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu           1147      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp           1862      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc           159      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift          288      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     40.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead      165756448     38.71%     78.77% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite      90896511     21.23%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      8572578      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu   8819673666     64.19%     64.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult     80954571      0.59%     64.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv      9598748      0.07%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd      1282068      0.01%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp      1473750      0.01%     64.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt      2224221      0.02%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult       710722      0.01%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc        52663      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv       220386      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc      2241451      0.02%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd       282744      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc        19067      0.00%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu       696633      0.01%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp       457688      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt       153816      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      3612177      0.03%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            1      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift        13355      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            9      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead   3308962629     24.08%     89.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite   1497971383     10.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total  13739174326                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.036971                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                   428165365                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.031164                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads      40162946350                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites     20089707377                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses  11894725459                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        128417579                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites       101341494                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses     53900907                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses         14093282501                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses            65484612                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts               13470616805                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts            3206837863                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts         245693673                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                    67645980                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                 4667747446                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches             1914719128                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts           1460909583                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.016701                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                24547565                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles               963730646                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles           2509163148                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.committedInsts          9065873846                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps            9880219140                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       1.461452                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  1.461452                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.684251                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.684251                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads        13272453362                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites        8124582989                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads           65260939                       # number of vector regfile reads (Count)
system.switch_cpus.vecPredRegfileReads             11                       # number of predicate regfile reads (Count)
system.switch_cpus.ccRegfileReads          2927771547                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites         2934836676                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads       15785431542                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites         70152366                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads   3382006703                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores   1712813480                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads    943538220                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores    441660700                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups      2674774731                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted   1782341091                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect    140501728                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups   1188973134                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits      1104251548                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.928744                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed       180052201                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect     14017292                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups    384838218                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits    221038257                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses    163799961                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted     54076758                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts   5176507674                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls     58563945                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts    135264791                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples  11506964815                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.862463                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.023686                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0   8551169828     74.31%     74.31% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1   1245052212     10.82%     85.13% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2    348559428      3.03%     88.16% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3    354047411      3.08%     91.24% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4    130908597      1.14%     92.38% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5    131310932      1.14%     93.52% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6     77357058      0.67%     94.19% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7     72783625      0.63%     94.82% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8    595775724      5.18%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total  11506964815                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted   9109990570                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted     9924335864                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs          3453341235                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads            2258730180                       # Number of loads committed (Count)
system.switch_cpus.commit.amos               30651950                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars           100034584                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches         1627151767                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions     42703190                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer          8940374427                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls      94723282                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      1340883      0.01%      0.01% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu   6370898402     64.19%     64.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult     79676173      0.80%     65.01% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv      9290391      0.09%     65.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd       940508      0.01%     65.11% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp      1105334      0.01%     65.13% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt      1423072      0.01%     65.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult       532484      0.01%     65.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc        52089      0.00%     65.15% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv       167540      0.00%     65.15% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc      1428617      0.01%     65.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd       253383      0.00%     65.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc        19014      0.00%     65.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu       641386      0.01%     65.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp       368046      0.00%     65.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt       136746      0.00%     65.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      2708338      0.03%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift        12223      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead   2258730180     22.76%     87.96% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite   1194611055     12.04%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total   9924335864                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples    595775724                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles       2330094161                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles    7111892915                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles        2267642100                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles     425297533                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles      150681514                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved   1053556673                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred      12388126                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts    16323774932                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts      44310166                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles   2997469456                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts            15895396423                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches          2674774731                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches   1505342006                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles            9041878309                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles       325402617                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles            9371353                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles      7976421                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles     65769315                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles        29238                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles       412826                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines        2033430724                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes      66205300                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes           299016                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples  12285608230                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.426742                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.694169                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0       8967243324     72.99%     72.99% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1        310635009      2.53%     75.52% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2        336798475      2.74%     78.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3        339416365      2.76%     81.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4        452386673      3.68%     84.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5        197865442      1.61%     86.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6        265984847      2.17%     88.48% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7        191100331      1.56%     90.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8       1224177764      9.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total  12285608230                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.201880                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                1.199712                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles         150681514                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles         1405745594                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles       1901010285                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts    15095244882                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts     22764868                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts       3382006703                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts      1712813480                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts      38255180                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents          21567269                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents       1872850371                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents     16408076                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect     62397604                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect     97497418                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts    159895022                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit      12999418324                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount     11948626366                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst        6964311838                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst       11389697935                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.901828                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.611457                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads            98425908                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads      1123276523                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses      1133629                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation     16408076                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores      518202425                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads     47926197                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache      207402162                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples   2251077370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      6.883203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    27.403567                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9     2142469171     95.18%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19     15668035      0.70%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29     41966069      1.86%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39      5672276      0.25%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49      1219317      0.05%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59      1376940      0.06%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69      1597057      0.07%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79     11040949      0.49%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89      1352709      0.06%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99      2424602      0.11%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109      2448639      0.11%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119      1864538      0.08%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129      1783381      0.08%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139      2836743      0.13%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149      1726919      0.08%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159      1346775      0.06%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       573581      0.03%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       591906      0.03%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       524156      0.02%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199      3571099      0.16%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209      1550237      0.07%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219       519351      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229      1569263      0.07%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239       463799      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249       178301      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259      1492597      0.07%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269       438506      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279       118484      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289       101278      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        77596      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      2513096      0.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         3226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total   2251077370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults              18925                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults           79938                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults            9528766                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits        2876264969                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses        48452438                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits       1454086258                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses       11124433                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts           33519080                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid         2169                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid            26                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries         1549                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses    2924717407                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses   1465210691                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits            4330351227                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses            59576871                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses        4389928098                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks      26458256                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.walksLongDescriptor     26458256                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2        15573                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3       464830                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.squashedBefore     12949635                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::samples     13508621                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::mean   695.998466                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::stdev  6908.907404                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::0-65535     13482427     99.81%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::65536-131071        20352      0.15%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::131072-196607         3453      0.03%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::196608-262143         1152      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::262144-327679          645      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::327680-393215          293      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::393216-458751          128      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::458752-524287           96      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::524288-589823           40      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::589824-655359           16      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::655360-720895            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::720896-786431            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::786432-851967            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::851968-917503            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::917504-983039            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::total     13508621                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::samples      2619106                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::mean 43231.307553                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::gmean 17671.298725                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::stdev 66706.334618                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::0-131071      2402637     91.74%     91.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::131072-262143       179484      6.85%     98.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::262144-393215        26461      1.01%     99.60% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::393216-524287         8509      0.32%     99.92% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::524288-655359         1703      0.07%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::655360-786431          275      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::786432-917503           28      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::917504-1.04858e+06            7      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.17965e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::total      2619106                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::samples 6628036414704                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::mean     0.677353                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::stdev     0.736562                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::0-3 6610898558704     99.74%     99.74% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::4-7  12960759000      0.20%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::8-11   1646136500      0.02%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::12-15    479781000      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::16-19    341810500      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::20-23    224792000      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::24-27     59443500      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::28-31   1418514500      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::32-35      3142500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::36-39      1607000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::40-43       948000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::44-47       537500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::48-51        37000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::52-55       347000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::total 6628036414704                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pageSizes::4KiB       464830     96.76%     96.76% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::2MiB        15573      3.24%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::total       480403                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data     26458256                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total     26458256                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data       480403                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total       480403                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total     26938659                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits        2037753386                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses         5988350                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts            5394145                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid         2169                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid            26                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries         1372                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses    2043741736                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits            2037753386                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses             5988350                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses        2043741736                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks        732958                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.walksLongDescriptor       732958                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2         1288                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3       137465                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.squashedBefore        19268                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.itb_walker.walkWaitTime::samples       713690                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::mean   786.947414                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::stdev  7227.100190                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::0-65535       711855     99.74%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::65536-131071         1529      0.21%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::131072-196607          176      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::196608-262143           64      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::262144-327679           38      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::327680-393215           18      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::393216-458751            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::total       713690                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::samples       158021                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::mean 72683.716088                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::gmean 41656.935679                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::stdev 68564.011119                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::0-65535        84407     53.42%     53.42% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::65536-131071        58730     37.17%     90.58% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::131072-196607         8937      5.66%     96.24% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::196608-262143         3146      1.99%     98.23% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::262144-327679         1459      0.92%     99.15% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::327680-393215          817      0.52%     99.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::393216-458751          257      0.16%     99.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::458752-524287          166      0.11%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::524288-589823           58      0.04%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::589824-655359           22      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::655360-720895           12      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::720896-786431            6      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::851968-917503            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::total       158021                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::samples 2951551754328                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::mean     0.909445                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::stdev     0.287596                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::0 267664586216      9.07%      9.07% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::1 2683602424112     90.92%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::2    210091000      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::3     53917500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::4     15630500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::5      3672500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::6      1189000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::7       161000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::8        24500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::9        26000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::10        32000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::total 2951551754328                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pageSizes::4KiB       137465     99.07%     99.07% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::2MiB         1288      0.93%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::total       138753                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst       732958                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total       732958                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst       138753                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total       138753                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total       871711                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.partialHits      6134521                       # partial translation hits (Count)
system.switch_cpus.mmu.l2_shared.instHits      5416454                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses       571896                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.readHits     29328650                       # Read hits (Count)
system.switch_cpus.mmu.l2_shared.readMisses     19123788                       # Read misses (Count)
system.switch_cpus.mmu.l2_shared.writeHits      9683486                       # Write hits (Count)
system.switch_cpus.mmu.l2_shared.writeMisses      1440947                       # Write misses (Count)
system.switch_cpus.mmu.l2_shared.inserts       646147                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid         2169                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid           26                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries        14295                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.readAccesses     48452438                       # Read accesses (Count)
system.switch_cpus.mmu.l2_shared.writeAccesses     11124433                       # Write accesses (Count)
system.switch_cpus.mmu.l2_shared.instAccesses      5988350                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits        44428590                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses      21136631                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses     65565221                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean  57026435470                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 103380190137.068832                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10           18     81.82%     81.82% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::5e+10-1e+11            1      4.55%     86.36% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1.5e+11-2e+11            1      4.55%     90.91% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::2.5e+11-3e+11            1      4.55%     95.45% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::4e+11-4.5e+11            1      4.55%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value    933112484                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value 415977087088                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 6621259240160                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 1254581580340                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 218342010109500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles      150681514                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles       2524672154                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles      3635108795                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles    585630681                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles        2479001908                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles    2910513172                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts    15830734502                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents      14856597                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents      451064121                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents      382028661                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents     2036189343                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands  14328688992                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups         21260354219                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups      15661183293                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups         58282101                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.vecPredLookups           12                       # Number of vector predicate rename lookups (Count)
system.switch_cpus.rename.committedMaps    9990007347                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps       4338681645                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing        21906693                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing      3518933                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts        2065473312                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads              26007856995                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes             30986477673                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts       9065873846                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps         9880219140                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq            1474553                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp          34046857                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             89427                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            89427                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty    218935709                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict        38439765                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq           10777                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp          10777                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq          9311381                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp         9311381                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq     32572304                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq    169826083                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp    169826083                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port    638265987                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port  14547901044                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                       45678537                       # Total snoops (Count)
system.tollcbus.snoopTraffic               2150602240                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples        257761979                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.005414                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.073379                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0              256366504     99.46%     99.46% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                1395475      0.54%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total          257761979                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 226217850930000                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      397235194329                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy     148099487000                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests    423422198                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests    211723614                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops        1395475                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops      1395475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       22                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
