$date
	Wed Aug 20 01:05:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_moore_counter $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var parameter 2 $ S0 $end
$var parameter 2 % S1 $end
$var parameter 2 & S2 $end
$var parameter 2 ' S3 $end
$var reg 2 ( count [1:0] $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b10 &
b1 %
b0 $
$end
#0
$dumpvars
b0 *
b1 )
b0 (
1#
0"
b0 !
$end
#5000
1"
#10000
0"
0#
#15000
b10 )
b1 !
b1 (
b1 *
1"
#20000
0"
#25000
b10 !
b10 (
b11 )
b10 *
1"
#30000
0"
#35000
b0 )
b11 !
b11 (
b11 *
1"
#40000
0"
#45000
b0 !
b0 (
b1 )
b0 *
1"
#50000
0"
#55000
b10 )
b1 !
b1 (
b1 *
1"
#60000
0"
#65000
b10 !
b10 (
b11 )
b10 *
1"
#70000
0"
#75000
b0 )
b11 !
b11 (
b11 *
1"
#80000
0"
#85000
b0 !
b0 (
b1 )
b0 *
1"
#90000
0"
#95000
b10 )
b1 !
b1 (
b1 *
1"
#100000
0"
#105000
b10 !
b10 (
b11 )
b10 *
1"
#110000
0"
