D:/BITS/Silicon/verilog/Stopwatch/rtl/minutes_counter.v {1 {vlog -work work -stats=none D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/rtl/minutes_counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module minutes_counter

Top level modules:
	minutes_counter

} {} {}} D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/rtl/seconds_counter.v {1 {vlog -work work -stats=none D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/rtl/seconds_counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module seconds_counter

Top level modules:
	seconds_counter

} {} {}} D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/tb/tb_stopwatch.v {1 {vlog -work work -stats=none D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/tb/tb_stopwatch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_stopwatch

Top level modules:
	tb_stopwatch

} {} {}} D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/rtl/control_fsm.v {1 {vlog -work work -stats=none D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/rtl/control_fsm.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module control_fsm

Top level modules:
	control_fsm

} {} {}} D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/rtl/stopwatch_top.v {1 {vlog -work work -stats=none D:/BITS/Silicon/verilog/2024A8PS0699G_stopwatch/rtl/stopwatch_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module stopwatch_top

Top level modules:
	stopwatch_top

} {} {}}
