[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SubmoduleManipulationTester|SubmoduleA",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SubmoduleManipulationTester|SubmoduleA_1",
    "index":-1.0
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/SubmoduleManipulationTester/2022032915171310083460976708124959"
  }
]