Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun  4 13:44:30 2021
| Host         : lh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.991        0.000                      0                31976        0.009        0.000                      0                31976        8.750        0.000                       0                 12651  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.991        0.000                      0                31976        0.009        0.000                      0                31976        8.750        0.000                       0                 12651  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.991ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.642ns (14.884%)  route 3.671ns (85.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.751     3.059    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X38Y42         FDRE                                         r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          2.282     5.859    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X34Y33         LUT3 (Prop_lut3_I1_O)        0.124     5.983 r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_19/O
                         net (fo=2, routed)           1.390     7.372    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[21]
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.585    22.777    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.230    23.008    
                         clock uncertainty           -0.302    22.705    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -5.342    17.363    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  9.991    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.642ns (15.369%)  route 3.535ns (84.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.751     3.059    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X38Y42         FDRE                                         r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     3.577 r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          2.326     5.903    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.027 r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=2, routed)           1.209     7.236    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[22]
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.585    22.777    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y14          DSP48E1                                      r  design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.230    23.008    
                         clock uncertainty           -0.302    22.705    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_D[8])
                                                     -5.342    17.363    design_1_i/Pool_0/inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/tmp1_reg_1571_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 0.718ns (7.869%)  route 8.406ns (92.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 22.773 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.645     2.953    design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/ap_clk
    SLICE_X21Y77         FDRE                                         r  design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_fdre_C_Q)         0.419     3.372 r  design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/int_ap_start_reg/Q
                         net (fo=7, routed)           1.639     5.011    design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/ap_start
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.299     5.310 r  design_1_i/Conv_0/inst/Conv_AXILiteS_s_axi_U/Sx_V_read_reg_1228[7]_i_1/O
                         net (fo=240, routed)         6.767    12.077    design_1_i/Conv_0/inst/ap_NS_fsm121_out
    DSP48_X0Y34          DSP48E1                                      r  design_1_i/Conv_0/inst/tmp1_reg_1571_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.581    22.773    design_1_i/Conv_0/inst/ap_clk
    DSP48_X0Y34          DSP48E1                                      r  design_1_i/Conv_0/inst/tmp1_reg_1571_reg__0/CLK
                         clock pessimism              0.230    23.004    
                         clock uncertainty           -0.302    22.701    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    22.204    design_1_i/Conv_0/inst/tmp1_reg_1571_reg__0
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 3.170ns (34.763%)  route 5.949ns (65.237%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.721     3.029    design_1_i/Conv_0/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/Q
                         net (fo=8, routed)           0.958     4.443    design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg_n_0_[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.100 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_2/O[3]
                         net (fo=3, routed)           0.844     6.375    design_1_i/Conv_0/inst/w_V_fu_1000_p2[11]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.307     6.682 r  design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.503 f  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_3/CO[0]
                         net (fo=2, routed)           0.490     7.994    design_1_i/Conv_0/inst/tmp_33_fu_1031_p2
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.373     8.367 r  design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2/O
                         net (fo=2, routed)           0.706     9.073    design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.124     9.197 r  design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1/O
                         net (fo=32, routed)          2.951    12.148    design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.570    22.763    design_1_i/Conv_0/inst/ap_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[20]/C
                         clock pessimism              0.116    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X41Y15         FDRE (Setup_fdre_C_CE)      -0.205    22.371    design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[20]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 3.170ns (34.763%)  route 5.949ns (65.237%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.721     3.029    design_1_i/Conv_0/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/Q
                         net (fo=8, routed)           0.958     4.443    design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg_n_0_[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.100 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_2/O[3]
                         net (fo=3, routed)           0.844     6.375    design_1_i/Conv_0/inst/w_V_fu_1000_p2[11]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.307     6.682 r  design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.503 f  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_3/CO[0]
                         net (fo=2, routed)           0.490     7.994    design_1_i/Conv_0/inst/tmp_33_fu_1031_p2
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.373     8.367 r  design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2/O
                         net (fo=2, routed)           0.706     9.073    design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.124     9.197 r  design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1/O
                         net (fo=32, routed)          2.951    12.148    design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.570    22.763    design_1_i/Conv_0/inst/ap_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[21]/C
                         clock pessimism              0.116    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X41Y15         FDRE (Setup_fdre_C_CE)      -0.205    22.371    design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[21]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 3.170ns (34.763%)  route 5.949ns (65.237%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.721     3.029    design_1_i/Conv_0/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/Q
                         net (fo=8, routed)           0.958     4.443    design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg_n_0_[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.100 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_2/O[3]
                         net (fo=3, routed)           0.844     6.375    design_1_i/Conv_0/inst/w_V_fu_1000_p2[11]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.307     6.682 r  design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.503 f  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_3/CO[0]
                         net (fo=2, routed)           0.490     7.994    design_1_i/Conv_0/inst/tmp_33_fu_1031_p2
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.373     8.367 r  design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2/O
                         net (fo=2, routed)           0.706     9.073    design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.124     9.197 r  design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1/O
                         net (fo=32, routed)          2.951    12.148    design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.570    22.763    design_1_i/Conv_0/inst/ap_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[28]/C
                         clock pessimism              0.116    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X41Y15         FDRE (Setup_fdre_C_CE)      -0.205    22.371    design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[28]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 3.170ns (34.763%)  route 5.949ns (65.237%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.721     3.029    design_1_i/Conv_0/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/Q
                         net (fo=8, routed)           0.958     4.443    design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg_n_0_[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.100 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_2/O[3]
                         net (fo=3, routed)           0.844     6.375    design_1_i/Conv_0/inst/w_V_fu_1000_p2[11]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.307     6.682 r  design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.503 f  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_3/CO[0]
                         net (fo=2, routed)           0.490     7.994    design_1_i/Conv_0/inst/tmp_33_fu_1031_p2
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.373     8.367 r  design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2/O
                         net (fo=2, routed)           0.706     9.073    design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.124     9.197 r  design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1/O
                         net (fo=32, routed)          2.951    12.148    design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.570    22.763    design_1_i/Conv_0/inst/ap_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[29]/C
                         clock pessimism              0.116    22.878    
                         clock uncertainty           -0.302    22.576    
    SLICE_X41Y15         FDRE (Setup_fdre_C_CE)      -0.205    22.371    design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[29]
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.237ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 3.170ns (34.819%)  route 5.934ns (65.181%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.721     3.029    design_1_i/Conv_0/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/Q
                         net (fo=8, routed)           0.958     4.443    design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg_n_0_[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.100 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_2/O[3]
                         net (fo=3, routed)           0.844     6.375    design_1_i/Conv_0/inst/w_V_fu_1000_p2[11]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.307     6.682 r  design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.503 f  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_3/CO[0]
                         net (fo=2, routed)           0.490     7.994    design_1_i/Conv_0/inst/tmp_33_fu_1031_p2
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.373     8.367 r  design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2/O
                         net (fo=2, routed)           0.706     9.073    design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.124     9.197 r  design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1/O
                         net (fo=32, routed)          2.936    12.133    design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0
    SLICE_X39Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.569    22.762    design_1_i/Conv_0/inst/ap_clk
    SLICE_X39Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[14]/C
                         clock pessimism              0.116    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X39Y15         FDRE (Setup_fdre_C_CE)      -0.205    22.370    design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[14]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 10.237    

Slack (MET) :             10.237ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 3.170ns (34.819%)  route 5.934ns (65.181%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.721     3.029    design_1_i/Conv_0/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/Q
                         net (fo=8, routed)           0.958     4.443    design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg_n_0_[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.100 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_2/O[3]
                         net (fo=3, routed)           0.844     6.375    design_1_i/Conv_0/inst/w_V_fu_1000_p2[11]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.307     6.682 r  design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.503 f  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_3/CO[0]
                         net (fo=2, routed)           0.490     7.994    design_1_i/Conv_0/inst/tmp_33_fu_1031_p2
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.373     8.367 r  design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2/O
                         net (fo=2, routed)           0.706     9.073    design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.124     9.197 r  design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1/O
                         net (fo=32, routed)          2.936    12.133    design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0
    SLICE_X39Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.569    22.762    design_1_i/Conv_0/inst/ap_clk
    SLICE_X39Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[18]/C
                         clock pessimism              0.116    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X39Y15         FDRE (Setup_fdre_C_CE)      -0.205    22.370    design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[18]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 10.237    

Slack (MET) :             10.237ns  (required time - arrival time)
  Source:                 design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 3.170ns (34.819%)  route 5.934ns (65.181%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.721     3.029    design_1_i/Conv_0/inst/ap_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg[1]/Q
                         net (fo=8, routed)           0.958     4.443    design_1_i/Conv_0/inst/i_op_assign_4_reg_402_reg_n_0_[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_11_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.100 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.217 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.217    design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.532 r  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg_i_2/O[3]
                         net (fo=3, routed)           0.844     6.375    design_1_i/Conv_0/inst/w_V_fu_1000_p2[11]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.307     6.682 r  design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/Conv_0/inst/ap_CS_fsm[31]_i_15_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_6_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.503 f  design_1_i/Conv_0/inst/ap_CS_fsm_reg[31]_i_3/CO[0]
                         net (fo=2, routed)           0.490     7.994    design_1_i/Conv_0/inst/tmp_33_fu_1031_p2
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.373     8.367 r  design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2/O
                         net (fo=2, routed)           0.706     9.073    design_1_i/Conv_0/inst/ap_CS_fsm[51]_i_2_n_0
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.124     9.197 r  design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1/O
                         net (fo=32, routed)          2.936    12.133    design_1_i/Conv_0/inst/sum_1_be_reg_457[31]_i_1_n_0
    SLICE_X39Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       1.569    22.762    design_1_i/Conv_0/inst/ap_clk
    SLICE_X39Y15         FDRE                                         r  design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[19]/C
                         clock pessimism              0.116    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X39Y15         FDRE (Setup_fdre_C_CE)      -0.205    22.370    design_1_i/Conv_0/inst/sum_1_be_reg_457_reg[19]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 10.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/tmp_3_reg_950_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pool_0/inst/tmp_31_cast_reg_984_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.956%)  route 0.157ns (55.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.554     0.895    design_1_i/Pool_0/inst/ap_clk
    SLICE_X23Y65         FDRE                                         r  design_1_i/Pool_0/inst/tmp_3_reg_950_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/Pool_0/inst/tmp_3_reg_950_reg[9]/Q
                         net (fo=1, routed)           0.157     1.179    design_1_i/Pool_0/inst/tmp_3_reg_950[9]
    SLICE_X20Y64         FDRE                                         r  design_1_i/Pool_0/inst/tmp_31_cast_reg_984_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.824     1.194    design_1_i/Pool_0/inst/ap_clk
    SLICE_X20Y64         FDRE                                         r  design_1_i/Pool_0/inst/tmp_31_cast_reg_984_reg[9]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y64         FDRE (Hold_fdre_C_D)         0.010     1.170    design_1_i/Pool_0/inst/tmp_31_cast_reg_984_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.229ns (58.015%)  route 0.166ns (41.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.166     1.218    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.101     1.319 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_last_offset_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.408%)  route 0.190ns (50.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.560     0.901    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X23Y4          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_last_offset_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_last_offset_d_reg[4]/Q
                         net (fo=2, routed)           0.190     1.232    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[185]_0[4]
    SLICE_X21Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.277 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[183]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[183]_i_1_n_0
    SLICE_X21Y2          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.831     1.201    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X21Y2          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[183]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.092     1.259    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[183]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.870%)  route 0.213ns (60.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.559     0.900    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X23Y40         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[33]/Q
                         net (fo=1, routed)           0.213     1.253    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/tmp_strb[1]
    SLICE_X21Y38         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.828     1.198    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X21Y38         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.066     1.230    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1041]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.640%)  route 0.224ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.557     0.898    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[16]/Q
                         net (fo=2, routed)           0.224     1.262    design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2052]_0[17]
    SLICE_X21Y34         FDRE                                         r  design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1041]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.824     1.194    design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X21Y34         FDRE                                         r  design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1041]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.075     1.235    design_1_i/axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1041]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1026]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.279%)  route 0.234ns (55.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.560     0.901    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X22Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[138]/Q
                         net (fo=4, routed)           0.234     1.276    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[2]
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.045     1.321 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1026]_i_1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1026]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.831     1.201    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X16Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1026]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y5          FDRE (Hold_fdre_C_D)         0.121     1.288    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1026]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.995%)  route 0.230ns (62.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.560     0.901    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X22Y6          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1067]/Q
                         net (fo=2, routed)           0.230     1.272    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[9]
    SLICE_X17Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.831     1.201    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X17Y5          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1067]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.070     1.237    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.921%)  route 0.177ns (58.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.177     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X4Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)        -0.001     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.565     0.906    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X7Y9           FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X6Y9           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.833     1.203    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X6Y9           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.066    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.147%)  route 0.199ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.565     0.906    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_reg[10]/Q
                         net (fo=3, routed)           0.199     1.269    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_reg_n_0_[10]
    SLICE_X12Y45         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12657, routed)       0.834     1.204    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X12Y45         FDRE                                         r  design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_buf_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.052     1.227    design_1_i/Pool_0/inst/Pool_gmem_m_axi_U/bus_write/start_addr_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y30  design_1_i/Conv_0/inst/ret_V_12_reg_1561_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y22  design_1_i/Pool_0/inst/ret_V_3_reg_1108_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y32  design_1_i/Conv_0/inst/ret_V_14_reg_1527_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y31  design_1_i/Conv_0/inst/ret_V_1_reg_1466_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y32  design_1_i/Conv_0/inst/ret_V_reg_1456_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y25  design_1_i/Pool_0/inst/ret_V_4_reg_1113_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y34  design_1_i/Conv_0/inst/tmp1_reg_1571_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y33  design_1_i/Conv_0/inst/ret_V_9_reg_1512_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y27  design_1_i/Pool_0/inst/ret_V_2_reg_1077_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y29  design_1_i/Conv_0/inst/ret_V_10_reg_1532_reg/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X24Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y6  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y4  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y4  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



