#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr  6 12:58:16 2025
# Process ID: 23712
# Current directory: C:/Users/idowe/myProjects/FPGA-image-interpolator/VGA_controller/VGA_controller.runs/synth_1
# Command line: vivado.exe -log vga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-image-interpolator/VGA_controller/VGA_controller.runs/synth_1/vga_top.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-image-interpolator/VGA_controller/VGA_controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_top.tcl -notrace
