{"Source Block": ["hdl/projects/fmcadc4/zc706/system_top.v@211:221@HdlIdDef", "\n  // internal registers\n\n  reg     [ 1:0]  adc_dcnt = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [255:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], "Clone Blocks": [["hdl/projects/fmcadc4/zc706/system_top.v@209:219", "  output          spi_clk;\n  inout           spi_sdio;\n\n  // internal registers\n\n  reg     [ 1:0]  adc_dcnt = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [255:0]  adc_ddata = 'd0;\n  \n  // internal signals\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@210:220", "  inout           spi_sdio;\n\n  // internal registers\n\n  reg     [ 1:0]  adc_dcnt = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [255:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@212:222", "  // internal registers\n\n  reg     [ 1:0]  adc_dcnt = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [255:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"]], "Diff Content": {"Delete": [[216, "  reg             adc_dwr = 'd0;\n"]], "Add": []}}