Design Name: down_counter8
Module Name:
- down_counter8

Inputs:
- clk         // Clock signal
- rst         // Synchronous active-high reset
- load        // Load enable (active high)
- enable      // Counter enable (active high)
- data_in[7:0] // 8-bit input to load initial count

Outputs:
- count[7:0]  // Output: decremented value every clock cycle
- tc          // Terminal count flag (high when count is zero)

Design Signature:

module down_counter8(
    input clk,
    input rst,
    input load,
    input enable,
    input [7:0] data_in,
    output [7:0] count,
    output tc
);

Design Notes:
- If `load` is asserted, load `data_in`.
- If `enable` is asserted, decrement the count on each clock cycle.
- The `tc` (terminal count) signal is asserted when count is zero.
- Ensure glitch-free operation and reliable reset behavior.
