Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 21 13:17:22 2025
| Host         : DESKTOP-1HN8B7K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SUPER_TOP_control_sets_placed.rpt
| Design       : SUPER_TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             303 |          119 |
| No           | No                    | Yes                    |              64 |           18 |
| No           | Yes                   | No                     |             137 |           37 |
| Yes          | No                    | No                     |              42 |            7 |
| Yes          | No                    | Yes                    |             179 |           60 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                         |                   Enable Signal                  |                                                    Set/Reset Signal                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Generar_carretera/ver2__0                                                                   |                                                  |                                                                                                                       |                1 |              1 |         1.00 |
|  Generar_carretera/ver2__0                                                                   |                                                  | Generar_carretera/ver24_out                                                                                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                                               |                                                  | Maquina_estados/Q[0]                                                                                                  |                2 |              2 |         1.00 |
|  Generar_carretera/salida_aux[1]_0                                                           |                                                  |                                                                                                                       |                1 |              3 |         3.00 |
|  Generar_carretera/salida_aux[4]_3                                                           |                                                  |                                                                                                                       |                2 |              3 |         1.50 |
|  Generar_carretera/salida_aux[5]_4                                                           |                                                  |                                                                                                                       |                1 |              3 |         3.00 |
|  Generar_carretera/salida_aux[6]_5                                                           |                                                  |                                                                                                                       |                1 |              3 |         3.00 |
|  Generar_carretera/salida_aux[2]_1                                                           |                                                  |                                                                                                                       |                2 |              3 |         1.50 |
|  Generar_carretera/salida_aux[3]_2                                                           |                                                  |                                                                                                                       |                1 |              3 |         3.00 |
|  Generar_carretera/salida_aux[7]_6                                                           |                                                  |                                                                                                                       |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                                                                               | Maquina_estados/FSM_onehot_cur_state[7]_i_1_n_0  | Maquina_estados/FSM_onehot_cur_state[7]_i_3_n_0                                                                       |                4 |              8 |         2.00 |
|  Ctrl_impresion/inst_gestion_impresion_juego/mux_and_imp_juego_futuro/multiplexor_juego/E[0] |                                                  | Maquina_estados/FSM_onehot_cur_state_reg[3]_4                                                                         |                3 |              8 |         2.67 |
|  Generar_carretera/dcha_ver__0                                                               |                                                  |                                                                                                                       |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG                                                                               | Maquina_estados/E[0]                             | Maquina_estados/Q[0]                                                                                                  |                9 |             16 |         1.78 |
|  relojes_BUFG[2]                                                                             |                                                  |                                                                                                                       |                7 |             21 |         3.00 |
|  CLK_IBUF_BUFG                                                                               |                                                  | gen_clk/timer_gen[1].tx/count[0]_i_2_n_0                                                                              |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                                                                               |                                                  | gen_clk/timer_gen[0].tx/count[0]_i_2__0_n_0                                                                           |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                                                                               | SEL_DIF/valor                                    | Maquina_estados/Q[0]                                                                                                  |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                                                                               | SEL_CAR/valor                                    | Maquina_estados/Q[0]                                                                                                  |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                                                                               | Maquina_estados/valor                            | Maquina_estados/Q[0]                                                                                                  |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                                                                               |                                                  | Maquina_estados/FSM_onehot_cur_state_reg[3]_4                                                                         |                9 |             32 |         3.56 |
|  relojes_BUFG[1]                                                                             |                                                  | Impresion_texto/inst_mux_txt/i0[31]                                                                                   |                8 |             32 |         4.00 |
|  relojes_BUFG[1]                                                                             |                                                  | Ctrl_impresion/inst_gestion_impresion_juego/mux_and_imp_juego_futuro/multiplexor_juego/clear                          |                8 |             32 |         4.00 |
|  relojes_BUFG[1]                                                                             |                                                  | Ctrl_impresion/inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/i0_inferred__0/i__carry__2_n_0 |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                                                                               | Maquina_estados/FSM_onehot_cur_state_reg[3]_6[0] |                                                                                                                       |                7 |             42 |         6.00 |
|  CLK_IBUF_BUFG                                                                               | Maquina_estados/ENABLE                           | Maquina_estados/Q[0]                                                                                                  |               23 |             62 |         2.70 |
|  relojes_BUFG[1]                                                                             |                                                  |                                                                                                                       |               41 |            109 |         2.66 |
|  CLK_IBUF_BUFG                                                                               |                                                  |                                                                                                                       |               58 |            147 |         2.53 |
+----------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


