Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3eb86803ad6845ae97dd838029bcb422 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot binary2bcd_on_2_7segment_behav xil_defaultlib.binary2bcd_on_2_7segment xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'an' [C:/Users/SET253-15U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_dataflow
Compiling module xil_defaultlib.lab2_circuitA_dataflow
Compiling module xil_defaultlib.mux_2_to_1_behavior
Compiling module xil_defaultlib.lab2_2_1_partA
Compiling module xil_defaultlib.clk_divider_about_500hz_refresh_...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.two_bcd_2_7segment_display
Compiling module xil_defaultlib.binary2bcd_on_2_7segment
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary2bcd_on_2_7segment_behav
