{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449605703751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449605703751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 14:15:03 2015 " "Processing started: Tue Dec 08 14:15:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449605703751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449605703751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCC -c TRISCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCC -c TRISCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449605703751 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449605704453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlesevensegblock " "Found entity 1: singlesevensegblock" {  } { { "../../Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarytosingleseven " "Found entity 1: binarytosingleseven" {  } { { "../../Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/ram/triscramf15c/triscramf15c.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/ram/triscramf15c/triscramf15c.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCramF15C " "Found entity 1: TRISCramF15C" {  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/full adder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/full adder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../Quartus Designs/Full Adder/FullAdder.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Full Adder/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/ripple adder/ripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/ripple adder/ripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../../Quartus Designs/Ripple Adder/RippleCarryAdder.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Ripple Adder/RippleCarryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/overflow/overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/overflow/overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "../../Quartus Designs/Overflow/Overflow.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/overflow/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/overflow/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/addersubtractor/addersubtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/addersubtractor/addersubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../../Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/aluxor/aluxor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/aluxor/aluxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUXOR " "Found entity 1: ALUXOR" {  } { { "../../Quartus Designs/ALUXOR/ALUXOR.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/ALUXOR/ALUXOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/alumux/alumux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/alumux/alumux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUMUX " "Found entity 1: ALUMUX" {  } { { "../../Quartus Designs/ALUMUX/ALUMUX.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/ALUMUX/ALUMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/alu and/aluand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/alu and/aluand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUAND " "Found entity 1: ALUAND" {  } { { "../../Quartus Designs/ALU AND/ALUAND.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/ALU AND/ALUAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74175reg " "Found entity 1: 74175reg" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TRISCCON.v(31) " "Verilog HDL information at TRISCCON.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449605704796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCPC " "Found entity 1: TRISCPC" {  } { { "../Program Counter/TRISCPC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Program Counter/TRISCPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triscc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCC " "Found entity 1: TRISCC" {  } { { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605704890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605704890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISCC " "Elaborating entity \"TRISCC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449605705014 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 840 1192 1224 872 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1449605705014 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 920 1864 1896 952 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1449605705014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytosingleseven binarytosingleseven:inst28 " "Elaborating entity \"binarytosingleseven\" for hierarchy \"binarytosingleseven:inst28\"" {  } { { "TRISCC.bdf" "inst28" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 1080 944 1120 1192 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst2 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst2\"" {  } { { "TRISCC.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 728 864 1120 848 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ACC:inst2\|Counter:inst5 " "Elaborating entity \"Counter\" for hierarchy \"ACC:inst2\|Counter:inst5\"" {  } { { "../Accumulator/ACC.bdf" "inst5" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 136 832 1000 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 ACC:inst2\|74157:inst " "Elaborating entity \"74157\" for hierarchy \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACC:inst2\|74157:inst " "Elaborated megafunction instantiation \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449605705077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "TRISCC.bdf" "inst1" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 696 1608 1752 856 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705077 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TRISCCON.v(20) " "Verilog HDL Case Statement warning at TRISCCON.v(20): incomplete case statement has no default case item" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449605705077 "|TRISCC|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction TRISCCON.v(18) " "Verilog HDL Always Construct warning at TRISCCON.v(18): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449605705077 "|TRISCC|controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction TRISCCON.v(38) " "Verilog HDL Always Construct warning at TRISCCON.v(38): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449605705077 "|TRISCC|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S TRISCCON.v(31) " "Verilog HDL Always Construct warning at TRISCCON.v(31): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449605705077 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] TRISCCON.v(31) " "Inferred latch for \"S\[0\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705077 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] TRISCCON.v(31) " "Inferred latch for \"S\[1\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705077 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] TRISCCON.v(31) " "Inferred latch for \"S\[2\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] TRISCCON.v(31) " "Inferred latch for \"S\[3\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] TRISCCON.v(31) " "Inferred latch for \"S\[4\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] TRISCCON.v(31) " "Inferred latch for \"S\[5\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] TRISCCON.v(31) " "Inferred latch for \"S\[6\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] TRISCCON.v(31) " "Inferred latch for \"S\[7\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] TRISCCON.v(31) " "Inferred latch for \"S\[8\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] TRISCCON.v(31) " "Inferred latch for \"S\[9\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] TRISCCON.v(31) " "Inferred latch for \"S\[10\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] TRISCCON.v(31) " "Inferred latch for \"S\[11\]\" at TRISCCON.v(31)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] TRISCCON.v(18) " "Inferred latch for \"instruction\[0\]\" at TRISCCON.v(18)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] TRISCCON.v(18) " "Inferred latch for \"instruction\[1\]\" at TRISCCON.v(18)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] TRISCCON.v(18) " "Inferred latch for \"instruction\[2\]\" at TRISCCON.v(18)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] TRISCCON.v(18) " "Inferred latch for \"instruction\[3\]\" at TRISCCON.v(18)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449605705092 "|TRISCC|controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175reg 74175reg:inst3 " "Elaborating entity \"74175reg\" for hierarchy \"74175reg:inst3\"" {  } { { "TRISCC.bdf" "inst3" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 504 1576 1736 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 74175reg:inst3\|74175:2 " "Elaborating entity \"74175\" for hierarchy \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74175reg:inst3\|74175:2 " "Elaborated megafunction instantiation \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449605705139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCramF15C TRISCramF15C:inst20 " "Elaborating entity \"TRISCramF15C\" for hierarchy \"TRISCramF15C:inst20\"" {  } { { "TRISCC.bdf" "inst20" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 472 696 912 600 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCramF15C:inst20\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "altsyncram_component" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCramF15C:inst20\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCramF15C:inst20\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCramF15C.hex " "Parameter \"init_file\" = \"TRISCramF15C.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705217 ""}  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449605705217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slc1 " "Found entity 1: altsyncram_slc1" {  } { { "db/altsyncram_slc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/db/altsyncram_slc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449605705295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449605705295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_slc1 TRISCramF15C:inst20\|altsyncram:altsyncram_component\|altsyncram_slc1:auto_generated " "Elaborating entity \"altsyncram_slc1\" for hierarchy \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\|altsyncram_slc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCPC TRISCPC:inst " "Elaborating entity \"TRISCPC\" for hierarchy \"TRISCPC:inst\"" {  } { { "TRISCC.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 320 416 576 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst31 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst31\"" {  } { { "TRISCC.bdf" "inst31" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 648 1240 1400 872 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUMUX ALU:inst31\|ALUMUX:inst1 " "Elaborating entity \"ALUMUX\" for hierarchy \"ALU:inst31\|ALUMUX:inst1\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst1" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 688 568 888 816 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor ALU:inst31\|AdderSubtractor:inst2 " "Elaborating entity \"AdderSubtractor\" for hierarchy \"ALU:inst31\|AdderSubtractor:inst2\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 240 1072 1264 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst31\|AdderSubtractor:inst2\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst31\|AdderSubtractor:inst2\|FullAdder:inst\"" {  } { { "../../Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" { { 128 72 168 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow ALU:inst31\|Overflow:inst3 " "Elaborating entity \"Overflow\" for hierarchy \"ALU:inst31\|Overflow:inst3\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst3" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 456 952 1048 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUAND ALU:inst31\|ALUAND:inst4 " "Elaborating entity \"ALUAND\" for hierarchy \"ALU:inst31\|ALUAND:inst4\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst4" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 224 640 832 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUXOR ALU:inst31\|ALUXOR:inst " "Elaborating entity \"ALUXOR\" for hierarchy \"ALU:inst31\|ALUXOR:inst\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 232 336 528 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605705389 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst1\|S\[6\] controller:inst1\|S\[7\] " "Duplicate LATCH primitive \"controller:inst1\|S\[6\]\" merged with LATCH primitive \"controller:inst1\|S\[7\]\"" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605706372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst1\|S\[2\] controller:inst1\|S\[3\] " "Duplicate LATCH primitive \"controller:inst1\|S\[2\]\" merged with LATCH primitive \"controller:inst1\|S\[3\]\"" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449605706372 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449605706372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[10\] " "Latch controller:inst1\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[11\] " "Latch controller:inst1\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[9\] " "Latch controller:inst1\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[8\] " "Latch controller:inst1\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[7\] " "Latch controller:inst1\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[4\] " "Latch controller:inst1\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[5\] " "Latch controller:inst1\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[3\] " "Latch controller:inst1\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[1\] " "Latch controller:inst1\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[1\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|S\[0\] " "Latch controller:inst1\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst1\|state\[0\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction\[0\] " "Latch controller:inst1\|instruction\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|14 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|14" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction\[1\] " "Latch controller:inst1\|instruction\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|15 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|15" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction\[2\] " "Latch controller:inst1\|instruction\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|14 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|14" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|instruction\[3\] " "Latch controller:inst1\|instruction\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|13 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|13" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449605706387 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[0\] ACC:inst2\|Counter:inst5\|Count\[0\]~_emulated ACC:inst2\|Counter:inst5\|Count\[0\]~1 " "Register \"ACC:inst2\|Counter:inst5\|Count\[0\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[0\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[0\]~1\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|ACC:inst2|Counter:inst5|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[1\] ACC:inst2\|Counter:inst5\|Count\[1\]~_emulated ACC:inst2\|Counter:inst5\|Count\[1\]~6 " "Register \"ACC:inst2\|Counter:inst5\|Count\[1\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[1\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[1\]~6\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|ACC:inst2|Counter:inst5|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[2\] ACC:inst2\|Counter:inst5\|Count\[2\]~_emulated ACC:inst2\|Counter:inst5\|Count\[2\]~11 " "Register \"ACC:inst2\|Counter:inst5\|Count\[2\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[2\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[2\]~11\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|ACC:inst2|Counter:inst5|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[3\] ACC:inst2\|Counter:inst5\|Count\[3\]~_emulated ACC:inst2\|Counter:inst5\|Count\[3\]~16 " "Register \"ACC:inst2\|Counter:inst5\|Count\[3\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[3\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[3\]~16\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|ACC:inst2|Counter:inst5|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[0\] TRISCPC:inst\|Counter:inst1\|Count\[0\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[0\]~1 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[0\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[0\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[0\]~1\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[1\] TRISCPC:inst\|Counter:inst1\|Count\[1\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[1\]~6 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[1\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[1\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[1\]~6\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[2\] TRISCPC:inst\|Counter:inst1\|Count\[2\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[2\]~11 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[2\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[2\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[2\]~11\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[3\] TRISCPC:inst\|Counter:inst1\|Count\[3\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[3\]~16 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[3\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[3\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[3\]~16\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449605706387 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449605706387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/output_files/TRISCC.map.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/output_files/TRISCC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449605706699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449605707198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449605707198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449605707588 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449605707588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449605707588 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449605707588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449605707588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449605707791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 14:15:07 2015 " "Processing ended: Tue Dec 08 14:15:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449605707791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449605707791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449605707791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449605707791 ""}
