{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638128792408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638128792408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 14:46:32 2021 " "Processing started: Sun Nov 28 14:46:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638128792408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128792408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador60 -c Contador60 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador60 -c Contador60" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128792408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638128792635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638128792635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador60-comportamiento " "Found design unit 1: Contador60-comportamiento" {  } { { "Contador60.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador60 " "Found entity 1: Contador60" {  } { { "Contador60.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799193 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controlvhd.vhd " "Can't analyze file -- file controlvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638128799195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffD_en-comportamiento " "Found design unit 1: ffD_en-comportamiento" {  } { { "ffD_en.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/ffD_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799195 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffD_en " "Found entity 1: ffD_en" {  } { { "ffD_en.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/ffD_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_de_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_de_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_de_frecuencia-comportamiento " "Found design unit 1: divisor_de_frecuencia-comportamiento" {  } { { "divisor_de_frecuencia.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/divisor_de_frecuencia.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799196 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_de_frecuencia " "Found entity 1: divisor_de_frecuencia" {  } { { "divisor_de_frecuencia.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/divisor_de_frecuencia.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-comportamiento " "Found design unit 1: control-comportamiento" {  } { { "control.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799198 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirrebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirrebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antirrebote-comportamiento " "Found design unit 1: antirrebote-comportamiento" {  } { { "antirrebote.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/antirrebote.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799199 ""} { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "antirrebote.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/antirrebote.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contadorisacion " "Found design unit 1: contador-contadorisacion" {  } { { "contador.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799199 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffJK-memoria " "Found design unit 1: ffJK-memoria" {  } { { "ffJK.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/ffJK.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffJK " "Found entity 1: ffJK" {  } { { "ffJK.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/ffJK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor-funcion " "Found design unit 1: multiplexor-funcion" {  } { { "multiplexor.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/multiplexor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799201 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/multiplexor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-funcion " "Found design unit 1: bin2bcd-funcion" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799202 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd27seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd27seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd27seg-funcion " "Found design unit 1: bcd27seg-funcion" {  } { { "bcd27seg.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bcd27seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799203 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd27seg " "Found entity 1: bcd27seg" {  } { { "bcd27seg.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bcd27seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638128799203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador60 " "Elaborating entity \"Contador60\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638128799233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1 Contador60.vhd(99) " "Verilog HDL or VHDL warning at Contador60.vhd(99): object \"f1\" assigned a value but never read" {  } { { "Contador60.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638128799234 "|Contador60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirrebote antirrebote:bloqueAntir " "Elaborating entity \"antirrebote\" for hierarchy \"antirrebote:bloqueAntir\"" {  } { { "Contador60.vhd" "bloqueAntir" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffD_en antirrebote:bloqueAntir\|ffD_en:etapa0 " "Elaborating entity \"ffD_en\" for hierarchy \"antirrebote:bloqueAntir\|ffD_en:etapa0\"" {  } { { "antirrebote.vhd" "etapa0" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/antirrebote.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:bloqueCtrl " "Elaborating entity \"control\" for hierarchy \"control:bloqueCtrl\"" {  } { { "Contador60.vhd" "bloqueCtrl" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_de_frecuencia divisor_de_frecuencia:bloquefreq1 " "Elaborating entity \"divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:bloquefreq1\"" {  } { { "Contador60.vhd" "bloquefreq1" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799244 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fclk divisor_de_frecuencia.vhd(20) " "VHDL Signal Declaration warning at divisor_de_frecuencia.vhd(20): used explicit default value for signal \"fclk\" because signal was never assigned a value" {  } { { "divisor_de_frecuencia.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/divisor_de_frecuencia.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638128799244 "|divisor_de_frecuencia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:bloqueCont " "Elaborating entity \"contador\" for hierarchy \"contador:bloqueCont\"" {  } { { "Contador60.vhd" "bloqueCont" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799245 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num contador.vhd(13) " "VHDL Signal Declaration warning at contador.vhd(13): used implicit default value for signal \"num\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contador.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/contador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638128799246 "|contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffJK contador:bloqueCont\|ffJK:ffjk0 " "Elaborating entity \"ffJK\" for hierarchy \"contador:bloqueCont\|ffJK:ffjk0\"" {  } { { "contador.vhd" "ffjk0" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/contador.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bloquebinBCD " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bloquebinBCD\"" {  } { { "Contador60.vhd" "bloquebinBCD" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799248 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vector bin2bcd.vhd(18) " "VHDL Process Statement warning at bin2bcd.vhd(18): inferring latch(es) for signal or variable \"vector\", which holds its previous value in one or more paths through the process" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638128799249 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vector\[10\] bin2bcd.vhd(36) " "Inferred latch for \"vector\[10\]\" at bin2bcd.vhd(36)" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799249 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vector\[11\] bin2bcd.vhd(36) " "Inferred latch for \"vector\[11\]\" at bin2bcd.vhd(36)" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799249 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vector\[12\] bin2bcd.vhd(36) " "Inferred latch for \"vector\[12\]\" at bin2bcd.vhd(36)" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799249 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vector\[13\] bin2bcd.vhd(36) " "Inferred latch for \"vector\[13\]\" at bin2bcd.vhd(36)" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799249 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vector\[9\] bin2bcd.vhd(32) " "Inferred latch for \"vector\[9\]\" at bin2bcd.vhd(32)" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128799249 "|bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:bloqueMult " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:bloqueMult\"" {  } { { "Contador60.vhd" "bloqueMult" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd27seg bcd27seg:bloquebcdseg " "Elaborating entity \"bcd27seg\" for hierarchy \"bcd27seg:bloquebcdseg\"" {  } { { "Contador60.vhd" "bloquebcdseg" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128799250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd bcd27seg.vhd(19) " "VHDL Process Statement warning at bcd27seg.vhd(19): signal \"bcd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd27seg.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bcd27seg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638128799250 "|Contador60|bcd27seg:bloquebcdseg"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638128799670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin2bcd:bloquebinBCD\|vector\[10\] " "Latch bin2bcd:bloquebinBCD\|vector\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:bloquebinBCD\|vector\[10\] " "Ports D and ENA on the latch are fed by the same signal bin2bcd:bloquebinBCD\|vector\[10\]" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638128799715 ""}  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638128799715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin2bcd:bloquebinBCD\|vector\[11\] " "Latch bin2bcd:bloquebinBCD\|vector\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:bloquebinBCD\|vector\[11\] " "Ports D and ENA on the latch are fed by the same signal bin2bcd:bloquebinBCD\|vector\[11\]" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638128799715 ""}  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638128799715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin2bcd:bloquebinBCD\|vector\[12\] " "Latch bin2bcd:bloquebinBCD\|vector\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:bloquebinBCD\|vector\[13\] " "Ports D and ENA on the latch are fed by the same signal bin2bcd:bloquebinBCD\|vector\[13\]" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638128799715 ""}  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638128799715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin2bcd:bloquebinBCD\|vector\[13\] " "Latch bin2bcd:bloquebinBCD\|vector\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:bloquebinBCD\|vector\[13\] " "Ports D and ENA on the latch are fed by the same signal bin2bcd:bloquebinBCD\|vector\[13\]" {  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638128799715 ""}  } { { "bin2bcd.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638128799715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638128799916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638128800313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638128800313 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inicio " "No output dependent on input pin \"inicio\"" {  } { { "Contador60.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638128800336 "|Contador60|inicio"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alto " "No output dependent on input pin \"alto\"" {  } { { "Contador60.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638128800336 "|Contador60|alto"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "restart " "No output dependent on input pin \"restart\"" {  } { { "Contador60.vhd" "" { Text "D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638128800336 "|Contador60|restart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638128800336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638128800336 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638128800336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638128800336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638128800336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638128800346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 28 14:46:40 2021 " "Processing ended: Sun Nov 28 14:46:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638128800346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638128800346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638128800346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638128800346 ""}
