--VHDL Code for Synthesizing the Hardware:(vhdl module)
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF is
    Port ( D : in  STD_LOGIC;
           CLK : in  STD_LOGIC;
           RESET : in  STD_LOGIC;
           Q : out  STD_LOGIC);
end D_FF;
architecture Behavioral of D_FF is
begin
process(CLK, D, RESET)
begin
   if(CLK'event and (CLK='0')) then
        if(RESET = '1') then
           Q<='0';
        else
           Q<=D;
       end if;
   end if;
end process;
end Behavioral;
