
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: D:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-RIO960C

Implementation : synthesis

# Written on Sat Apr  5 14:34:42 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\designer\testeISP\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                          Requested     Requested     Clock        Clock          Clock
Level     Clock                                                          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       testeISP_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     (multiple)     36   
                                                                                                                                      
0 -       testeISP_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     15   
======================================================================================================================================


Clock Load Summary
******************

                                                               Clock     Source                                                             Clock Pin                                                   Non-clock Pin     Non-clock Pin                                                    
Clock                                                          Load      Pin                                                                Seq Example                                                 Seq Example       Comb Example                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
testeISP_sb_CCC_0_FCCC|GL0_net_inferred_clock                  36        testeISP_sb_0.CCC_0.CCC_INST.GL0(CCC)                              testeISP_sb_0.testeISP_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 testeISP_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                           
testeISP_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        testeISP_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     testeISP_sb_0.CORERESETP_0.release_sdif0_core.C             -                 testeISP_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
===========================================================================================================================================================================================================================================================================================
