/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [17:0] _07_;
  wire [2:0] _08_;
  wire [4:0] _09_;
  reg [22:0] _10_;
  wire [27:0] _11_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [18:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire [11:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_50z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [14:0] celloutsig_0_71z;
  wire celloutsig_0_77z;
  wire [6:0] celloutsig_0_78z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_13z ? _00_ : celloutsig_0_5z;
  assign celloutsig_0_56z = celloutsig_0_47z ? celloutsig_0_15z : celloutsig_0_0z[2];
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_8z : celloutsig_1_2z;
  assign celloutsig_0_57z = !(celloutsig_0_28z ? celloutsig_0_40z : celloutsig_0_56z);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? _02_ : _01_);
  assign celloutsig_0_1z = !(celloutsig_0_0z[2] ? celloutsig_0_0z[2] : in_data[62]);
  assign celloutsig_0_63z = ~(celloutsig_0_41z | celloutsig_0_8z);
  assign celloutsig_1_17z = ~(celloutsig_1_6z[3] | celloutsig_1_7z);
  assign celloutsig_0_77z = ~_03_;
  assign celloutsig_0_20z = ~_04_;
  assign celloutsig_0_40z = ~((celloutsig_0_39z | celloutsig_0_39z) & (celloutsig_0_12z | celloutsig_0_16z[2]));
  assign celloutsig_0_24z = ~((celloutsig_0_17z | celloutsig_0_16z[2]) & (celloutsig_0_10z | celloutsig_0_15z));
  assign celloutsig_0_41z = celloutsig_0_26z | ~(celloutsig_0_9z);
  assign celloutsig_0_10z = celloutsig_0_4z | ~(celloutsig_0_5z);
  assign celloutsig_0_17z = celloutsig_0_1z ^ celloutsig_0_0z[0];
  assign celloutsig_0_18z = celloutsig_0_15z ^ celloutsig_0_13z;
  assign celloutsig_0_26z = _06_ ^ celloutsig_0_25z;
  assign celloutsig_0_78z = celloutsig_0_71z[7:1] + { celloutsig_0_30z[3:0], celloutsig_0_63z, celloutsig_0_20z, celloutsig_0_38z };
  reg [2:0] _30_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 3'h0;
    else _30_ <= { celloutsig_0_16z[2:1], celloutsig_0_26z };
  assign { _00_, _08_[1:0] } = _30_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 23'h000000;
    else _10_ <= { in_data[40:35], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  reg [4:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 5'h00;
    else _32_ <= in_data[175:171];
  assign { _05_, _09_[3], _02_, _09_[1], _01_ } = _32_;
  reg [27:0] _33_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 28'h0000000;
    else _33_ <= { _10_[15:1], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_8z };
  assign { _11_[27:24], _06_, _11_[22:0] } = _33_;
  reg [17:0] _34_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 18'h00000;
    else _34_ <= in_data[87:70];
  assign { _07_[17:15], _04_, _07_[13:9], _03_, _07_[7:0] } = _34_;
  assign celloutsig_0_35z = { celloutsig_0_19z[9:1], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_17z } / { 1'h1, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_54z = celloutsig_0_36z[7:0] / { 1'h1, celloutsig_0_36z[6:1], in_data[0] };
  assign celloutsig_0_16z = { celloutsig_0_0z[4:3], celloutsig_0_15z } / { 1'h1, celloutsig_0_14z[1:0] };
  assign celloutsig_0_39z = { _10_[0], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_12z } == { _06_, _11_[22:8], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_0_8z = { in_data[35:28], celloutsig_0_5z, celloutsig_0_5z } > { _07_[9], _03_, _07_[7:6], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z } > { in_data[10:6], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_0z[2:1], celloutsig_0_1z } > _07_[5:3];
  assign celloutsig_0_25z = { _11_[3:2], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z } > { _11_[17:10], celloutsig_0_17z };
  assign celloutsig_0_62z = { _10_[8:4], celloutsig_0_12z, celloutsig_0_40z, celloutsig_0_57z, celloutsig_0_28z } <= { celloutsig_0_35z[12:8], celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_39z };
  assign celloutsig_1_5z = { celloutsig_1_3z[4:2], celloutsig_1_2z } <= in_data[113:110];
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_10z } || { in_data[61:48], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_18z } < { celloutsig_0_7z[2], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_11z = { _07_[13], celloutsig_0_9z, celloutsig_0_10z } < { _10_[21:20], celloutsig_0_9z };
  assign celloutsig_0_30z = { celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_16z } % { 1'h1, celloutsig_0_23z[3:1], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_0_14z = celloutsig_0_8z ? { _07_[15], _04_, _07_[13:12] } : { celloutsig_0_0z[4:2], celloutsig_0_11z };
  assign celloutsig_0_32z = - celloutsig_0_31z[10:2];
  assign celloutsig_0_37z = - { celloutsig_0_19z[9:8], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_0_50z = - { celloutsig_0_37z[6], celloutsig_0_19z };
  assign celloutsig_1_6z = - in_data[179:174];
  assign celloutsig_1_18z = - { celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[66:61] | in_data[10:5];
  assign celloutsig_0_31z = { celloutsig_0_19z[10:1], celloutsig_0_8z } | { _10_[14:13], celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_0_36z = { celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_4z } | { celloutsig_0_32z[6:0], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_3z = { _05_, _09_[3], _02_, _09_[1], _01_ } | { _02_, _09_[1], _01_, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[98:96], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } | { celloutsig_1_3z[2:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_15z = in_data[189:186] | { celloutsig_1_10z[5:4], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_23z = celloutsig_0_19z[4:0] | celloutsig_0_7z[5:1];
  assign celloutsig_0_47z = | celloutsig_0_19z[13:0];
  assign celloutsig_1_19z = | { _09_[3], _02_, _09_[1], _01_, celloutsig_1_15z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_0z[3:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_4z = ^ in_data[166:139];
  assign celloutsig_1_8z = ^ { _05_, _05_, _09_[3], _02_, _09_[1], _01_ };
  assign celloutsig_0_71z = { celloutsig_0_62z, celloutsig_0_54z, celloutsig_0_0z } << { celloutsig_0_50z[15:11], celloutsig_0_8z, celloutsig_0_32z };
  assign celloutsig_0_19z = { _07_[16:15], _04_, _07_[13:12], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_18z } << { _10_[21:18], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_3z = celloutsig_0_0z[3:0] - celloutsig_0_0z[5:2];
  assign celloutsig_0_7z = _10_[20:14] ~^ { _07_[7:2], celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[1] & celloutsig_0_0z[3]) | (in_data[2] & celloutsig_0_0z[0]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] & in_data[86]) | (celloutsig_0_0z[4] & celloutsig_0_0z[4]));
  assign celloutsig_1_0z = ~((in_data[186] & in_data[104]) | (in_data[145] & in_data[101]));
  assign celloutsig_1_7z = ~((in_data[113] & celloutsig_1_5z) | (celloutsig_1_0z & in_data[135]));
  assign celloutsig_0_9z = ~((_10_[2] & celloutsig_0_1z) | (_10_[12] & celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_1z & celloutsig_0_13z) | (celloutsig_0_18z & celloutsig_0_1z));
  assign { _07_[14], _07_[8] } = { _04_, _03_ };
  assign _08_[2] = _00_;
  assign { _09_[4], _09_[2], _09_[0] } = { _05_, _02_, _01_ };
  assign _11_[23] = _06_;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
