# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DigSysLabs.srcs/sources_1/new/FullAdder1Bit.v" \
"../../../../DigSysLabs.srcs/sources_1/new/Lab_Assignment_2a.v" \
"../../../../../Assignment_2/2/Lab_Assignment_2b.v" \
"../../../../../Assignment_2/2/Lab_Assignment_2c.v" \
"../../../../../Assignment_2/2/Lab_Assignment_2c_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
