// Seed: 1591100279
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2
);
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3
    , id_14,
    input wor id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7,
    input tri1 id_8,
    output tri id_9,
    input uwire id_10,
    output wand id_11,
    input uwire id_12
);
  always @(1 or negedge id_12) id_0 <= "";
  module_0(
      id_8, id_10, id_12
  );
endmodule
