<!-- This is a dummy FPGA model -->
<!-- Its max and min value ranges are compatible with Artix-7, Virtex-7, Kintex-7 models of any existing speed grade -->

<fpga_model name="dummy">

	<speed_grades>
		<speed_grade>dummy</speed_grade>
	</speed_grades>
    
    <mmcm_f_in_min>10</mmcm_f_in_min>
    <mmcm_f_in_max>800</mmcm_f_in_max>
    
    <mmcm_f_out_min>4.69</mmcm_f_out_min>
    <mmcm_f_out_max>800</mmcm_f_out_max>
    
    <mmcm_f_vco_min>600</mmcm_f_vco_min>
    <mmcm_f_vco_max>1200</mmcm_f_vco_max>
    
    <mmcm_f_pfd_min>10</mmcm_f_pfd_min>
    <mmcm_f_pfd_max>450</mmcm_f_pfd_max>

    
    <pll_f_in_min>19</pll_f_in_min>
    <pll_f_in_max>800</pll_f_in_max>
    
    <pll_f_out_min>6.25</pll_f_out_min>
    <pll_f_out_max>800</pll_f_out_max>
    
    <pll_f_vco_min>800</pll_f_vco_min>
    <pll_f_vco_max>1600</pll_f_vco_max>
    
    <pll_f_pfd_min>19</pll_f_pfd_min>
    <pll_f_pfd_max>450</pll_f_pfd_max>
    
    
</fpga_model>
