
DMX_Decoupe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000028fc  080065bc  080065bc  000165bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008eb8  08008eb8  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08008eb8  08008eb8  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008eb8  08008eb8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008eb8  08008eb8  00018eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ebc  08008ebc  00018ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08008ec0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000aa0  20000088  08008f48  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000b28  08008f48  00020b28  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120b2  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000033e1  00000000  00000000  00032163  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010c8  00000000  00000000  00035548  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f00  00000000  00000000  00036610  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016c9f  00000000  00000000  00037510  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fd1e  00000000  00000000  0004e1af  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078a86  00000000  00000000  0005decd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d6953  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045ac  00000000  00000000  000d69d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	080065a4 	.word	0x080065a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	080065a4 	.word	0x080065a4

0800014c <SSD1306_Init>:
	if (HAL_I2C_IsDeviceReady(ssd1306_i2c, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
		/* Return false */
		return 0;
	}
#else
	uint8_t SSD1306_Init() {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

		/* Init I2C */
		ssd1306_I2C_Init();
 8000152:	f000 fbd3 	bl	80008fc <ssd1306_I2C_Init>
#endif
	
	/* A little delay */
	uint32_t p = 2500;
 8000156:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800015a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800015c:	e002      	b.n	8000164 <SSD1306_Init+0x18>
		p--;
 800015e:	687b      	ldr	r3, [r7, #4]
 8000160:	3b01      	subs	r3, #1
 8000162:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2b00      	cmp	r3, #0
 8000168:	d1f9      	bne.n	800015e <SSD1306_Init+0x12>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800016a:	22ae      	movs	r2, #174	; 0xae
 800016c:	2100      	movs	r1, #0
 800016e:	2078      	movs	r0, #120	; 0x78
 8000170:	f000 fc1a 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000174:	2220      	movs	r2, #32
 8000176:	2100      	movs	r1, #0
 8000178:	2078      	movs	r0, #120	; 0x78
 800017a:	f000 fc15 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800017e:	2210      	movs	r2, #16
 8000180:	2100      	movs	r1, #0
 8000182:	2078      	movs	r0, #120	; 0x78
 8000184:	f000 fc10 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000188:	22b0      	movs	r2, #176	; 0xb0
 800018a:	2100      	movs	r1, #0
 800018c:	2078      	movs	r0, #120	; 0x78
 800018e:	f000 fc0b 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000192:	22c8      	movs	r2, #200	; 0xc8
 8000194:	2100      	movs	r1, #0
 8000196:	2078      	movs	r0, #120	; 0x78
 8000198:	f000 fc06 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800019c:	2200      	movs	r2, #0
 800019e:	2100      	movs	r1, #0
 80001a0:	2078      	movs	r0, #120	; 0x78
 80001a2:	f000 fc01 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80001a6:	2210      	movs	r2, #16
 80001a8:	2100      	movs	r1, #0
 80001aa:	2078      	movs	r0, #120	; 0x78
 80001ac:	f000 fbfc 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80001b0:	2240      	movs	r2, #64	; 0x40
 80001b2:	2100      	movs	r1, #0
 80001b4:	2078      	movs	r0, #120	; 0x78
 80001b6:	f000 fbf7 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80001ba:	2281      	movs	r2, #129	; 0x81
 80001bc:	2100      	movs	r1, #0
 80001be:	2078      	movs	r0, #120	; 0x78
 80001c0:	f000 fbf2 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80001c4:	22ff      	movs	r2, #255	; 0xff
 80001c6:	2100      	movs	r1, #0
 80001c8:	2078      	movs	r0, #120	; 0x78
 80001ca:	f000 fbed 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80001ce:	22a1      	movs	r2, #161	; 0xa1
 80001d0:	2100      	movs	r1, #0
 80001d2:	2078      	movs	r0, #120	; 0x78
 80001d4:	f000 fbe8 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80001d8:	22a6      	movs	r2, #166	; 0xa6
 80001da:	2100      	movs	r1, #0
 80001dc:	2078      	movs	r0, #120	; 0x78
 80001de:	f000 fbe3 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80001e2:	22a8      	movs	r2, #168	; 0xa8
 80001e4:	2100      	movs	r1, #0
 80001e6:	2078      	movs	r0, #120	; 0x78
 80001e8:	f000 fbde 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80001ec:	223f      	movs	r2, #63	; 0x3f
 80001ee:	2100      	movs	r1, #0
 80001f0:	2078      	movs	r0, #120	; 0x78
 80001f2:	f000 fbd9 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80001f6:	22a4      	movs	r2, #164	; 0xa4
 80001f8:	2100      	movs	r1, #0
 80001fa:	2078      	movs	r0, #120	; 0x78
 80001fc:	f000 fbd4 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //--set display offset
 8000200:	22d3      	movs	r2, #211	; 0xd3
 8000202:	2100      	movs	r1, #0
 8000204:	2078      	movs	r0, #120	; 0x78
 8000206:	f000 fbcf 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //--not offset
 800020a:	2200      	movs	r2, #0
 800020c:	2100      	movs	r1, #0
 800020e:	2078      	movs	r0, #120	; 0x78
 8000210:	f000 fbca 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000214:	22d5      	movs	r2, #213	; 0xd5
 8000216:	2100      	movs	r1, #0
 8000218:	2078      	movs	r0, #120	; 0x78
 800021a:	f000 fbc5 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800021e:	22f0      	movs	r2, #240	; 0xf0
 8000220:	2100      	movs	r1, #0
 8000222:	2078      	movs	r0, #120	; 0x78
 8000224:	f000 fbc0 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000228:	22d9      	movs	r2, #217	; 0xd9
 800022a:	2100      	movs	r1, #0
 800022c:	2078      	movs	r0, #120	; 0x78
 800022e:	f000 fbbb 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000232:	2222      	movs	r2, #34	; 0x22
 8000234:	2100      	movs	r1, #0
 8000236:	2078      	movs	r0, #120	; 0x78
 8000238:	f000 fbb6 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800023c:	22da      	movs	r2, #218	; 0xda
 800023e:	2100      	movs	r1, #0
 8000240:	2078      	movs	r0, #120	; 0x78
 8000242:	f000 fbb1 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000246:	2212      	movs	r2, #18
 8000248:	2100      	movs	r1, #0
 800024a:	2078      	movs	r0, #120	; 0x78
 800024c:	f000 fbac 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000250:	22db      	movs	r2, #219	; 0xdb
 8000252:	2100      	movs	r1, #0
 8000254:	2078      	movs	r0, #120	; 0x78
 8000256:	f000 fba7 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800025a:	2220      	movs	r2, #32
 800025c:	2100      	movs	r1, #0
 800025e:	2078      	movs	r0, #120	; 0x78
 8000260:	f000 fba2 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000264:	228d      	movs	r2, #141	; 0x8d
 8000266:	2100      	movs	r1, #0
 8000268:	2078      	movs	r0, #120	; 0x78
 800026a:	f000 fb9d 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800026e:	2214      	movs	r2, #20
 8000270:	2100      	movs	r1, #0
 8000272:	2078      	movs	r0, #120	; 0x78
 8000274:	f000 fb98 	bl	80009a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000278:	22af      	movs	r2, #175	; 0xaf
 800027a:	2100      	movs	r1, #0
 800027c:	2078      	movs	r0, #120	; 0x78
 800027e:	f000 fb93 	bl	80009a8 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000282:	222e      	movs	r2, #46	; 0x2e
 8000284:	2100      	movs	r1, #0
 8000286:	2078      	movs	r0, #120	; 0x78
 8000288:	f000 fb8e 	bl	80009a8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800028c:	2000      	movs	r0, #0
 800028e:	f000 f841 	bl	8000314 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000292:	f000 f811 	bl	80002b8 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000296:	4b07      	ldr	r3, [pc, #28]	; (80002b4 <SSD1306_Init+0x168>)
 8000298:	2200      	movs	r2, #0
 800029a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800029c:	4b05      	ldr	r3, [pc, #20]	; (80002b4 <SSD1306_Init+0x168>)
 800029e:	2200      	movs	r2, #0
 80002a0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80002a2:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <SSD1306_Init+0x168>)
 80002a4:	2201      	movs	r2, #1
 80002a6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80002a8:	2301      	movs	r3, #1
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	3708      	adds	r7, #8
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	200004a4 	.word	0x200004a4

080002b8 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80002be:	2300      	movs	r3, #0
 80002c0:	71fb      	strb	r3, [r7, #7]
 80002c2:	e01d      	b.n	8000300 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80002c4:	79fb      	ldrb	r3, [r7, #7]
 80002c6:	3b50      	subs	r3, #80	; 0x50
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	461a      	mov	r2, r3
 80002cc:	2100      	movs	r1, #0
 80002ce:	2078      	movs	r0, #120	; 0x78
 80002d0:	f000 fb6a 	bl	80009a8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80002d4:	2200      	movs	r2, #0
 80002d6:	2100      	movs	r1, #0
 80002d8:	2078      	movs	r0, #120	; 0x78
 80002da:	f000 fb65 	bl	80009a8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80002de:	2210      	movs	r2, #16
 80002e0:	2100      	movs	r1, #0
 80002e2:	2078      	movs	r0, #120	; 0x78
 80002e4:	f000 fb60 	bl	80009a8 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	01db      	lsls	r3, r3, #7
 80002ec:	4a08      	ldr	r2, [pc, #32]	; (8000310 <SSD1306_UpdateScreen+0x58>)
 80002ee:	441a      	add	r2, r3
 80002f0:	2380      	movs	r3, #128	; 0x80
 80002f2:	2140      	movs	r1, #64	; 0x40
 80002f4:	2078      	movs	r0, #120	; 0x78
 80002f6:	f000 fb15 	bl	8000924 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80002fa:	79fb      	ldrb	r3, [r7, #7]
 80002fc:	3301      	adds	r3, #1
 80002fe:	71fb      	strb	r3, [r7, #7]
 8000300:	79fb      	ldrb	r3, [r7, #7]
 8000302:	2b07      	cmp	r3, #7
 8000304:	d9de      	bls.n	80002c4 <SSD1306_UpdateScreen+0xc>
	}
}
 8000306:	bf00      	nop
 8000308:	3708      	adds	r7, #8
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	200000a4 	.word	0x200000a4

08000314 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d101      	bne.n	8000328 <SSD1306_Fill+0x14>
 8000324:	2300      	movs	r3, #0
 8000326:	e000      	b.n	800032a <SSD1306_Fill+0x16>
 8000328:	23ff      	movs	r3, #255	; 0xff
 800032a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800032e:	4619      	mov	r1, r3
 8000330:	4803      	ldr	r0, [pc, #12]	; (8000340 <SSD1306_Fill+0x2c>)
 8000332:	f005 fd1d 	bl	8005d70 <memset>
}
 8000336:	bf00      	nop
 8000338:	3708      	adds	r7, #8
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	200000a4 	.word	0x200000a4

08000344 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0
 800034a:	4603      	mov	r3, r0
 800034c:	80fb      	strh	r3, [r7, #6]
 800034e:	460b      	mov	r3, r1
 8000350:	80bb      	strh	r3, [r7, #4]
 8000352:	4613      	mov	r3, r2
 8000354:	70fb      	strb	r3, [r7, #3]
	if (
 8000356:	88fb      	ldrh	r3, [r7, #6]
 8000358:	2b7f      	cmp	r3, #127	; 0x7f
 800035a:	d848      	bhi.n	80003ee <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 800035c:	88bb      	ldrh	r3, [r7, #4]
 800035e:	2b3f      	cmp	r3, #63	; 0x3f
 8000360:	d845      	bhi.n	80003ee <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000362:	4b25      	ldr	r3, [pc, #148]	; (80003f8 <SSD1306_DrawPixel+0xb4>)
 8000364:	791b      	ldrb	r3, [r3, #4]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d006      	beq.n	8000378 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800036a:	78fb      	ldrb	r3, [r7, #3]
 800036c:	2b00      	cmp	r3, #0
 800036e:	bf0c      	ite	eq
 8000370:	2301      	moveq	r3, #1
 8000372:	2300      	movne	r3, #0
 8000374:	b2db      	uxtb	r3, r3
 8000376:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000378:	78fb      	ldrb	r3, [r7, #3]
 800037a:	2b01      	cmp	r3, #1
 800037c:	d11a      	bne.n	80003b4 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800037e:	88fa      	ldrh	r2, [r7, #6]
 8000380:	88bb      	ldrh	r3, [r7, #4]
 8000382:	08db      	lsrs	r3, r3, #3
 8000384:	b298      	uxth	r0, r3
 8000386:	4603      	mov	r3, r0
 8000388:	01db      	lsls	r3, r3, #7
 800038a:	4413      	add	r3, r2
 800038c:	4a1b      	ldr	r2, [pc, #108]	; (80003fc <SSD1306_DrawPixel+0xb8>)
 800038e:	5cd3      	ldrb	r3, [r2, r3]
 8000390:	b25a      	sxtb	r2, r3
 8000392:	88bb      	ldrh	r3, [r7, #4]
 8000394:	f003 0307 	and.w	r3, r3, #7
 8000398:	2101      	movs	r1, #1
 800039a:	fa01 f303 	lsl.w	r3, r1, r3
 800039e:	b25b      	sxtb	r3, r3
 80003a0:	4313      	orrs	r3, r2
 80003a2:	b259      	sxtb	r1, r3
 80003a4:	88fa      	ldrh	r2, [r7, #6]
 80003a6:	4603      	mov	r3, r0
 80003a8:	01db      	lsls	r3, r3, #7
 80003aa:	4413      	add	r3, r2
 80003ac:	b2c9      	uxtb	r1, r1
 80003ae:	4a13      	ldr	r2, [pc, #76]	; (80003fc <SSD1306_DrawPixel+0xb8>)
 80003b0:	54d1      	strb	r1, [r2, r3]
 80003b2:	e01d      	b.n	80003f0 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80003b4:	88fa      	ldrh	r2, [r7, #6]
 80003b6:	88bb      	ldrh	r3, [r7, #4]
 80003b8:	08db      	lsrs	r3, r3, #3
 80003ba:	b298      	uxth	r0, r3
 80003bc:	4603      	mov	r3, r0
 80003be:	01db      	lsls	r3, r3, #7
 80003c0:	4413      	add	r3, r2
 80003c2:	4a0e      	ldr	r2, [pc, #56]	; (80003fc <SSD1306_DrawPixel+0xb8>)
 80003c4:	5cd3      	ldrb	r3, [r2, r3]
 80003c6:	b25a      	sxtb	r2, r3
 80003c8:	88bb      	ldrh	r3, [r7, #4]
 80003ca:	f003 0307 	and.w	r3, r3, #7
 80003ce:	2101      	movs	r1, #1
 80003d0:	fa01 f303 	lsl.w	r3, r1, r3
 80003d4:	b25b      	sxtb	r3, r3
 80003d6:	43db      	mvns	r3, r3
 80003d8:	b25b      	sxtb	r3, r3
 80003da:	4013      	ands	r3, r2
 80003dc:	b259      	sxtb	r1, r3
 80003de:	88fa      	ldrh	r2, [r7, #6]
 80003e0:	4603      	mov	r3, r0
 80003e2:	01db      	lsls	r3, r3, #7
 80003e4:	4413      	add	r3, r2
 80003e6:	b2c9      	uxtb	r1, r1
 80003e8:	4a04      	ldr	r2, [pc, #16]	; (80003fc <SSD1306_DrawPixel+0xb8>)
 80003ea:	54d1      	strb	r1, [r2, r3]
 80003ec:	e000      	b.n	80003f0 <SSD1306_DrawPixel+0xac>
		return;
 80003ee:	bf00      	nop
	}
}
 80003f0:	370c      	adds	r7, #12
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr
 80003f8:	200004a4 	.word	0x200004a4
 80003fc:	200000a4 	.word	0x200000a4

08000400 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	4603      	mov	r3, r0
 8000408:	460a      	mov	r2, r1
 800040a:	80fb      	strh	r3, [r7, #6]
 800040c:	4613      	mov	r3, r2
 800040e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000410:	4a05      	ldr	r2, [pc, #20]	; (8000428 <SSD1306_GotoXY+0x28>)
 8000412:	88fb      	ldrh	r3, [r7, #6]
 8000414:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000416:	4a04      	ldr	r2, [pc, #16]	; (8000428 <SSD1306_GotoXY+0x28>)
 8000418:	88bb      	ldrh	r3, [r7, #4]
 800041a:	8053      	strh	r3, [r2, #2]
}
 800041c:	bf00      	nop
 800041e:	370c      	adds	r7, #12
 8000420:	46bd      	mov	sp, r7
 8000422:	bc80      	pop	{r7}
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	200004a4 	.word	0x200004a4

0800042c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800042c:	b580      	push	{r7, lr}
 800042e:	b086      	sub	sp, #24
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	6039      	str	r1, [r7, #0]
 8000436:	71fb      	strb	r3, [r7, #7]
 8000438:	4613      	mov	r3, r2
 800043a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800043c:	4b3a      	ldr	r3, [pc, #232]	; (8000528 <SSD1306_Putc+0xfc>)
 800043e:	881b      	ldrh	r3, [r3, #0]
 8000440:	461a      	mov	r2, r3
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	4413      	add	r3, r2
	if (
 8000448:	2b7f      	cmp	r3, #127	; 0x7f
 800044a:	dc07      	bgt.n	800045c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800044c:	4b36      	ldr	r3, [pc, #216]	; (8000528 <SSD1306_Putc+0xfc>)
 800044e:	885b      	ldrh	r3, [r3, #2]
 8000450:	461a      	mov	r2, r3
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	785b      	ldrb	r3, [r3, #1]
 8000456:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000458:	2b3f      	cmp	r3, #63	; 0x3f
 800045a:	dd01      	ble.n	8000460 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800045c:	2300      	movs	r3, #0
 800045e:	e05e      	b.n	800051e <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
 8000464:	e04b      	b.n	80004fe <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	685a      	ldr	r2, [r3, #4]
 800046a:	79fb      	ldrb	r3, [r7, #7]
 800046c:	3b20      	subs	r3, #32
 800046e:	6839      	ldr	r1, [r7, #0]
 8000470:	7849      	ldrb	r1, [r1, #1]
 8000472:	fb01 f303 	mul.w	r3, r1, r3
 8000476:	4619      	mov	r1, r3
 8000478:	697b      	ldr	r3, [r7, #20]
 800047a:	440b      	add	r3, r1
 800047c:	005b      	lsls	r3, r3, #1
 800047e:	4413      	add	r3, r2
 8000480:	881b      	ldrh	r3, [r3, #0]
 8000482:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000484:	2300      	movs	r3, #0
 8000486:	613b      	str	r3, [r7, #16]
 8000488:	e030      	b.n	80004ec <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800048a:	68fa      	ldr	r2, [r7, #12]
 800048c:	693b      	ldr	r3, [r7, #16]
 800048e:	fa02 f303 	lsl.w	r3, r2, r3
 8000492:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000496:	2b00      	cmp	r3, #0
 8000498:	d010      	beq.n	80004bc <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800049a:	4b23      	ldr	r3, [pc, #140]	; (8000528 <SSD1306_Putc+0xfc>)
 800049c:	881a      	ldrh	r2, [r3, #0]
 800049e:	693b      	ldr	r3, [r7, #16]
 80004a0:	b29b      	uxth	r3, r3
 80004a2:	4413      	add	r3, r2
 80004a4:	b298      	uxth	r0, r3
 80004a6:	4b20      	ldr	r3, [pc, #128]	; (8000528 <SSD1306_Putc+0xfc>)
 80004a8:	885a      	ldrh	r2, [r3, #2]
 80004aa:	697b      	ldr	r3, [r7, #20]
 80004ac:	b29b      	uxth	r3, r3
 80004ae:	4413      	add	r3, r2
 80004b0:	b29b      	uxth	r3, r3
 80004b2:	79ba      	ldrb	r2, [r7, #6]
 80004b4:	4619      	mov	r1, r3
 80004b6:	f7ff ff45 	bl	8000344 <SSD1306_DrawPixel>
 80004ba:	e014      	b.n	80004e6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80004bc:	4b1a      	ldr	r3, [pc, #104]	; (8000528 <SSD1306_Putc+0xfc>)
 80004be:	881a      	ldrh	r2, [r3, #0]
 80004c0:	693b      	ldr	r3, [r7, #16]
 80004c2:	b29b      	uxth	r3, r3
 80004c4:	4413      	add	r3, r2
 80004c6:	b298      	uxth	r0, r3
 80004c8:	4b17      	ldr	r3, [pc, #92]	; (8000528 <SSD1306_Putc+0xfc>)
 80004ca:	885a      	ldrh	r2, [r3, #2]
 80004cc:	697b      	ldr	r3, [r7, #20]
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	4413      	add	r3, r2
 80004d2:	b299      	uxth	r1, r3
 80004d4:	79bb      	ldrb	r3, [r7, #6]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	bf0c      	ite	eq
 80004da:	2301      	moveq	r3, #1
 80004dc:	2300      	movne	r3, #0
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	461a      	mov	r2, r3
 80004e2:	f7ff ff2f 	bl	8000344 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80004e6:	693b      	ldr	r3, [r7, #16]
 80004e8:	3301      	adds	r3, #1
 80004ea:	613b      	str	r3, [r7, #16]
 80004ec:	683b      	ldr	r3, [r7, #0]
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	461a      	mov	r2, r3
 80004f2:	693b      	ldr	r3, [r7, #16]
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d3c8      	bcc.n	800048a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	3301      	adds	r3, #1
 80004fc:	617b      	str	r3, [r7, #20]
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	785b      	ldrb	r3, [r3, #1]
 8000502:	461a      	mov	r2, r3
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	4293      	cmp	r3, r2
 8000508:	d3ad      	bcc.n	8000466 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800050a:	4b07      	ldr	r3, [pc, #28]	; (8000528 <SSD1306_Putc+0xfc>)
 800050c:	881a      	ldrh	r2, [r3, #0]
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	b29b      	uxth	r3, r3
 8000514:	4413      	add	r3, r2
 8000516:	b29a      	uxth	r2, r3
 8000518:	4b03      	ldr	r3, [pc, #12]	; (8000528 <SSD1306_Putc+0xfc>)
 800051a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800051c:	79fb      	ldrb	r3, [r7, #7]
}
 800051e:	4618      	mov	r0, r3
 8000520:	3718      	adds	r7, #24
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	200004a4 	.word	0x200004a4

0800052c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	60f8      	str	r0, [r7, #12]
 8000534:	60b9      	str	r1, [r7, #8]
 8000536:	4613      	mov	r3, r2
 8000538:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800053a:	e012      	b.n	8000562 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	79fa      	ldrb	r2, [r7, #7]
 8000542:	68b9      	ldr	r1, [r7, #8]
 8000544:	4618      	mov	r0, r3
 8000546:	f7ff ff71 	bl	800042c <SSD1306_Putc>
 800054a:	4603      	mov	r3, r0
 800054c:	461a      	mov	r2, r3
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	429a      	cmp	r2, r3
 8000554:	d002      	beq.n	800055c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	e008      	b.n	800056e <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	3301      	adds	r3, #1
 8000560:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d1e8      	bne.n	800053c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	781b      	ldrb	r3, [r3, #0]
}
 800056e:	4618      	mov	r0, r3
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}

08000576 <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8000576:	b590      	push	{r4, r7, lr}
 8000578:	b087      	sub	sp, #28
 800057a:	af00      	add	r7, sp, #0
 800057c:	4604      	mov	r4, r0
 800057e:	4608      	mov	r0, r1
 8000580:	4611      	mov	r1, r2
 8000582:	461a      	mov	r2, r3
 8000584:	4623      	mov	r3, r4
 8000586:	80fb      	strh	r3, [r7, #6]
 8000588:	4603      	mov	r3, r0
 800058a:	80bb      	strh	r3, [r7, #4]
 800058c:	460b      	mov	r3, r1
 800058e:	807b      	strh	r3, [r7, #2]
 8000590:	4613      	mov	r3, r2
 8000592:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8000594:	88fb      	ldrh	r3, [r7, #6]
 8000596:	2b7f      	cmp	r3, #127	; 0x7f
 8000598:	d901      	bls.n	800059e <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 800059a:	237f      	movs	r3, #127	; 0x7f
 800059c:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 800059e:	887b      	ldrh	r3, [r7, #2]
 80005a0:	2b7f      	cmp	r3, #127	; 0x7f
 80005a2:	d901      	bls.n	80005a8 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 80005a4:	237f      	movs	r3, #127	; 0x7f
 80005a6:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 80005a8:	88bb      	ldrh	r3, [r7, #4]
 80005aa:	2b3f      	cmp	r3, #63	; 0x3f
 80005ac:	d901      	bls.n	80005b2 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 80005ae:	233f      	movs	r3, #63	; 0x3f
 80005b0:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80005b2:	883b      	ldrh	r3, [r7, #0]
 80005b4:	2b3f      	cmp	r3, #63	; 0x3f
 80005b6:	d901      	bls.n	80005bc <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 80005b8:	233f      	movs	r3, #63	; 0x3f
 80005ba:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80005bc:	88fa      	ldrh	r2, [r7, #6]
 80005be:	887b      	ldrh	r3, [r7, #2]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d205      	bcs.n	80005d0 <SSD1306_DrawLine+0x5a>
 80005c4:	887a      	ldrh	r2, [r7, #2]
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	b21b      	sxth	r3, r3
 80005ce:	e004      	b.n	80005da <SSD1306_DrawLine+0x64>
 80005d0:	88fa      	ldrh	r2, [r7, #6]
 80005d2:	887b      	ldrh	r3, [r7, #2]
 80005d4:	1ad3      	subs	r3, r2, r3
 80005d6:	b29b      	uxth	r3, r3
 80005d8:	b21b      	sxth	r3, r3
 80005da:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80005dc:	88ba      	ldrh	r2, [r7, #4]
 80005de:	883b      	ldrh	r3, [r7, #0]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d205      	bcs.n	80005f0 <SSD1306_DrawLine+0x7a>
 80005e4:	883a      	ldrh	r2, [r7, #0]
 80005e6:	88bb      	ldrh	r3, [r7, #4]
 80005e8:	1ad3      	subs	r3, r2, r3
 80005ea:	b29b      	uxth	r3, r3
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	e004      	b.n	80005fa <SSD1306_DrawLine+0x84>
 80005f0:	88ba      	ldrh	r2, [r7, #4]
 80005f2:	883b      	ldrh	r3, [r7, #0]
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	b21b      	sxth	r3, r3
 80005fa:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 80005fc:	88fa      	ldrh	r2, [r7, #6]
 80005fe:	887b      	ldrh	r3, [r7, #2]
 8000600:	429a      	cmp	r2, r3
 8000602:	d201      	bcs.n	8000608 <SSD1306_DrawLine+0x92>
 8000604:	2301      	movs	r3, #1
 8000606:	e001      	b.n	800060c <SSD1306_DrawLine+0x96>
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 800060e:	88ba      	ldrh	r2, [r7, #4]
 8000610:	883b      	ldrh	r3, [r7, #0]
 8000612:	429a      	cmp	r2, r3
 8000614:	d201      	bcs.n	800061a <SSD1306_DrawLine+0xa4>
 8000616:	2301      	movs	r3, #1
 8000618:	e001      	b.n	800061e <SSD1306_DrawLine+0xa8>
 800061a:	f04f 33ff 	mov.w	r3, #4294967295
 800061e:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8000620:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000624:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000628:	429a      	cmp	r2, r3
 800062a:	dd06      	ble.n	800063a <SSD1306_DrawLine+0xc4>
 800062c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000630:	0fda      	lsrs	r2, r3, #31
 8000632:	4413      	add	r3, r2
 8000634:	105b      	asrs	r3, r3, #1
 8000636:	b21b      	sxth	r3, r3
 8000638:	e006      	b.n	8000648 <SSD1306_DrawLine+0xd2>
 800063a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800063e:	425b      	negs	r3, r3
 8000640:	0fda      	lsrs	r2, r3, #31
 8000642:	4413      	add	r3, r2
 8000644:	105b      	asrs	r3, r3, #1
 8000646:	b21b      	sxth	r3, r3
 8000648:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 800064a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d129      	bne.n	80006a6 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8000652:	883a      	ldrh	r2, [r7, #0]
 8000654:	88bb      	ldrh	r3, [r7, #4]
 8000656:	429a      	cmp	r2, r3
 8000658:	d205      	bcs.n	8000666 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 800065a:	883b      	ldrh	r3, [r7, #0]
 800065c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800065e:	88bb      	ldrh	r3, [r7, #4]
 8000660:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000662:	893b      	ldrh	r3, [r7, #8]
 8000664:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8000666:	887a      	ldrh	r2, [r7, #2]
 8000668:	88fb      	ldrh	r3, [r7, #6]
 800066a:	429a      	cmp	r2, r3
 800066c:	d205      	bcs.n	800067a <SSD1306_DrawLine+0x104>
			tmp = x1;
 800066e:	887b      	ldrh	r3, [r7, #2]
 8000670:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000672:	88fb      	ldrh	r3, [r7, #6]
 8000674:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000676:	893b      	ldrh	r3, [r7, #8]
 8000678:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 800067a:	88bb      	ldrh	r3, [r7, #4]
 800067c:	82bb      	strh	r3, [r7, #20]
 800067e:	e00c      	b.n	800069a <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8000680:	8ab9      	ldrh	r1, [r7, #20]
 8000682:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	4618      	mov	r0, r3
 800068a:	f7ff fe5b 	bl	8000344 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 800068e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000692:	b29b      	uxth	r3, r3
 8000694:	3301      	adds	r3, #1
 8000696:	b29b      	uxth	r3, r3
 8000698:	82bb      	strh	r3, [r7, #20]
 800069a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800069e:	883b      	ldrh	r3, [r7, #0]
 80006a0:	429a      	cmp	r2, r3
 80006a2:	dded      	ble.n	8000680 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 80006a4:	e05f      	b.n	8000766 <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 80006a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d129      	bne.n	8000702 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 80006ae:	883a      	ldrh	r2, [r7, #0]
 80006b0:	88bb      	ldrh	r3, [r7, #4]
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d205      	bcs.n	80006c2 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 80006b6:	883b      	ldrh	r3, [r7, #0]
 80006b8:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80006ba:	88bb      	ldrh	r3, [r7, #4]
 80006bc:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80006be:	893b      	ldrh	r3, [r7, #8]
 80006c0:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80006c2:	887a      	ldrh	r2, [r7, #2]
 80006c4:	88fb      	ldrh	r3, [r7, #6]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d205      	bcs.n	80006d6 <SSD1306_DrawLine+0x160>
			tmp = x1;
 80006ca:	887b      	ldrh	r3, [r7, #2]
 80006cc:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80006ce:	88fb      	ldrh	r3, [r7, #6]
 80006d0:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80006d2:	893b      	ldrh	r3, [r7, #8]
 80006d4:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 80006d6:	88fb      	ldrh	r3, [r7, #6]
 80006d8:	82bb      	strh	r3, [r7, #20]
 80006da:	e00c      	b.n	80006f6 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 80006dc:	8abb      	ldrh	r3, [r7, #20]
 80006de:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80006e2:	88b9      	ldrh	r1, [r7, #4]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff fe2d 	bl	8000344 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 80006ea:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	3301      	adds	r3, #1
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	82bb      	strh	r3, [r7, #20]
 80006f6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80006fa:	887b      	ldrh	r3, [r7, #2]
 80006fc:	429a      	cmp	r2, r3
 80006fe:	dded      	ble.n	80006dc <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8000700:	e031      	b.n	8000766 <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8000702:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000706:	88b9      	ldrh	r1, [r7, #4]
 8000708:	88fb      	ldrh	r3, [r7, #6]
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff fe1a 	bl	8000344 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8000710:	88fa      	ldrh	r2, [r7, #6]
 8000712:	887b      	ldrh	r3, [r7, #2]
 8000714:	429a      	cmp	r2, r3
 8000716:	d103      	bne.n	8000720 <SSD1306_DrawLine+0x1aa>
 8000718:	88ba      	ldrh	r2, [r7, #4]
 800071a:	883b      	ldrh	r3, [r7, #0]
 800071c:	429a      	cmp	r2, r3
 800071e:	d021      	beq.n	8000764 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8000720:	8afb      	ldrh	r3, [r7, #22]
 8000722:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8000724:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000728:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800072c:	425b      	negs	r3, r3
 800072e:	429a      	cmp	r2, r3
 8000730:	dd08      	ble.n	8000744 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8000732:	8afa      	ldrh	r2, [r7, #22]
 8000734:	8a3b      	ldrh	r3, [r7, #16]
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	b29b      	uxth	r3, r3
 800073a:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 800073c:	89fa      	ldrh	r2, [r7, #14]
 800073e:	88fb      	ldrh	r3, [r7, #6]
 8000740:	4413      	add	r3, r2
 8000742:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8000744:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000748:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800074c:	429a      	cmp	r2, r3
 800074e:	dad8      	bge.n	8000702 <SSD1306_DrawLine+0x18c>
			err += dx;
 8000750:	8afa      	ldrh	r2, [r7, #22]
 8000752:	8a7b      	ldrh	r3, [r7, #18]
 8000754:	4413      	add	r3, r2
 8000756:	b29b      	uxth	r3, r3
 8000758:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 800075a:	89ba      	ldrh	r2, [r7, #12]
 800075c:	88bb      	ldrh	r3, [r7, #4]
 800075e:	4413      	add	r3, r2
 8000760:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8000762:	e7ce      	b.n	8000702 <SSD1306_DrawLine+0x18c>
			break;
 8000764:	bf00      	nop
		} 
	}
}
 8000766:	371c      	adds	r7, #28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd90      	pop	{r4, r7, pc}

0800076c <SSD1306_DrawFilledTriangle>:
	SSD1306_DrawLine(x2, y2, x3, y3, color);
	SSD1306_DrawLine(x3, y3, x1, y1, color);
}


void SSD1306_DrawFilledTriangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, SSD1306_COLOR_t color) {
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b08d      	sub	sp, #52	; 0x34
 8000770:	af02      	add	r7, sp, #8
 8000772:	4604      	mov	r4, r0
 8000774:	4608      	mov	r0, r1
 8000776:	4611      	mov	r1, r2
 8000778:	461a      	mov	r2, r3
 800077a:	4623      	mov	r3, r4
 800077c:	80fb      	strh	r3, [r7, #6]
 800077e:	4603      	mov	r3, r0
 8000780:	80bb      	strh	r3, [r7, #4]
 8000782:	460b      	mov	r3, r1
 8000784:	807b      	strh	r3, [r7, #2]
 8000786:	4613      	mov	r3, r2
 8000788:	803b      	strh	r3, [r7, #0]
	int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 800078a:	2300      	movs	r3, #0
 800078c:	823b      	strh	r3, [r7, #16]
 800078e:	2300      	movs	r3, #0
 8000790:	81fb      	strh	r3, [r7, #14]
 8000792:	2300      	movs	r3, #0
 8000794:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000796:	2300      	movs	r3, #0
 8000798:	84bb      	strh	r3, [r7, #36]	; 0x24
 800079a:	2300      	movs	r3, #0
 800079c:	847b      	strh	r3, [r7, #34]	; 0x22
 800079e:	2300      	movs	r3, #0
 80007a0:	843b      	strh	r3, [r7, #32]
	yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 80007a2:	2300      	movs	r3, #0
 80007a4:	83fb      	strh	r3, [r7, #30]
 80007a6:	2300      	movs	r3, #0
 80007a8:	83bb      	strh	r3, [r7, #28]
 80007aa:	2300      	movs	r3, #0
 80007ac:	837b      	strh	r3, [r7, #26]
 80007ae:	2300      	movs	r3, #0
 80007b0:	833b      	strh	r3, [r7, #24]
 80007b2:	2300      	movs	r3, #0
 80007b4:	82fb      	strh	r3, [r7, #22]
 80007b6:	2300      	movs	r3, #0
 80007b8:	82bb      	strh	r3, [r7, #20]
	curpixel = 0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	827b      	strh	r3, [r7, #18]
	
	deltax = ABS(x2 - x1);
 80007be:	887a      	ldrh	r2, [r7, #2]
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	bfb8      	it	lt
 80007c8:	425b      	neglt	r3, r3
 80007ca:	823b      	strh	r3, [r7, #16]
	deltay = ABS(y2 - y1);
 80007cc:	883a      	ldrh	r2, [r7, #0]
 80007ce:	88bb      	ldrh	r3, [r7, #4]
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	bfb8      	it	lt
 80007d6:	425b      	neglt	r3, r3
 80007d8:	81fb      	strh	r3, [r7, #14]
	x = x1;
 80007da:	88fb      	ldrh	r3, [r7, #6]
 80007dc:	84fb      	strh	r3, [r7, #38]	; 0x26
	y = y1;
 80007de:	88bb      	ldrh	r3, [r7, #4]
 80007e0:	84bb      	strh	r3, [r7, #36]	; 0x24

	if (x2 >= x1) {
 80007e2:	887a      	ldrh	r2, [r7, #2]
 80007e4:	88fb      	ldrh	r3, [r7, #6]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	d304      	bcc.n	80007f4 <SSD1306_DrawFilledTriangle+0x88>
		xinc1 = 1;
 80007ea:	2301      	movs	r3, #1
 80007ec:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = 1;
 80007ee:	2301      	movs	r3, #1
 80007f0:	843b      	strh	r3, [r7, #32]
 80007f2:	e005      	b.n	8000800 <SSD1306_DrawFilledTriangle+0x94>
	} else {
		xinc1 = -1;
 80007f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007f8:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = -1;
 80007fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007fe:	843b      	strh	r3, [r7, #32]
	}

	if (y2 >= y1) {
 8000800:	883a      	ldrh	r2, [r7, #0]
 8000802:	88bb      	ldrh	r3, [r7, #4]
 8000804:	429a      	cmp	r2, r3
 8000806:	d304      	bcc.n	8000812 <SSD1306_DrawFilledTriangle+0xa6>
		yinc1 = 1;
 8000808:	2301      	movs	r3, #1
 800080a:	83fb      	strh	r3, [r7, #30]
		yinc2 = 1;
 800080c:	2301      	movs	r3, #1
 800080e:	83bb      	strh	r3, [r7, #28]
 8000810:	e005      	b.n	800081e <SSD1306_DrawFilledTriangle+0xb2>
	} else {
		yinc1 = -1;
 8000812:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000816:	83fb      	strh	r3, [r7, #30]
		yinc2 = -1;
 8000818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800081c:	83bb      	strh	r3, [r7, #28]
	}

	if (deltax >= deltay){
 800081e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000822:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000826:	429a      	cmp	r2, r3
 8000828:	db10      	blt.n	800084c <SSD1306_DrawFilledTriangle+0xe0>
		xinc1 = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	847b      	strh	r3, [r7, #34]	; 0x22
		yinc2 = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	83bb      	strh	r3, [r7, #28]
		den = deltax;
 8000832:	8a3b      	ldrh	r3, [r7, #16]
 8000834:	837b      	strh	r3, [r7, #26]
		num = deltax / 2;
 8000836:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800083a:	0fda      	lsrs	r2, r3, #31
 800083c:	4413      	add	r3, r2
 800083e:	105b      	asrs	r3, r3, #1
 8000840:	833b      	strh	r3, [r7, #24]
		numadd = deltay;
 8000842:	89fb      	ldrh	r3, [r7, #14]
 8000844:	82fb      	strh	r3, [r7, #22]
		numpixels = deltax;
 8000846:	8a3b      	ldrh	r3, [r7, #16]
 8000848:	82bb      	strh	r3, [r7, #20]
 800084a:	e00f      	b.n	800086c <SSD1306_DrawFilledTriangle+0x100>
	} else {
		xinc2 = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	843b      	strh	r3, [r7, #32]
		yinc1 = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	83fb      	strh	r3, [r7, #30]
		den = deltay;
 8000854:	89fb      	ldrh	r3, [r7, #14]
 8000856:	837b      	strh	r3, [r7, #26]
		num = deltay / 2;
 8000858:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800085c:	0fda      	lsrs	r2, r3, #31
 800085e:	4413      	add	r3, r2
 8000860:	105b      	asrs	r3, r3, #1
 8000862:	833b      	strh	r3, [r7, #24]
		numadd = deltax;
 8000864:	8a3b      	ldrh	r3, [r7, #16]
 8000866:	82fb      	strh	r3, [r7, #22]
		numpixels = deltay;
 8000868:	89fb      	ldrh	r3, [r7, #14]
 800086a:	82bb      	strh	r3, [r7, #20]
	}

	for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 800086c:	2300      	movs	r3, #0
 800086e:	827b      	strh	r3, [r7, #18]
 8000870:	e033      	b.n	80008da <SSD1306_DrawFilledTriangle+0x16e>
		SSD1306_DrawLine(x, y, x3, y3, color);
 8000872:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8000874:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8000876:	8fbc      	ldrh	r4, [r7, #60]	; 0x3c
 8000878:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800087a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800087e:	9300      	str	r3, [sp, #0]
 8000880:	4623      	mov	r3, r4
 8000882:	f7ff fe78 	bl	8000576 <SSD1306_DrawLine>

		num += numadd;
 8000886:	8b3a      	ldrh	r2, [r7, #24]
 8000888:	8afb      	ldrh	r3, [r7, #22]
 800088a:	4413      	add	r3, r2
 800088c:	b29b      	uxth	r3, r3
 800088e:	833b      	strh	r3, [r7, #24]
		if (num >= den) {
 8000890:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000894:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000898:	429a      	cmp	r2, r3
 800089a:	db0e      	blt.n	80008ba <SSD1306_DrawFilledTriangle+0x14e>
			num -= den;
 800089c:	8b3a      	ldrh	r2, [r7, #24]
 800089e:	8b7b      	ldrh	r3, [r7, #26]
 80008a0:	1ad3      	subs	r3, r2, r3
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	833b      	strh	r3, [r7, #24]
			x += xinc1;
 80008a6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80008a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80008aa:	4413      	add	r3, r2
 80008ac:	b29b      	uxth	r3, r3
 80008ae:	84fb      	strh	r3, [r7, #38]	; 0x26
			y += yinc1;
 80008b0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80008b2:	8bfb      	ldrh	r3, [r7, #30]
 80008b4:	4413      	add	r3, r2
 80008b6:	b29b      	uxth	r3, r3
 80008b8:	84bb      	strh	r3, [r7, #36]	; 0x24
		}
		x += xinc2;
 80008ba:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80008bc:	8c3b      	ldrh	r3, [r7, #32]
 80008be:	4413      	add	r3, r2
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	84fb      	strh	r3, [r7, #38]	; 0x26
		y += yinc2;
 80008c4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80008c6:	8bbb      	ldrh	r3, [r7, #28]
 80008c8:	4413      	add	r3, r2
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	84bb      	strh	r3, [r7, #36]	; 0x24
	for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 80008ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	3301      	adds	r3, #1
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	827b      	strh	r3, [r7, #18]
 80008da:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80008de:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80008e2:	429a      	cmp	r2, r3
 80008e4:	ddc5      	ble.n	8000872 <SSD1306_DrawFilledTriangle+0x106>
	}
}
 80008e6:	bf00      	nop
 80008e8:	372c      	adds	r7, #44	; 0x2c
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd90      	pop	{r4, r7, pc}

080008ee <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80008f2:	2000      	movs	r0, #0
 80008f4:	f7ff fd0e 	bl	8000314 <SSD1306_Fill>
    //SSD1306_UpdateScreen();
}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}

080008fc <ssd1306_I2C_Init>:
}
#endif

//Generated I2C
#ifdef GENERATED_I2C
void ssd1306_I2C_Init() {
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8000902:	4b07      	ldr	r3, [pc, #28]	; (8000920 <ssd1306_I2C_Init+0x24>)
 8000904:	607b      	str	r3, [r7, #4]
		while(p>0)
 8000906:	e002      	b.n	800090e <ssd1306_I2C_Init+0x12>
			p--;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3b01      	subs	r3, #1
 800090c:	607b      	str	r3, [r7, #4]
		while(p>0)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d1f9      	bne.n	8000908 <ssd1306_I2C_Init+0xc>
}
 8000914:	bf00      	nop
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	bc80      	pop	{r7}
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	0003d090 	.word	0x0003d090

08000924 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b0c5      	sub	sp, #276	; 0x114
 8000928:	af00      	add	r7, sp, #0
 800092a:	4604      	mov	r4, r0
 800092c:	4608      	mov	r0, r1
 800092e:	4639      	mov	r1, r7
 8000930:	600a      	str	r2, [r1, #0]
 8000932:	4619      	mov	r1, r3
 8000934:	1dfb      	adds	r3, r7, #7
 8000936:	4622      	mov	r2, r4
 8000938:	701a      	strb	r2, [r3, #0]
 800093a:	1dbb      	adds	r3, r7, #6
 800093c:	4602      	mov	r2, r0
 800093e:	701a      	strb	r2, [r3, #0]
 8000940:	1d3b      	adds	r3, r7, #4
 8000942:	460a      	mov	r2, r1
 8000944:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	1dba      	adds	r2, r7, #6
 800094c:	7812      	ldrb	r2, [r2, #0]
 800094e:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8000950:	2300      	movs	r3, #0
 8000952:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8000956:	e010      	b.n	800097a <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 8000958:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800095c:	463a      	mov	r2, r7
 800095e:	6812      	ldr	r2, [r2, #0]
 8000960:	441a      	add	r2, r3
 8000962:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8000966:	3301      	adds	r3, #1
 8000968:	7811      	ldrb	r1, [r2, #0]
 800096a:	f107 020c 	add.w	r2, r7, #12
 800096e:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8000970:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8000974:	3301      	adds	r3, #1
 8000976:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800097a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800097e:	b29b      	uxth	r3, r3
 8000980:	1d3a      	adds	r2, r7, #4
 8000982:	8812      	ldrh	r2, [r2, #0]
 8000984:	429a      	cmp	r2, r3
 8000986:	d8e7      	bhi.n	8000958 <ssd1306_I2C_WriteMulti+0x34>
	GENE_I2C_Master_Transmit(address, dt, count+1);
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	881b      	ldrh	r3, [r3, #0]
 800098c:	3301      	adds	r3, #1
 800098e:	b29a      	uxth	r2, r3
 8000990:	f107 010c 	add.w	r1, r7, #12
 8000994:	1dfb      	adds	r3, r7, #7
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4618      	mov	r0, r3
 800099a:	f003 f897 	bl	8003acc <GENE_I2C_Master_Transmit>
}
 800099e:	bf00      	nop
 80009a0:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd90      	pop	{r4, r7, pc}

080009a8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	460b      	mov	r3, r1
 80009b4:	71bb      	strb	r3, [r7, #6]
 80009b6:	4613      	mov	r3, r2
 80009b8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80009ba:	79bb      	ldrb	r3, [r7, #6]
 80009bc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80009be:	797b      	ldrb	r3, [r7, #5]
 80009c0:	737b      	strb	r3, [r7, #13]
	GENE_I2C_Master_Transmit(address, dt, 2);
 80009c2:	f107 010c 	add.w	r1, r7, #12
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	2202      	movs	r2, #2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f003 f87e 	bl	8003acc <GENE_I2C_Master_Transmit>
}
 80009d0:	bf00      	nop
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <PWM_SetDuty>:
	 HAL_TIM_PWM_ConfigChannel(timer, &sConfigOC, channel);
	 HAL_TIM_PWM_Start(timer, channel); // start pwm generation
}

void PWM_SetDuty(TIM_HandleTypeDef* timer, uint32_t channel, uint16_t pulse)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	4613      	mov	r3, r2
 80009e4:	80fb      	strh	r3, [r7, #6]
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d104      	bne.n	80009f6 <PWM_SetDuty+0x1e>
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	88fa      	ldrh	r2, [r7, #6]
 80009f2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80009f4:	e013      	b.n	8000a1e <PWM_SetDuty+0x46>
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	2b04      	cmp	r3, #4
 80009fa:	d104      	bne.n	8000a06 <PWM_SetDuty+0x2e>
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	88fa      	ldrh	r2, [r7, #6]
 8000a02:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000a04:	e00b      	b.n	8000a1e <PWM_SetDuty+0x46>
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	2b08      	cmp	r3, #8
 8000a0a:	d104      	bne.n	8000a16 <PWM_SetDuty+0x3e>
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	88fa      	ldrh	r2, [r7, #6]
 8000a12:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000a14:	e003      	b.n	8000a1e <PWM_SetDuty+0x46>
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	88fa      	ldrh	r2, [r7, #6]
 8000a1c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000a1e:	bf00      	nop
 8000a20:	3714      	adds	r7, #20
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a2c:	4b08      	ldr	r3, [pc, #32]	; (8000a50 <HAL_Init+0x28>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a07      	ldr	r2, [pc, #28]	; (8000a50 <HAL_Init+0x28>)
 8000a32:	f043 0310 	orr.w	r3, r3, #16
 8000a36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a38:	2003      	movs	r0, #3
 8000a3a:	f000 fb2d 	bl	8001098 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f000 f808 	bl	8000a54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a44:	f004 fd5e 	bl	8005504 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40022000 	.word	0x40022000

08000a54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a5c:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <HAL_InitTick+0x54>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <HAL_InitTick+0x58>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	4619      	mov	r1, r3
 8000a66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a72:	4618      	mov	r0, r3
 8000a74:	f000 fb45 	bl	8001102 <HAL_SYSTICK_Config>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e00e      	b.n	8000aa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2b0f      	cmp	r3, #15
 8000a86:	d80a      	bhi.n	8000a9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	6879      	ldr	r1, [r7, #4]
 8000a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a90:	f000 fb0d 	bl	80010ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a94:	4a06      	ldr	r2, [pc, #24]	; (8000ab0 <HAL_InitTick+0x5c>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	e000      	b.n	8000aa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a9e:	2301      	movs	r3, #1
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3708      	adds	r7, #8
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000020 	.word	0x20000020
 8000aac:	2000001c 	.word	0x2000001c
 8000ab0:	20000018 	.word	0x20000018

08000ab4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab8:	4b05      	ldr	r3, [pc, #20]	; (8000ad0 <HAL_IncTick+0x1c>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <HAL_IncTick+0x20>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	4a03      	ldr	r2, [pc, #12]	; (8000ad4 <HAL_IncTick+0x20>)
 8000ac6:	6013      	str	r3, [r2, #0]
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bc80      	pop	{r7}
 8000ace:	4770      	bx	lr
 8000ad0:	2000001c 	.word	0x2000001c
 8000ad4:	200004e4 	.word	0x200004e4

08000ad8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;
 8000adc:	4b02      	ldr	r3, [pc, #8]	; (8000ae8 <HAL_GetTick+0x10>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bc80      	pop	{r7}
 8000ae6:	4770      	bx	lr
 8000ae8:	200004e4 	.word	0x200004e4

08000aec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000af4:	2300      	movs	r3, #0
 8000af6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000af8:	2300      	movs	r3, #0
 8000afa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000afc:	2300      	movs	r3, #0
 8000afe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d101      	bne.n	8000b0e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e0be      	b.n	8000c8c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	689b      	ldr	r3, [r3, #8]
 8000b12:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d109      	bne.n	8000b30 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2200      	movs	r2, #0
 8000b20:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2200      	movs	r2, #0
 8000b26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f004 fb72 	bl	8005214 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f000 f9ab 	bl	8000e8c <ADC_ConversionStop_Disable>
 8000b36:	4603      	mov	r3, r0
 8000b38:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b3e:	f003 0310 	and.w	r3, r3, #16
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	f040 8099 	bne.w	8000c7a <HAL_ADC_Init+0x18e>
 8000b48:	7dfb      	ldrb	r3, [r7, #23]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f040 8095 	bne.w	8000c7a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b54:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000b58:	f023 0302 	bic.w	r3, r3, #2
 8000b5c:	f043 0202 	orr.w	r2, r3, #2
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000b6c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	7b1b      	ldrb	r3, [r3, #12]
 8000b72:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000b74:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000b76:	68ba      	ldr	r2, [r7, #8]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b84:	d003      	beq.n	8000b8e <HAL_ADC_Init+0xa2>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d102      	bne.n	8000b94 <HAL_ADC_Init+0xa8>
 8000b8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b92:	e000      	b.n	8000b96 <HAL_ADC_Init+0xaa>
 8000b94:	2300      	movs	r3, #0
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	7d1b      	ldrb	r3, [r3, #20]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d119      	bne.n	8000bd8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	7b1b      	ldrb	r3, [r3, #12]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d109      	bne.n	8000bc0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	035a      	lsls	r2, r3, #13
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	e00b      	b.n	8000bd8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc4:	f043 0220 	orr.w	r2, r3, #32
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bd0:	f043 0201 	orr.w	r2, r3, #1
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	430a      	orrs	r2, r1
 8000bea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	689a      	ldr	r2, [r3, #8]
 8000bf2:	4b28      	ldr	r3, [pc, #160]	; (8000c94 <HAL_ADC_Init+0x1a8>)
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	6812      	ldr	r2, [r2, #0]
 8000bfa:	68b9      	ldr	r1, [r7, #8]
 8000bfc:	430b      	orrs	r3, r1
 8000bfe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c08:	d003      	beq.n	8000c12 <HAL_ADC_Init+0x126>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d104      	bne.n	8000c1c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	691b      	ldr	r3, [r3, #16]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	051b      	lsls	r3, r3, #20
 8000c1a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c22:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	430a      	orrs	r2, r1
 8000c2e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	689a      	ldr	r2, [r3, #8]
 8000c36:	4b18      	ldr	r3, [pc, #96]	; (8000c98 <HAL_ADC_Init+0x1ac>)
 8000c38:	4013      	ands	r3, r2
 8000c3a:	68ba      	ldr	r2, [r7, #8]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d10b      	bne.n	8000c58 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2200      	movs	r2, #0
 8000c44:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c4a:	f023 0303 	bic.w	r3, r3, #3
 8000c4e:	f043 0201 	orr.w	r2, r3, #1
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c56:	e018      	b.n	8000c8a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c5c:	f023 0312 	bic.w	r3, r3, #18
 8000c60:	f043 0210 	orr.w	r2, r3, #16
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c6c:	f043 0201 	orr.w	r2, r3, #1
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c78:	e007      	b.n	8000c8a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c7e:	f043 0210 	orr.w	r2, r3, #16
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	ffe1f7fd 	.word	0xffe1f7fd
 8000c98:	ff1f0efe 	.word	0xff1f0efe

08000c9c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d101      	bne.n	8000cbc <HAL_ADC_ConfigChannel+0x20>
 8000cb8:	2302      	movs	r3, #2
 8000cba:	e0dc      	b.n	8000e76 <HAL_ADC_ConfigChannel+0x1da>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	2b06      	cmp	r3, #6
 8000cca:	d81c      	bhi.n	8000d06 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685a      	ldr	r2, [r3, #4]
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	4413      	add	r3, r2
 8000cdc:	3b05      	subs	r3, #5
 8000cde:	221f      	movs	r2, #31
 8000ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce4:	43db      	mvns	r3, r3
 8000ce6:	4019      	ands	r1, r3
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	6818      	ldr	r0, [r3, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685a      	ldr	r2, [r3, #4]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	4413      	add	r3, r2
 8000cf6:	3b05      	subs	r3, #5
 8000cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	430a      	orrs	r2, r1
 8000d02:	635a      	str	r2, [r3, #52]	; 0x34
 8000d04:	e03c      	b.n	8000d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b0c      	cmp	r3, #12
 8000d0c:	d81c      	bhi.n	8000d48 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685a      	ldr	r2, [r3, #4]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	4413      	add	r3, r2
 8000d1e:	3b23      	subs	r3, #35	; 0x23
 8000d20:	221f      	movs	r2, #31
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	43db      	mvns	r3, r3
 8000d28:	4019      	ands	r1, r3
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	6818      	ldr	r0, [r3, #0]
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685a      	ldr	r2, [r3, #4]
 8000d32:	4613      	mov	r3, r2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	4413      	add	r3, r2
 8000d38:	3b23      	subs	r3, #35	; 0x23
 8000d3a:	fa00 f203 	lsl.w	r2, r0, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	430a      	orrs	r2, r1
 8000d44:	631a      	str	r2, [r3, #48]	; 0x30
 8000d46:	e01b      	b.n	8000d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	4613      	mov	r3, r2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	4413      	add	r3, r2
 8000d58:	3b41      	subs	r3, #65	; 0x41
 8000d5a:	221f      	movs	r2, #31
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	4019      	ands	r1, r3
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	6818      	ldr	r0, [r3, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685a      	ldr	r2, [r3, #4]
 8000d6c:	4613      	mov	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	4413      	add	r3, r2
 8000d72:	3b41      	subs	r3, #65	; 0x41
 8000d74:	fa00 f203 	lsl.w	r2, r0, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b09      	cmp	r3, #9
 8000d86:	d91c      	bls.n	8000dc2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	68d9      	ldr	r1, [r3, #12]
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	4613      	mov	r3, r2
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	4413      	add	r3, r2
 8000d98:	3b1e      	subs	r3, #30
 8000d9a:	2207      	movs	r2, #7
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	4019      	ands	r1, r3
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	6898      	ldr	r0, [r3, #8]
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4613      	mov	r3, r2
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	4413      	add	r3, r2
 8000db2:	3b1e      	subs	r3, #30
 8000db4:	fa00 f203 	lsl.w	r2, r0, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	e019      	b.n	8000df6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	6919      	ldr	r1, [r3, #16]
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4613      	mov	r3, r2
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	4413      	add	r3, r2
 8000dd2:	2207      	movs	r2, #7
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	4019      	ands	r1, r3
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	6898      	ldr	r0, [r3, #8]
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4613      	mov	r3, r2
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	4413      	add	r3, r2
 8000dea:	fa00 f203 	lsl.w	r2, r0, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	430a      	orrs	r2, r1
 8000df4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2b10      	cmp	r3, #16
 8000dfc:	d003      	beq.n	8000e06 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e02:	2b11      	cmp	r3, #17
 8000e04:	d132      	bne.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a1d      	ldr	r2, [pc, #116]	; (8000e80 <HAL_ADC_ConfigChannel+0x1e4>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d125      	bne.n	8000e5c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d126      	bne.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	689a      	ldr	r2, [r3, #8]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000e2c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2b10      	cmp	r3, #16
 8000e34:	d11a      	bne.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e36:	4b13      	ldr	r3, [pc, #76]	; (8000e84 <HAL_ADC_ConfigChannel+0x1e8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a13      	ldr	r2, [pc, #76]	; (8000e88 <HAL_ADC_ConfigChannel+0x1ec>)
 8000e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e40:	0c9a      	lsrs	r2, r3, #18
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e4c:	e002      	b.n	8000e54 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	3b01      	subs	r3, #1
 8000e52:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d1f9      	bne.n	8000e4e <HAL_ADC_ConfigChannel+0x1b2>
 8000e5a:	e007      	b.n	8000e6c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e60:	f043 0220 	orr.w	r2, r3, #32
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr
 8000e80:	40012400 	.word	0x40012400
 8000e84:	20000020 	.word	0x20000020
 8000e88:	431bde83 	.word	0x431bde83

08000e8c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000e94:	2300      	movs	r3, #0
 8000e96:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d127      	bne.n	8000ef6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	689a      	ldr	r2, [r3, #8]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f022 0201 	bic.w	r2, r2, #1
 8000eb4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000eb6:	f7ff fe0f 	bl	8000ad8 <HAL_GetTick>
 8000eba:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ebc:	e014      	b.n	8000ee8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000ebe:	f7ff fe0b 	bl	8000ad8 <HAL_GetTick>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d90d      	bls.n	8000ee8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ed0:	f043 0210 	orr.w	r2, r3, #16
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000edc:	f043 0201 	orr.w	r2, r3, #1
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e007      	b.n	8000ef8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d0e3      	beq.n	8000ebe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f003 0307 	and.w	r3, r3, #7
 8000f0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f10:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <__NVIC_SetPriorityGrouping+0x44>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f16:	68ba      	ldr	r2, [r7, #8]
 8000f18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f32:	4a04      	ldr	r2, [pc, #16]	; (8000f44 <__NVIC_SetPriorityGrouping+0x44>)
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	60d3      	str	r3, [r2, #12]
}
 8000f38:	bf00      	nop
 8000f3a:	3714      	adds	r7, #20
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	e000ed00 	.word	0xe000ed00

08000f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f4c:	4b04      	ldr	r3, [pc, #16]	; (8000f60 <__NVIC_GetPriorityGrouping+0x18>)
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	0a1b      	lsrs	r3, r3, #8
 8000f52:	f003 0307 	and.w	r3, r3, #7
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bc80      	pop	{r7}
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	db0b      	blt.n	8000f8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	f003 021f 	and.w	r2, r3, #31
 8000f7c:	4906      	ldr	r1, [pc, #24]	; (8000f98 <__NVIC_EnableIRQ+0x34>)
 8000f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f82:	095b      	lsrs	r3, r3, #5
 8000f84:	2001      	movs	r0, #1
 8000f86:	fa00 f202 	lsl.w	r2, r0, r2
 8000f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr
 8000f98:	e000e100 	.word	0xe000e100

08000f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	db0a      	blt.n	8000fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	490c      	ldr	r1, [pc, #48]	; (8000fe8 <__NVIC_SetPriority+0x4c>)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	0112      	lsls	r2, r2, #4
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc4:	e00a      	b.n	8000fdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4908      	ldr	r1, [pc, #32]	; (8000fec <__NVIC_SetPriority+0x50>)
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f003 030f 	and.w	r3, r3, #15
 8000fd2:	3b04      	subs	r3, #4
 8000fd4:	0112      	lsls	r2, r2, #4
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	440b      	add	r3, r1
 8000fda:	761a      	strb	r2, [r3, #24]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000e100 	.word	0xe000e100
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	f1c3 0307 	rsb	r3, r3, #7
 800100a:	2b04      	cmp	r3, #4
 800100c:	bf28      	it	cs
 800100e:	2304      	movcs	r3, #4
 8001010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3304      	adds	r3, #4
 8001016:	2b06      	cmp	r3, #6
 8001018:	d902      	bls.n	8001020 <NVIC_EncodePriority+0x30>
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3b03      	subs	r3, #3
 800101e:	e000      	b.n	8001022 <NVIC_EncodePriority+0x32>
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	f04f 32ff 	mov.w	r2, #4294967295
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43da      	mvns	r2, r3
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	401a      	ands	r2, r3
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001038:	f04f 31ff 	mov.w	r1, #4294967295
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	fa01 f303 	lsl.w	r3, r1, r3
 8001042:	43d9      	mvns	r1, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001048:	4313      	orrs	r3, r2
         );
}
 800104a:	4618      	mov	r0, r3
 800104c:	3724      	adds	r7, #36	; 0x24
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr

08001054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001064:	d301      	bcc.n	800106a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001066:	2301      	movs	r3, #1
 8001068:	e00f      	b.n	800108a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106a:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <SysTick_Config+0x40>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3b01      	subs	r3, #1
 8001070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001072:	210f      	movs	r1, #15
 8001074:	f04f 30ff 	mov.w	r0, #4294967295
 8001078:	f7ff ff90 	bl	8000f9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <SysTick_Config+0x40>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	4b04      	ldr	r3, [pc, #16]	; (8001094 <SysTick_Config+0x40>)
 8001084:	2207      	movs	r2, #7
 8001086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	e000e010 	.word	0xe000e010

08001098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff ff2d 	bl	8000f00 <__NVIC_SetPriorityGrouping>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	4603      	mov	r3, r0
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c0:	f7ff ff42 	bl	8000f48 <__NVIC_GetPriorityGrouping>
 80010c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	6978      	ldr	r0, [r7, #20]
 80010cc:	f7ff ff90 	bl	8000ff0 <NVIC_EncodePriority>
 80010d0:	4602      	mov	r2, r0
 80010d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d6:	4611      	mov	r1, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff5f 	bl	8000f9c <__NVIC_SetPriority>
}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff35 	bl	8000f64 <__NVIC_EnableIRQ>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff ffa2 	bl	8001054 <SysTick_Config>
 8001110:	4603      	mov	r3, r0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001124:	2300      	movs	r3, #0
 8001126:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800112e:	2b02      	cmp	r3, #2
 8001130:	d005      	beq.n	800113e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2204      	movs	r2, #4
 8001136:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	e051      	b.n	80011e2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f022 020e 	bic.w	r2, r2, #14
 800114c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f022 0201 	bic.w	r2, r2, #1
 800115c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a22      	ldr	r2, [pc, #136]	; (80011ec <HAL_DMA_Abort_IT+0xd0>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d029      	beq.n	80011bc <HAL_DMA_Abort_IT+0xa0>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a20      	ldr	r2, [pc, #128]	; (80011f0 <HAL_DMA_Abort_IT+0xd4>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d022      	beq.n	80011b8 <HAL_DMA_Abort_IT+0x9c>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a1f      	ldr	r2, [pc, #124]	; (80011f4 <HAL_DMA_Abort_IT+0xd8>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d01a      	beq.n	80011b2 <HAL_DMA_Abort_IT+0x96>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a1d      	ldr	r2, [pc, #116]	; (80011f8 <HAL_DMA_Abort_IT+0xdc>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d012      	beq.n	80011ac <HAL_DMA_Abort_IT+0x90>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a1c      	ldr	r2, [pc, #112]	; (80011fc <HAL_DMA_Abort_IT+0xe0>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d00a      	beq.n	80011a6 <HAL_DMA_Abort_IT+0x8a>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a1a      	ldr	r2, [pc, #104]	; (8001200 <HAL_DMA_Abort_IT+0xe4>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d102      	bne.n	80011a0 <HAL_DMA_Abort_IT+0x84>
 800119a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800119e:	e00e      	b.n	80011be <HAL_DMA_Abort_IT+0xa2>
 80011a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011a4:	e00b      	b.n	80011be <HAL_DMA_Abort_IT+0xa2>
 80011a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011aa:	e008      	b.n	80011be <HAL_DMA_Abort_IT+0xa2>
 80011ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b0:	e005      	b.n	80011be <HAL_DMA_Abort_IT+0xa2>
 80011b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011b6:	e002      	b.n	80011be <HAL_DMA_Abort_IT+0xa2>
 80011b8:	2310      	movs	r3, #16
 80011ba:	e000      	b.n	80011be <HAL_DMA_Abort_IT+0xa2>
 80011bc:	2301      	movs	r3, #1
 80011be:	4a11      	ldr	r2, [pc, #68]	; (8001204 <HAL_DMA_Abort_IT+0xe8>)
 80011c0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2201      	movs	r2, #1
 80011c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	4798      	blx	r3
    } 
  }
  return status;
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40020008 	.word	0x40020008
 80011f0:	4002001c 	.word	0x4002001c
 80011f4:	40020030 	.word	0x40020030
 80011f8:	40020044 	.word	0x40020044
 80011fc:	40020058 	.word	0x40020058
 8001200:	4002006c 	.word	0x4002006c
 8001204:	40020000 	.word	0x40020000

08001208 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800120a:	b087      	sub	sp, #28
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001222:	4b2f      	ldr	r3, [pc, #188]	; (80012e0 <HAL_FLASH_Program+0xd8>)
 8001224:	7e1b      	ldrb	r3, [r3, #24]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d101      	bne.n	800122e <HAL_FLASH_Program+0x26>
 800122a:	2302      	movs	r3, #2
 800122c:	e054      	b.n	80012d8 <HAL_FLASH_Program+0xd0>
 800122e:	4b2c      	ldr	r3, [pc, #176]	; (80012e0 <HAL_FLASH_Program+0xd8>)
 8001230:	2201      	movs	r2, #1
 8001232:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001234:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001238:	f000 f8a8 	bl	800138c <FLASH_WaitForLastOperation>
 800123c:	4603      	mov	r3, r0
 800123e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001240:	7dfb      	ldrb	r3, [r7, #23]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d144      	bne.n	80012d0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d102      	bne.n	8001252 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800124c:	2301      	movs	r3, #1
 800124e:	757b      	strb	r3, [r7, #21]
 8001250:	e007      	b.n	8001262 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	2b02      	cmp	r3, #2
 8001256:	d102      	bne.n	800125e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001258:	2302      	movs	r3, #2
 800125a:	757b      	strb	r3, [r7, #21]
 800125c:	e001      	b.n	8001262 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800125e:	2304      	movs	r3, #4
 8001260:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001262:	2300      	movs	r3, #0
 8001264:	75bb      	strb	r3, [r7, #22]
 8001266:	e02d      	b.n	80012c4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001268:	7dbb      	ldrb	r3, [r7, #22]
 800126a:	005a      	lsls	r2, r3, #1
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	eb02 0c03 	add.w	ip, r2, r3
 8001272:	7dbb      	ldrb	r3, [r7, #22]
 8001274:	0119      	lsls	r1, r3, #4
 8001276:	e9d7 2300 	ldrd	r2, r3, [r7]
 800127a:	f1c1 0620 	rsb	r6, r1, #32
 800127e:	f1a1 0020 	sub.w	r0, r1, #32
 8001282:	fa22 f401 	lsr.w	r4, r2, r1
 8001286:	fa03 f606 	lsl.w	r6, r3, r6
 800128a:	4334      	orrs	r4, r6
 800128c:	fa23 f000 	lsr.w	r0, r3, r0
 8001290:	4304      	orrs	r4, r0
 8001292:	fa23 f501 	lsr.w	r5, r3, r1
 8001296:	b2a3      	uxth	r3, r4
 8001298:	4619      	mov	r1, r3
 800129a:	4660      	mov	r0, ip
 800129c:	f000 f85a 	bl	8001354 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80012a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80012a4:	f000 f872 	bl	800138c <FLASH_WaitForLastOperation>
 80012a8:	4603      	mov	r3, r0
 80012aa:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80012ac:	4b0d      	ldr	r3, [pc, #52]	; (80012e4 <HAL_FLASH_Program+0xdc>)
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <HAL_FLASH_Program+0xdc>)
 80012b2:	f023 0301 	bic.w	r3, r3, #1
 80012b6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80012b8:	7dfb      	ldrb	r3, [r7, #23]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d107      	bne.n	80012ce <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80012be:	7dbb      	ldrb	r3, [r7, #22]
 80012c0:	3301      	adds	r3, #1
 80012c2:	75bb      	strb	r3, [r7, #22]
 80012c4:	7dba      	ldrb	r2, [r7, #22]
 80012c6:	7d7b      	ldrb	r3, [r7, #21]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3cd      	bcc.n	8001268 <HAL_FLASH_Program+0x60>
 80012cc:	e000      	b.n	80012d0 <HAL_FLASH_Program+0xc8>
      {
        break;
 80012ce:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <HAL_FLASH_Program+0xd8>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	761a      	strb	r2, [r3, #24]

  return status;
 80012d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	371c      	adds	r7, #28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012e0:	200004e8 	.word	0x200004e8
 80012e4:	40022000 	.word	0x40022000

080012e8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80012f2:	4b0d      	ldr	r3, [pc, #52]	; (8001328 <HAL_FLASH_Unlock+0x40>)
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d00d      	beq.n	800131a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80012fe:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <HAL_FLASH_Unlock+0x40>)
 8001300:	4a0a      	ldr	r2, [pc, #40]	; (800132c <HAL_FLASH_Unlock+0x44>)
 8001302:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001304:	4b08      	ldr	r3, [pc, #32]	; (8001328 <HAL_FLASH_Unlock+0x40>)
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <HAL_FLASH_Unlock+0x48>)
 8001308:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800130a:	4b07      	ldr	r3, [pc, #28]	; (8001328 <HAL_FLASH_Unlock+0x40>)
 800130c:	691b      	ldr	r3, [r3, #16]
 800130e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800131a:	79fb      	ldrb	r3, [r7, #7]
}
 800131c:	4618      	mov	r0, r3
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	40022000 	.word	0x40022000
 800132c:	45670123 	.word	0x45670123
 8001330:	cdef89ab 	.word	0xcdef89ab

08001334 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001338:	4b05      	ldr	r3, [pc, #20]	; (8001350 <HAL_FLASH_Lock+0x1c>)
 800133a:	691b      	ldr	r3, [r3, #16]
 800133c:	4a04      	ldr	r2, [pc, #16]	; (8001350 <HAL_FLASH_Lock+0x1c>)
 800133e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001342:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40022000 	.word	0x40022000

08001354 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	460b      	mov	r3, r1
 800135e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <FLASH_Program_HalfWord+0x30>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001366:	4b08      	ldr	r3, [pc, #32]	; (8001388 <FLASH_Program_HalfWord+0x34>)
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	4a07      	ldr	r2, [pc, #28]	; (8001388 <FLASH_Program_HalfWord+0x34>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	887a      	ldrh	r2, [r7, #2]
 8001376:	801a      	strh	r2, [r3, #0]
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	200004e8 	.word	0x200004e8
 8001388:	40022000 	.word	0x40022000

0800138c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001394:	f7ff fba0 	bl	8000ad8 <HAL_GetTick>
 8001398:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800139a:	e010      	b.n	80013be <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013a2:	d00c      	beq.n	80013be <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d007      	beq.n	80013ba <FLASH_WaitForLastOperation+0x2e>
 80013aa:	f7ff fb95 	bl	8000ad8 <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d201      	bcs.n	80013be <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e025      	b.n	800140a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <FLASH_WaitForLastOperation+0x88>)
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1e8      	bne.n	800139c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80013ca:	4b12      	ldr	r3, [pc, #72]	; (8001414 <FLASH_WaitForLastOperation+0x88>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	f003 0320 	and.w	r3, r3, #32
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d002      	beq.n	80013dc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80013d6:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <FLASH_WaitForLastOperation+0x88>)
 80013d8:	2220      	movs	r2, #32
 80013da:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80013dc:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <FLASH_WaitForLastOperation+0x88>)
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	f003 0310 	and.w	r3, r3, #16
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d10b      	bne.n	8001400 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80013e8:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <FLASH_WaitForLastOperation+0x88>)
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d105      	bne.n	8001400 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80013f4:	4b07      	ldr	r3, [pc, #28]	; (8001414 <FLASH_WaitForLastOperation+0x88>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001400:	f000 f80a 	bl	8001418 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e000      	b.n	800140a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40022000 	.word	0x40022000

08001418 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001422:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	f003 0310 	and.w	r3, r3, #16
 800142a:	2b00      	cmp	r3, #0
 800142c:	d009      	beq.n	8001442 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800142e:	4b21      	ldr	r3, [pc, #132]	; (80014b4 <FLASH_SetErrorCode+0x9c>)
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	f043 0302 	orr.w	r3, r3, #2
 8001436:	4a1f      	ldr	r2, [pc, #124]	; (80014b4 <FLASH_SetErrorCode+0x9c>)
 8001438:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f043 0310 	orr.w	r3, r3, #16
 8001440:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001442:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	f003 0304 	and.w	r3, r3, #4
 800144a:	2b00      	cmp	r3, #0
 800144c:	d009      	beq.n	8001462 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <FLASH_SetErrorCode+0x9c>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	4a17      	ldr	r2, [pc, #92]	; (80014b4 <FLASH_SetErrorCode+0x9c>)
 8001458:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f043 0304 	orr.w	r3, r3, #4
 8001460:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001462:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b00      	cmp	r3, #0
 800146c:	d00b      	beq.n	8001486 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <FLASH_SetErrorCode+0x9c>)
 8001470:	69db      	ldr	r3, [r3, #28]
 8001472:	f043 0304 	orr.w	r3, r3, #4
 8001476:	4a0f      	ldr	r2, [pc, #60]	; (80014b4 <FLASH_SetErrorCode+0x9c>)
 8001478:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	4a0c      	ldr	r2, [pc, #48]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 8001480:	f023 0301 	bic.w	r3, r3, #1
 8001484:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f240 1201 	movw	r2, #257	; 0x101
 800148c:	4293      	cmp	r3, r2
 800148e:	d106      	bne.n	800149e <FLASH_SetErrorCode+0x86>
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 8001492:	69db      	ldr	r3, [r3, #28]
 8001494:	4a06      	ldr	r2, [pc, #24]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 8001496:	f023 0301 	bic.w	r3, r3, #1
 800149a:	61d3      	str	r3, [r2, #28]
}  
 800149c:	e002      	b.n	80014a4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800149e:	4a04      	ldr	r2, [pc, #16]	; (80014b0 <FLASH_SetErrorCode+0x98>)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	60d3      	str	r3, [r2, #12]
}  
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	40022000 	.word	0x40022000
 80014b4:	200004e8 	.word	0x200004e8

080014b8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80014ca:	4b2f      	ldr	r3, [pc, #188]	; (8001588 <HAL_FLASHEx_Erase+0xd0>)
 80014cc:	7e1b      	ldrb	r3, [r3, #24]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d101      	bne.n	80014d6 <HAL_FLASHEx_Erase+0x1e>
 80014d2:	2302      	movs	r3, #2
 80014d4:	e053      	b.n	800157e <HAL_FLASHEx_Erase+0xc6>
 80014d6:	4b2c      	ldr	r3, [pc, #176]	; (8001588 <HAL_FLASHEx_Erase+0xd0>)
 80014d8:	2201      	movs	r2, #1
 80014da:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d116      	bne.n	8001512 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80014e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014e8:	f7ff ff50 	bl	800138c <FLASH_WaitForLastOperation>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d141      	bne.n	8001576 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80014f2:	2001      	movs	r0, #1
 80014f4:	f000 f84c 	bl	8001590 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014fc:	f7ff ff46 	bl	800138c <FLASH_WaitForLastOperation>
 8001500:	4603      	mov	r3, r0
 8001502:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001504:	4b21      	ldr	r3, [pc, #132]	; (800158c <HAL_FLASHEx_Erase+0xd4>)
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	4a20      	ldr	r2, [pc, #128]	; (800158c <HAL_FLASHEx_Erase+0xd4>)
 800150a:	f023 0304 	bic.w	r3, r3, #4
 800150e:	6113      	str	r3, [r2, #16]
 8001510:	e031      	b.n	8001576 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001512:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001516:	f7ff ff39 	bl	800138c <FLASH_WaitForLastOperation>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d12a      	bne.n	8001576 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	f04f 32ff 	mov.w	r2, #4294967295
 8001526:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	e019      	b.n	8001564 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001530:	68b8      	ldr	r0, [r7, #8]
 8001532:	f000 f849 	bl	80015c8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001536:	f24c 3050 	movw	r0, #50000	; 0xc350
 800153a:	f7ff ff27 	bl	800138c <FLASH_WaitForLastOperation>
 800153e:	4603      	mov	r3, r0
 8001540:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001542:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_FLASHEx_Erase+0xd4>)
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	4a11      	ldr	r2, [pc, #68]	; (800158c <HAL_FLASHEx_Erase+0xd4>)
 8001548:	f023 0302 	bic.w	r3, r3, #2
 800154c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d003      	beq.n	800155c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	601a      	str	r2, [r3, #0]
            break;
 800155a:	e00c      	b.n	8001576 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001562:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	029a      	lsls	r2, r3, #10
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8001570:	68ba      	ldr	r2, [r7, #8]
 8001572:	429a      	cmp	r2, r3
 8001574:	d3dc      	bcc.n	8001530 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001576:	4b04      	ldr	r3, [pc, #16]	; (8001588 <HAL_FLASHEx_Erase+0xd0>)
 8001578:	2200      	movs	r2, #0
 800157a:	761a      	strb	r2, [r3, #24]

  return status;
 800157c:	7bfb      	ldrb	r3, [r7, #15]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	200004e8 	.word	0x200004e8
 800158c:	40022000 	.word	0x40022000

08001590 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001598:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <FLASH_MassErase+0x30>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800159e:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <FLASH_MassErase+0x34>)
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	4a08      	ldr	r2, [pc, #32]	; (80015c4 <FLASH_MassErase+0x34>)
 80015a4:	f043 0304 	orr.w	r3, r3, #4
 80015a8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <FLASH_MassErase+0x34>)
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	4a05      	ldr	r2, [pc, #20]	; (80015c4 <FLASH_MassErase+0x34>)
 80015b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015b4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr
 80015c0:	200004e8 	.word	0x200004e8
 80015c4:	40022000 	.word	0x40022000

080015c8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80015d0:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <FLASH_PageErase+0x38>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80015d6:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <FLASH_PageErase+0x3c>)
 80015d8:	691b      	ldr	r3, [r3, #16]
 80015da:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <FLASH_PageErase+0x3c>)
 80015dc:	f043 0302 	orr.w	r3, r3, #2
 80015e0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80015e2:	4a08      	ldr	r2, [pc, #32]	; (8001604 <FLASH_PageErase+0x3c>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80015e8:	4b06      	ldr	r3, [pc, #24]	; (8001604 <FLASH_PageErase+0x3c>)
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	4a05      	ldr	r2, [pc, #20]	; (8001604 <FLASH_PageErase+0x3c>)
 80015ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015f2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	200004e8 	.word	0x200004e8
 8001604:	40022000 	.word	0x40022000

08001608 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001608:	b480      	push	{r7}
 800160a:	b08b      	sub	sp, #44	; 0x2c
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001612:	2300      	movs	r3, #0
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001616:	2300      	movs	r3, #0
 8001618:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800161a:	e127      	b.n	800186c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800161c:	2201      	movs	r2, #1
 800161e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	69fa      	ldr	r2, [r7, #28]
 800162c:	4013      	ands	r3, r2
 800162e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	429a      	cmp	r2, r3
 8001636:	f040 8116 	bne.w	8001866 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2b12      	cmp	r3, #18
 8001640:	d034      	beq.n	80016ac <HAL_GPIO_Init+0xa4>
 8001642:	2b12      	cmp	r3, #18
 8001644:	d80d      	bhi.n	8001662 <HAL_GPIO_Init+0x5a>
 8001646:	2b02      	cmp	r3, #2
 8001648:	d02b      	beq.n	80016a2 <HAL_GPIO_Init+0x9a>
 800164a:	2b02      	cmp	r3, #2
 800164c:	d804      	bhi.n	8001658 <HAL_GPIO_Init+0x50>
 800164e:	2b00      	cmp	r3, #0
 8001650:	d031      	beq.n	80016b6 <HAL_GPIO_Init+0xae>
 8001652:	2b01      	cmp	r3, #1
 8001654:	d01c      	beq.n	8001690 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001656:	e048      	b.n	80016ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001658:	2b03      	cmp	r3, #3
 800165a:	d043      	beq.n	80016e4 <HAL_GPIO_Init+0xdc>
 800165c:	2b11      	cmp	r3, #17
 800165e:	d01b      	beq.n	8001698 <HAL_GPIO_Init+0x90>
          break;
 8001660:	e043      	b.n	80016ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001662:	4a89      	ldr	r2, [pc, #548]	; (8001888 <HAL_GPIO_Init+0x280>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d026      	beq.n	80016b6 <HAL_GPIO_Init+0xae>
 8001668:	4a87      	ldr	r2, [pc, #540]	; (8001888 <HAL_GPIO_Init+0x280>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d806      	bhi.n	800167c <HAL_GPIO_Init+0x74>
 800166e:	4a87      	ldr	r2, [pc, #540]	; (800188c <HAL_GPIO_Init+0x284>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d020      	beq.n	80016b6 <HAL_GPIO_Init+0xae>
 8001674:	4a86      	ldr	r2, [pc, #536]	; (8001890 <HAL_GPIO_Init+0x288>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d01d      	beq.n	80016b6 <HAL_GPIO_Init+0xae>
          break;
 800167a:	e036      	b.n	80016ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800167c:	4a85      	ldr	r2, [pc, #532]	; (8001894 <HAL_GPIO_Init+0x28c>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d019      	beq.n	80016b6 <HAL_GPIO_Init+0xae>
 8001682:	4a85      	ldr	r2, [pc, #532]	; (8001898 <HAL_GPIO_Init+0x290>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d016      	beq.n	80016b6 <HAL_GPIO_Init+0xae>
 8001688:	4a84      	ldr	r2, [pc, #528]	; (800189c <HAL_GPIO_Init+0x294>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d013      	beq.n	80016b6 <HAL_GPIO_Init+0xae>
          break;
 800168e:	e02c      	b.n	80016ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	623b      	str	r3, [r7, #32]
          break;
 8001696:	e028      	b.n	80016ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	3304      	adds	r3, #4
 800169e:	623b      	str	r3, [r7, #32]
          break;
 80016a0:	e023      	b.n	80016ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	3308      	adds	r3, #8
 80016a8:	623b      	str	r3, [r7, #32]
          break;
 80016aa:	e01e      	b.n	80016ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	330c      	adds	r3, #12
 80016b2:	623b      	str	r3, [r7, #32]
          break;
 80016b4:	e019      	b.n	80016ea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d102      	bne.n	80016c4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016be:	2304      	movs	r3, #4
 80016c0:	623b      	str	r3, [r7, #32]
          break;
 80016c2:	e012      	b.n	80016ea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d105      	bne.n	80016d8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016cc:	2308      	movs	r3, #8
 80016ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69fa      	ldr	r2, [r7, #28]
 80016d4:	611a      	str	r2, [r3, #16]
          break;
 80016d6:	e008      	b.n	80016ea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d8:	2308      	movs	r3, #8
 80016da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	69fa      	ldr	r2, [r7, #28]
 80016e0:	615a      	str	r2, [r3, #20]
          break;
 80016e2:	e002      	b.n	80016ea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016e4:	2300      	movs	r3, #0
 80016e6:	623b      	str	r3, [r7, #32]
          break;
 80016e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	2bff      	cmp	r3, #255	; 0xff
 80016ee:	d801      	bhi.n	80016f4 <HAL_GPIO_Init+0xec>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	e001      	b.n	80016f8 <HAL_GPIO_Init+0xf0>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3304      	adds	r3, #4
 80016f8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	2bff      	cmp	r3, #255	; 0xff
 80016fe:	d802      	bhi.n	8001706 <HAL_GPIO_Init+0xfe>
 8001700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	e002      	b.n	800170c <HAL_GPIO_Init+0x104>
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	3b08      	subs	r3, #8
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	210f      	movs	r1, #15
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	fa01 f303 	lsl.w	r3, r1, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	401a      	ands	r2, r3
 800171e:	6a39      	ldr	r1, [r7, #32]
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	fa01 f303 	lsl.w	r3, r1, r3
 8001726:	431a      	orrs	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001734:	2b00      	cmp	r3, #0
 8001736:	f000 8096 	beq.w	8001866 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800173a:	4b59      	ldr	r3, [pc, #356]	; (80018a0 <HAL_GPIO_Init+0x298>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	4a58      	ldr	r2, [pc, #352]	; (80018a0 <HAL_GPIO_Init+0x298>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6193      	str	r3, [r2, #24]
 8001746:	4b56      	ldr	r3, [pc, #344]	; (80018a0 <HAL_GPIO_Init+0x298>)
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001752:	4a54      	ldr	r2, [pc, #336]	; (80018a4 <HAL_GPIO_Init+0x29c>)
 8001754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001756:	089b      	lsrs	r3, r3, #2
 8001758:	3302      	adds	r3, #2
 800175a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800175e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001762:	f003 0303 	and.w	r3, r3, #3
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	220f      	movs	r2, #15
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	43db      	mvns	r3, r3
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	4013      	ands	r3, r2
 8001774:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a4b      	ldr	r2, [pc, #300]	; (80018a8 <HAL_GPIO_Init+0x2a0>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d013      	beq.n	80017a6 <HAL_GPIO_Init+0x19e>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a4a      	ldr	r2, [pc, #296]	; (80018ac <HAL_GPIO_Init+0x2a4>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d00d      	beq.n	80017a2 <HAL_GPIO_Init+0x19a>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a49      	ldr	r2, [pc, #292]	; (80018b0 <HAL_GPIO_Init+0x2a8>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d007      	beq.n	800179e <HAL_GPIO_Init+0x196>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a48      	ldr	r2, [pc, #288]	; (80018b4 <HAL_GPIO_Init+0x2ac>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d101      	bne.n	800179a <HAL_GPIO_Init+0x192>
 8001796:	2303      	movs	r3, #3
 8001798:	e006      	b.n	80017a8 <HAL_GPIO_Init+0x1a0>
 800179a:	2304      	movs	r3, #4
 800179c:	e004      	b.n	80017a8 <HAL_GPIO_Init+0x1a0>
 800179e:	2302      	movs	r3, #2
 80017a0:	e002      	b.n	80017a8 <HAL_GPIO_Init+0x1a0>
 80017a2:	2301      	movs	r3, #1
 80017a4:	e000      	b.n	80017a8 <HAL_GPIO_Init+0x1a0>
 80017a6:	2300      	movs	r3, #0
 80017a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017aa:	f002 0203 	and.w	r2, r2, #3
 80017ae:	0092      	lsls	r2, r2, #2
 80017b0:	4093      	lsls	r3, r2
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017b8:	493a      	ldr	r1, [pc, #232]	; (80018a4 <HAL_GPIO_Init+0x29c>)
 80017ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017bc:	089b      	lsrs	r3, r3, #2
 80017be:	3302      	adds	r3, #2
 80017c0:	68fa      	ldr	r2, [r7, #12]
 80017c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d006      	beq.n	80017e0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d2:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4938      	ldr	r1, [pc, #224]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	4313      	orrs	r3, r2
 80017dc:	600b      	str	r3, [r1, #0]
 80017de:	e006      	b.n	80017ee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017e0:	4b35      	ldr	r3, [pc, #212]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	43db      	mvns	r3, r3
 80017e8:	4933      	ldr	r1, [pc, #204]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 80017ea:	4013      	ands	r3, r2
 80017ec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d006      	beq.n	8001808 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017fa:	4b2f      	ldr	r3, [pc, #188]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	492e      	ldr	r1, [pc, #184]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	4313      	orrs	r3, r2
 8001804:	604b      	str	r3, [r1, #4]
 8001806:	e006      	b.n	8001816 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001808:	4b2b      	ldr	r3, [pc, #172]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 800180a:	685a      	ldr	r2, [r3, #4]
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	43db      	mvns	r3, r3
 8001810:	4929      	ldr	r1, [pc, #164]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 8001812:	4013      	ands	r3, r2
 8001814:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d006      	beq.n	8001830 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001822:	4b25      	ldr	r3, [pc, #148]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 8001824:	689a      	ldr	r2, [r3, #8]
 8001826:	4924      	ldr	r1, [pc, #144]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	4313      	orrs	r3, r2
 800182c:	608b      	str	r3, [r1, #8]
 800182e:	e006      	b.n	800183e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001830:	4b21      	ldr	r3, [pc, #132]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 8001832:	689a      	ldr	r2, [r3, #8]
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	43db      	mvns	r3, r3
 8001838:	491f      	ldr	r1, [pc, #124]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 800183a:	4013      	ands	r3, r2
 800183c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d006      	beq.n	8001858 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800184a:	4b1b      	ldr	r3, [pc, #108]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	491a      	ldr	r1, [pc, #104]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	4313      	orrs	r3, r2
 8001854:	60cb      	str	r3, [r1, #12]
 8001856:	e006      	b.n	8001866 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001858:	4b17      	ldr	r3, [pc, #92]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 800185a:	68da      	ldr	r2, [r3, #12]
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	43db      	mvns	r3, r3
 8001860:	4915      	ldr	r1, [pc, #84]	; (80018b8 <HAL_GPIO_Init+0x2b0>)
 8001862:	4013      	ands	r3, r2
 8001864:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001868:	3301      	adds	r3, #1
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001872:	fa22 f303 	lsr.w	r3, r2, r3
 8001876:	2b00      	cmp	r3, #0
 8001878:	f47f aed0 	bne.w	800161c <HAL_GPIO_Init+0x14>
  }
}
 800187c:	bf00      	nop
 800187e:	372c      	adds	r7, #44	; 0x2c
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	10210000 	.word	0x10210000
 800188c:	10110000 	.word	0x10110000
 8001890:	10120000 	.word	0x10120000
 8001894:	10310000 	.word	0x10310000
 8001898:	10320000 	.word	0x10320000
 800189c:	10220000 	.word	0x10220000
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010000 	.word	0x40010000
 80018a8:	40010800 	.word	0x40010800
 80018ac:	40010c00 	.word	0x40010c00
 80018b0:	40011000 	.word	0x40011000
 80018b4:	40011400 	.word	0x40011400
 80018b8:	40010400 	.word	0x40010400

080018bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	460b      	mov	r3, r1
 80018c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689a      	ldr	r2, [r3, #8]
 80018cc:	887b      	ldrh	r3, [r7, #2]
 80018ce:	4013      	ands	r3, r2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d002      	beq.n	80018da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018d4:	2301      	movs	r3, #1
 80018d6:	73fb      	strb	r3, [r7, #15]
 80018d8:	e001      	b.n	80018de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018da:	2300      	movs	r3, #0
 80018dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018de:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bc80      	pop	{r7}
 80018e8:	4770      	bx	lr

080018ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018ea:	b480      	push	{r7}
 80018ec:	b083      	sub	sp, #12
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
 80018f2:	460b      	mov	r3, r1
 80018f4:	807b      	strh	r3, [r7, #2]
 80018f6:	4613      	mov	r3, r2
 80018f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018fa:	787b      	ldrb	r3, [r7, #1]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001900:	887a      	ldrh	r2, [r7, #2]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001906:	e003      	b.n	8001910 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001908:	887b      	ldrh	r3, [r7, #2]
 800190a:	041a      	lsls	r2, r3, #16
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	611a      	str	r2, [r3, #16]
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr

0800191a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	460b      	mov	r3, r1
 8001924:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	68da      	ldr	r2, [r3, #12]
 800192a:	887b      	ldrh	r3, [r7, #2]
 800192c:	4013      	ands	r3, r2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001932:	887a      	ldrh	r2, [r7, #2]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001938:	e002      	b.n	8001940 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800193a:	887a      	ldrh	r2, [r7, #2]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	611a      	str	r2, [r3, #16]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
	...

0800194c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e26c      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	2b00      	cmp	r3, #0
 8001968:	f000 8087 	beq.w	8001a7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800196c:	4b92      	ldr	r3, [pc, #584]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 030c 	and.w	r3, r3, #12
 8001974:	2b04      	cmp	r3, #4
 8001976:	d00c      	beq.n	8001992 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001978:	4b8f      	ldr	r3, [pc, #572]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 030c 	and.w	r3, r3, #12
 8001980:	2b08      	cmp	r3, #8
 8001982:	d112      	bne.n	80019aa <HAL_RCC_OscConfig+0x5e>
 8001984:	4b8c      	ldr	r3, [pc, #560]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800198c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001990:	d10b      	bne.n	80019aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001992:	4b89      	ldr	r3, [pc, #548]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d06c      	beq.n	8001a78 <HAL_RCC_OscConfig+0x12c>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d168      	bne.n	8001a78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e246      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019b2:	d106      	bne.n	80019c2 <HAL_RCC_OscConfig+0x76>
 80019b4:	4b80      	ldr	r3, [pc, #512]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a7f      	ldr	r2, [pc, #508]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	e02e      	b.n	8001a20 <HAL_RCC_OscConfig+0xd4>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d10c      	bne.n	80019e4 <HAL_RCC_OscConfig+0x98>
 80019ca:	4b7b      	ldr	r3, [pc, #492]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a7a      	ldr	r2, [pc, #488]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	4b78      	ldr	r3, [pc, #480]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a77      	ldr	r2, [pc, #476]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019e0:	6013      	str	r3, [r2, #0]
 80019e2:	e01d      	b.n	8001a20 <HAL_RCC_OscConfig+0xd4>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019ec:	d10c      	bne.n	8001a08 <HAL_RCC_OscConfig+0xbc>
 80019ee:	4b72      	ldr	r3, [pc, #456]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a71      	ldr	r2, [pc, #452]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	4b6f      	ldr	r3, [pc, #444]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a6e      	ldr	r2, [pc, #440]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a04:	6013      	str	r3, [r2, #0]
 8001a06:	e00b      	b.n	8001a20 <HAL_RCC_OscConfig+0xd4>
 8001a08:	4b6b      	ldr	r3, [pc, #428]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a6a      	ldr	r2, [pc, #424]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a12:	6013      	str	r3, [r2, #0]
 8001a14:	4b68      	ldr	r3, [pc, #416]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a67      	ldr	r2, [pc, #412]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d013      	beq.n	8001a50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff f856 	bl	8000ad8 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a30:	f7ff f852 	bl	8000ad8 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b64      	cmp	r3, #100	; 0x64
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e1fa      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a42:	4b5d      	ldr	r3, [pc, #372]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f0      	beq.n	8001a30 <HAL_RCC_OscConfig+0xe4>
 8001a4e:	e014      	b.n	8001a7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a50:	f7ff f842 	bl	8000ad8 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a58:	f7ff f83e 	bl	8000ad8 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b64      	cmp	r3, #100	; 0x64
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e1e6      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a6a:	4b53      	ldr	r3, [pc, #332]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1f0      	bne.n	8001a58 <HAL_RCC_OscConfig+0x10c>
 8001a76:	e000      	b.n	8001a7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d063      	beq.n	8001b4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a86:	4b4c      	ldr	r3, [pc, #304]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d00b      	beq.n	8001aaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a92:	4b49      	ldr	r3, [pc, #292]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b08      	cmp	r3, #8
 8001a9c:	d11c      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x18c>
 8001a9e:	4b46      	ldr	r3, [pc, #280]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d116      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aaa:	4b43      	ldr	r3, [pc, #268]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d005      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x176>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d001      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e1ba      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac2:	4b3d      	ldr	r3, [pc, #244]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	00db      	lsls	r3, r3, #3
 8001ad0:	4939      	ldr	r1, [pc, #228]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ad6:	e03a      	b.n	8001b4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d020      	beq.n	8001b22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ae0:	4b36      	ldr	r3, [pc, #216]	; (8001bbc <HAL_RCC_OscConfig+0x270>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae6:	f7fe fff7 	bl	8000ad8 <HAL_GetTick>
 8001aea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aec:	e008      	b.n	8001b00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aee:	f7fe fff3 	bl	8000ad8 <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e19b      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b00:	4b2d      	ldr	r3, [pc, #180]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d0f0      	beq.n	8001aee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b0c:	4b2a      	ldr	r3, [pc, #168]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	4927      	ldr	r1, [pc, #156]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	600b      	str	r3, [r1, #0]
 8001b20:	e015      	b.n	8001b4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b22:	4b26      	ldr	r3, [pc, #152]	; (8001bbc <HAL_RCC_OscConfig+0x270>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b28:	f7fe ffd6 	bl	8000ad8 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b30:	f7fe ffd2 	bl	8000ad8 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e17a      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b42:	4b1d      	ldr	r3, [pc, #116]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1f0      	bne.n	8001b30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0308 	and.w	r3, r3, #8
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d03a      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d019      	beq.n	8001b96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b62:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <HAL_RCC_OscConfig+0x274>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b68:	f7fe ffb6 	bl	8000ad8 <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b70:	f7fe ffb2 	bl	8000ad8 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e15a      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d0f0      	beq.n	8001b70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b8e:	2001      	movs	r0, #1
 8001b90:	f000 fada 	bl	8002148 <RCC_Delay>
 8001b94:	e01c      	b.n	8001bd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <HAL_RCC_OscConfig+0x274>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9c:	f7fe ff9c 	bl	8000ad8 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba2:	e00f      	b.n	8001bc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba4:	f7fe ff98 	bl	8000ad8 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d908      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e140      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
 8001bb6:	bf00      	nop
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	42420000 	.word	0x42420000
 8001bc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc4:	4b9e      	ldr	r3, [pc, #632]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1e9      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f000 80a6 	beq.w	8001d2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bde:	2300      	movs	r3, #0
 8001be0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001be2:	4b97      	ldr	r3, [pc, #604]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10d      	bne.n	8001c0a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bee:	4b94      	ldr	r3, [pc, #592]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	4a93      	ldr	r2, [pc, #588]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf8:	61d3      	str	r3, [r2, #28]
 8001bfa:	4b91      	ldr	r3, [pc, #580]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c06:	2301      	movs	r3, #1
 8001c08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0a:	4b8e      	ldr	r3, [pc, #568]	; (8001e44 <HAL_RCC_OscConfig+0x4f8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d118      	bne.n	8001c48 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c16:	4b8b      	ldr	r3, [pc, #556]	; (8001e44 <HAL_RCC_OscConfig+0x4f8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a8a      	ldr	r2, [pc, #552]	; (8001e44 <HAL_RCC_OscConfig+0x4f8>)
 8001c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c22:	f7fe ff59 	bl	8000ad8 <HAL_GetTick>
 8001c26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c2a:	f7fe ff55 	bl	8000ad8 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b64      	cmp	r3, #100	; 0x64
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e0fd      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3c:	4b81      	ldr	r3, [pc, #516]	; (8001e44 <HAL_RCC_OscConfig+0x4f8>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0f0      	beq.n	8001c2a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d106      	bne.n	8001c5e <HAL_RCC_OscConfig+0x312>
 8001c50:	4b7b      	ldr	r3, [pc, #492]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c52:	6a1b      	ldr	r3, [r3, #32]
 8001c54:	4a7a      	ldr	r2, [pc, #488]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c56:	f043 0301 	orr.w	r3, r3, #1
 8001c5a:	6213      	str	r3, [r2, #32]
 8001c5c:	e02d      	b.n	8001cba <HAL_RCC_OscConfig+0x36e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10c      	bne.n	8001c80 <HAL_RCC_OscConfig+0x334>
 8001c66:	4b76      	ldr	r3, [pc, #472]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	4a75      	ldr	r2, [pc, #468]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c6c:	f023 0301 	bic.w	r3, r3, #1
 8001c70:	6213      	str	r3, [r2, #32]
 8001c72:	4b73      	ldr	r3, [pc, #460]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	4a72      	ldr	r2, [pc, #456]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c78:	f023 0304 	bic.w	r3, r3, #4
 8001c7c:	6213      	str	r3, [r2, #32]
 8001c7e:	e01c      	b.n	8001cba <HAL_RCC_OscConfig+0x36e>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	2b05      	cmp	r3, #5
 8001c86:	d10c      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x356>
 8001c88:	4b6d      	ldr	r3, [pc, #436]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	4a6c      	ldr	r2, [pc, #432]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	6213      	str	r3, [r2, #32]
 8001c94:	4b6a      	ldr	r3, [pc, #424]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	4a69      	ldr	r2, [pc, #420]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	6213      	str	r3, [r2, #32]
 8001ca0:	e00b      	b.n	8001cba <HAL_RCC_OscConfig+0x36e>
 8001ca2:	4b67      	ldr	r3, [pc, #412]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	4a66      	ldr	r2, [pc, #408]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	f023 0301 	bic.w	r3, r3, #1
 8001cac:	6213      	str	r3, [r2, #32]
 8001cae:	4b64      	ldr	r3, [pc, #400]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
 8001cb2:	4a63      	ldr	r2, [pc, #396]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001cb4:	f023 0304 	bic.w	r3, r3, #4
 8001cb8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d015      	beq.n	8001cee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc2:	f7fe ff09 	bl	8000ad8 <HAL_GetTick>
 8001cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc8:	e00a      	b.n	8001ce0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cca:	f7fe ff05 	bl	8000ad8 <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e0ab      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce0:	4b57      	ldr	r3, [pc, #348]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0ee      	beq.n	8001cca <HAL_RCC_OscConfig+0x37e>
 8001cec:	e014      	b.n	8001d18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cee:	f7fe fef3 	bl	8000ad8 <HAL_GetTick>
 8001cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf4:	e00a      	b.n	8001d0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf6:	f7fe feef 	bl	8000ad8 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e095      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d0c:	4b4c      	ldr	r3, [pc, #304]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d1ee      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d18:	7dfb      	ldrb	r3, [r7, #23]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d105      	bne.n	8001d2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d1e:	4b48      	ldr	r3, [pc, #288]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	4a47      	ldr	r2, [pc, #284]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	69db      	ldr	r3, [r3, #28]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 8081 	beq.w	8001e36 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d34:	4b42      	ldr	r3, [pc, #264]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 030c 	and.w	r3, r3, #12
 8001d3c:	2b08      	cmp	r3, #8
 8001d3e:	d061      	beq.n	8001e04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d146      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d48:	4b3f      	ldr	r3, [pc, #252]	; (8001e48 <HAL_RCC_OscConfig+0x4fc>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4e:	f7fe fec3 	bl	8000ad8 <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d56:	f7fe febf 	bl	8000ad8 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e067      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d68:	4b35      	ldr	r3, [pc, #212]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1f0      	bne.n	8001d56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d7c:	d108      	bne.n	8001d90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d7e:	4b30      	ldr	r3, [pc, #192]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	492d      	ldr	r1, [pc, #180]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d90:	4b2b      	ldr	r3, [pc, #172]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a19      	ldr	r1, [r3, #32]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da0:	430b      	orrs	r3, r1
 8001da2:	4927      	ldr	r1, [pc, #156]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001da8:	4b27      	ldr	r3, [pc, #156]	; (8001e48 <HAL_RCC_OscConfig+0x4fc>)
 8001daa:	2201      	movs	r2, #1
 8001dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dae:	f7fe fe93 	bl	8000ad8 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001db4:	e008      	b.n	8001dc8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db6:	f7fe fe8f 	bl	8000ad8 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e037      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d0f0      	beq.n	8001db6 <HAL_RCC_OscConfig+0x46a>
 8001dd4:	e02f      	b.n	8001e36 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dd6:	4b1c      	ldr	r3, [pc, #112]	; (8001e48 <HAL_RCC_OscConfig+0x4fc>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ddc:	f7fe fe7c 	bl	8000ad8 <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de4:	f7fe fe78 	bl	8000ad8 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e020      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001df6:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1f0      	bne.n	8001de4 <HAL_RCC_OscConfig+0x498>
 8001e02:	e018      	b.n	8001e36 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69db      	ldr	r3, [r3, #28]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e013      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e10:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <HAL_RCC_OscConfig+0x4f4>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d106      	bne.n	8001e32 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d001      	beq.n	8001e36 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40007000 	.word	0x40007000
 8001e48:	42420060 	.word	0x42420060

08001e4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e0d0      	b.n	8002002 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e60:	4b6a      	ldr	r3, [pc, #424]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d910      	bls.n	8001e90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6e:	4b67      	ldr	r3, [pc, #412]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f023 0207 	bic.w	r2, r3, #7
 8001e76:	4965      	ldr	r1, [pc, #404]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e7e:	4b63      	ldr	r3, [pc, #396]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	683a      	ldr	r2, [r7, #0]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d001      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e0b8      	b.n	8002002 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d020      	beq.n	8001ede <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d005      	beq.n	8001eb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ea8:	4b59      	ldr	r3, [pc, #356]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	4a58      	ldr	r2, [pc, #352]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001eae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001eb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0308 	and.w	r3, r3, #8
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d005      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ec0:	4b53      	ldr	r3, [pc, #332]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	4a52      	ldr	r2, [pc, #328]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001eca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ecc:	4b50      	ldr	r3, [pc, #320]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	494d      	ldr	r1, [pc, #308]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001eda:	4313      	orrs	r3, r2
 8001edc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d040      	beq.n	8001f6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d107      	bne.n	8001f02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef2:	4b47      	ldr	r3, [pc, #284]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d115      	bne.n	8001f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e07f      	b.n	8002002 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d107      	bne.n	8001f1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f0a:	4b41      	ldr	r3, [pc, #260]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d109      	bne.n	8001f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e073      	b.n	8002002 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f1a:	4b3d      	ldr	r3, [pc, #244]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e06b      	b.n	8002002 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f2a:	4b39      	ldr	r3, [pc, #228]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f023 0203 	bic.w	r2, r3, #3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	4936      	ldr	r1, [pc, #216]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f3c:	f7fe fdcc 	bl	8000ad8 <HAL_GetTick>
 8001f40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f42:	e00a      	b.n	8001f5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f44:	f7fe fdc8 	bl	8000ad8 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e053      	b.n	8002002 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f5a:	4b2d      	ldr	r3, [pc, #180]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f003 020c 	and.w	r2, r3, #12
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d1eb      	bne.n	8001f44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f6c:	4b27      	ldr	r3, [pc, #156]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d210      	bcs.n	8001f9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f7a:	4b24      	ldr	r3, [pc, #144]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 0207 	bic.w	r2, r3, #7
 8001f82:	4922      	ldr	r1, [pc, #136]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f8a:	4b20      	ldr	r3, [pc, #128]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d001      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e032      	b.n	8002002 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d008      	beq.n	8001fba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fa8:	4b19      	ldr	r3, [pc, #100]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	4916      	ldr	r1, [pc, #88]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0308 	and.w	r3, r3, #8
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d009      	beq.n	8001fda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fc6:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	00db      	lsls	r3, r3, #3
 8001fd4:	490e      	ldr	r1, [pc, #56]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fda:	f000 f821 	bl	8002020 <HAL_RCC_GetSysClockFreq>
 8001fde:	4601      	mov	r1, r0
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	091b      	lsrs	r3, r3, #4
 8001fe6:	f003 030f 	and.w	r3, r3, #15
 8001fea:	4a0a      	ldr	r2, [pc, #40]	; (8002014 <HAL_RCC_ClockConfig+0x1c8>)
 8001fec:	5cd3      	ldrb	r3, [r2, r3]
 8001fee:	fa21 f303 	lsr.w	r3, r1, r3
 8001ff2:	4a09      	ldr	r2, [pc, #36]	; (8002018 <HAL_RCC_ClockConfig+0x1cc>)
 8001ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ff6:	4b09      	ldr	r3, [pc, #36]	; (800201c <HAL_RCC_ClockConfig+0x1d0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7fe fd2a 	bl	8000a54 <HAL_InitTick>

  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40022000 	.word	0x40022000
 8002010:	40021000 	.word	0x40021000
 8002014:	08008e6c 	.word	0x08008e6c
 8002018:	20000020 	.word	0x20000020
 800201c:	20000018 	.word	0x20000018

08002020 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002020:	b490      	push	{r4, r7}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002026:	4b2a      	ldr	r3, [pc, #168]	; (80020d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002028:	1d3c      	adds	r4, r7, #4
 800202a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800202c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002030:	4b28      	ldr	r3, [pc, #160]	; (80020d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
 800203a:	2300      	movs	r3, #0
 800203c:	61bb      	str	r3, [r7, #24]
 800203e:	2300      	movs	r3, #0
 8002040:	627b      	str	r3, [r7, #36]	; 0x24
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002046:	2300      	movs	r3, #0
 8002048:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800204a:	4b23      	ldr	r3, [pc, #140]	; (80020d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 030c 	and.w	r3, r3, #12
 8002056:	2b04      	cmp	r3, #4
 8002058:	d002      	beq.n	8002060 <HAL_RCC_GetSysClockFreq+0x40>
 800205a:	2b08      	cmp	r3, #8
 800205c:	d003      	beq.n	8002066 <HAL_RCC_GetSysClockFreq+0x46>
 800205e:	e02d      	b.n	80020bc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002060:	4b1e      	ldr	r3, [pc, #120]	; (80020dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002062:	623b      	str	r3, [r7, #32]
      break;
 8002064:	e02d      	b.n	80020c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	0c9b      	lsrs	r3, r3, #18
 800206a:	f003 030f 	and.w	r3, r3, #15
 800206e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002072:	4413      	add	r3, r2
 8002074:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002078:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d013      	beq.n	80020ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002084:	4b14      	ldr	r3, [pc, #80]	; (80020d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	0c5b      	lsrs	r3, r3, #17
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002092:	4413      	add	r3, r2
 8002094:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002098:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	4a0f      	ldr	r2, [pc, #60]	; (80020dc <HAL_RCC_GetSysClockFreq+0xbc>)
 800209e:	fb02 f203 	mul.w	r2, r2, r3
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
 80020aa:	e004      	b.n	80020b6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	4a0c      	ldr	r2, [pc, #48]	; (80020e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020b0:	fb02 f303 	mul.w	r3, r2, r3
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	623b      	str	r3, [r7, #32]
      break;
 80020ba:	e002      	b.n	80020c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020bc:	4b07      	ldr	r3, [pc, #28]	; (80020dc <HAL_RCC_GetSysClockFreq+0xbc>)
 80020be:	623b      	str	r3, [r7, #32]
      break;
 80020c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020c2:	6a3b      	ldr	r3, [r7, #32]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3728      	adds	r7, #40	; 0x28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc90      	pop	{r4, r7}
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	080065bc 	.word	0x080065bc
 80020d4:	080065cc 	.word	0x080065cc
 80020d8:	40021000 	.word	0x40021000
 80020dc:	007a1200 	.word	0x007a1200
 80020e0:	003d0900 	.word	0x003d0900

080020e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e8:	4b02      	ldr	r3, [pc, #8]	; (80020f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80020ea:	681b      	ldr	r3, [r3, #0]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr
 80020f4:	20000020 	.word	0x20000020

080020f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020fc:	f7ff fff2 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 8002100:	4601      	mov	r1, r0
 8002102:	4b05      	ldr	r3, [pc, #20]	; (8002118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	0a1b      	lsrs	r3, r3, #8
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	4a03      	ldr	r2, [pc, #12]	; (800211c <HAL_RCC_GetPCLK1Freq+0x24>)
 800210e:	5cd3      	ldrb	r3, [r2, r3]
 8002110:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002114:	4618      	mov	r0, r3
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40021000 	.word	0x40021000
 800211c:	08008e7c 	.word	0x08008e7c

08002120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002124:	f7ff ffde 	bl	80020e4 <HAL_RCC_GetHCLKFreq>
 8002128:	4601      	mov	r1, r0
 800212a:	4b05      	ldr	r3, [pc, #20]	; (8002140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	0adb      	lsrs	r3, r3, #11
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	4a03      	ldr	r2, [pc, #12]	; (8002144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002136:	5cd3      	ldrb	r3, [r2, r3]
 8002138:	fa21 f303 	lsr.w	r3, r1, r3
}
 800213c:	4618      	mov	r0, r3
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40021000 	.word	0x40021000
 8002144:	08008e7c 	.word	0x08008e7c

08002148 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002150:	4b0a      	ldr	r3, [pc, #40]	; (800217c <RCC_Delay+0x34>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a0a      	ldr	r2, [pc, #40]	; (8002180 <RCC_Delay+0x38>)
 8002156:	fba2 2303 	umull	r2, r3, r2, r3
 800215a:	0a5b      	lsrs	r3, r3, #9
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	fb02 f303 	mul.w	r3, r2, r3
 8002162:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002164:	bf00      	nop
  }
  while (Delay --);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1e5a      	subs	r2, r3, #1
 800216a:	60fa      	str	r2, [r7, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1f9      	bne.n	8002164 <RCC_Delay+0x1c>
}
 8002170:	bf00      	nop
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	20000020 	.word	0x20000020
 8002180:	10624dd3 	.word	0x10624dd3

08002184 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d07d      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80021a0:	2300      	movs	r3, #0
 80021a2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021a4:	4b4f      	ldr	r3, [pc, #316]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021a6:	69db      	ldr	r3, [r3, #28]
 80021a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10d      	bne.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021b0:	4b4c      	ldr	r3, [pc, #304]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	4a4b      	ldr	r2, [pc, #300]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ba:	61d3      	str	r3, [r2, #28]
 80021bc:	4b49      	ldr	r3, [pc, #292]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c4:	60bb      	str	r3, [r7, #8]
 80021c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021c8:	2301      	movs	r3, #1
 80021ca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021cc:	4b46      	ldr	r3, [pc, #280]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d118      	bne.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021d8:	4b43      	ldr	r3, [pc, #268]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a42      	ldr	r2, [pc, #264]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021e4:	f7fe fc78 	bl	8000ad8 <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ea:	e008      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ec:	f7fe fc74 	bl	8000ad8 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b64      	cmp	r3, #100	; 0x64
 80021f8:	d901      	bls.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e06d      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021fe:	4b3a      	ldr	r3, [pc, #232]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002206:	2b00      	cmp	r3, #0
 8002208:	d0f0      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800220a:	4b36      	ldr	r3, [pc, #216]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002212:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d02e      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	429a      	cmp	r2, r3
 8002226:	d027      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002228:	4b2e      	ldr	r3, [pc, #184]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002230:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002232:	4b2e      	ldr	r3, [pc, #184]	; (80022ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002234:	2201      	movs	r2, #1
 8002236:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002238:	4b2c      	ldr	r3, [pc, #176]	; (80022ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800223e:	4a29      	ldr	r2, [pc, #164]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b00      	cmp	r3, #0
 800224c:	d014      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224e:	f7fe fc43 	bl	8000ad8 <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002254:	e00a      	b.n	800226c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002256:	f7fe fc3f 	bl	8000ad8 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	f241 3288 	movw	r2, #5000	; 0x1388
 8002264:	4293      	cmp	r3, r2
 8002266:	d901      	bls.n	800226c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e036      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800226c:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0ee      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002278:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4917      	ldr	r1, [pc, #92]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002286:	4313      	orrs	r3, r2
 8002288:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800228a:	7dfb      	ldrb	r3, [r7, #23]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d105      	bne.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002290:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002292:	69db      	ldr	r3, [r3, #28]
 8002294:	4a13      	ldr	r2, [pc, #76]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002296:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800229a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d008      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022a8:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	490b      	ldr	r1, [pc, #44]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d008      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022c6:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	4904      	ldr	r1, [pc, #16]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3718      	adds	r7, #24
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40007000 	.word	0x40007000
 80022ec:	42420440 	.word	0x42420440

080022f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e01d      	b.n	800233e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d106      	bne.n	800231c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f003 fb2c 	bl	8005974 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2202      	movs	r2, #2
 8002320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3304      	adds	r3, #4
 800232c:	4619      	mov	r1, r3
 800232e:	4610      	mov	r0, r2
 8002330:	f000 fb3c 	bl	80029ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002346:	b480      	push	{r7}
 8002348:	b085      	sub	sp, #20
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2b06      	cmp	r3, #6
 800236e:	d007      	beq.n	8002380 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f042 0201 	orr.w	r2, r2, #1
 800237e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e01d      	b.n	80023da <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d106      	bne.n	80023b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 f815 	bl	80023e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2202      	movs	r2, #2
 80023bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3304      	adds	r3, #4
 80023c8:	4619      	mov	r1, r3
 80023ca:	4610      	mov	r0, r2
 80023cc:	f000 faee 	bl	80029ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2201      	movs	r2, #1
 8002404:	6839      	ldr	r1, [r7, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f000 fd50 	bl	8002eac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a10      	ldr	r2, [pc, #64]	; (8002454 <HAL_TIM_PWM_Start+0x60>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d107      	bne.n	8002426 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002424:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b06      	cmp	r3, #6
 8002436:	d007      	beq.n	8002448 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0201 	orr.w	r2, r2, #1
 8002446:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40012c00 	.word	0x40012c00

08002458 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b02      	cmp	r3, #2
 800246c:	d122      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b02      	cmp	r3, #2
 800247a:	d11b      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f06f 0202 	mvn.w	r2, #2
 8002484:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2201      	movs	r2, #1
 800248a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f003 0303 	and.w	r3, r3, #3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 fa6a 	bl	8002974 <HAL_TIM_IC_CaptureCallback>
 80024a0:	e005      	b.n	80024ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 fa5d 	bl	8002962 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 fa6c 	bl	8002986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d122      	bne.n	8002508 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b04      	cmp	r3, #4
 80024ce:	d11b      	bne.n	8002508 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0204 	mvn.w	r2, #4
 80024d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2202      	movs	r2, #2
 80024de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 fa40 	bl	8002974 <HAL_TIM_IC_CaptureCallback>
 80024f4:	e005      	b.n	8002502 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fa33 	bl	8002962 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 fa42 	bl	8002986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	2b08      	cmp	r3, #8
 8002514:	d122      	bne.n	800255c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	f003 0308 	and.w	r3, r3, #8
 8002520:	2b08      	cmp	r3, #8
 8002522:	d11b      	bne.n	800255c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f06f 0208 	mvn.w	r2, #8
 800252c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2204      	movs	r2, #4
 8002532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 fa16 	bl	8002974 <HAL_TIM_IC_CaptureCallback>
 8002548:	e005      	b.n	8002556 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 fa09 	bl	8002962 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 fa18 	bl	8002986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	f003 0310 	and.w	r3, r3, #16
 8002566:	2b10      	cmp	r3, #16
 8002568:	d122      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	2b10      	cmp	r3, #16
 8002576:	d11b      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f06f 0210 	mvn.w	r2, #16
 8002580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2208      	movs	r2, #8
 8002586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f9ec 	bl	8002974 <HAL_TIM_IC_CaptureCallback>
 800259c:	e005      	b.n	80025aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f9df 	bl	8002962 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 f9ee 	bl	8002986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d10e      	bne.n	80025dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d107      	bne.n	80025dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0201 	mvn.w	r2, #1
 80025d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f002 fdc2 	bl	8005160 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e6:	2b80      	cmp	r3, #128	; 0x80
 80025e8:	d10e      	bne.n	8002608 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025f4:	2b80      	cmp	r3, #128	; 0x80
 80025f6:	d107      	bne.n	8002608 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 fcc3 	bl	8002f8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002612:	2b40      	cmp	r3, #64	; 0x40
 8002614:	d10e      	bne.n	8002634 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002620:	2b40      	cmp	r3, #64	; 0x40
 8002622:	d107      	bne.n	8002634 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800262c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f9b2 	bl	8002998 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f003 0320 	and.w	r3, r3, #32
 800263e:	2b20      	cmp	r3, #32
 8002640:	d10e      	bne.n	8002660 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0320 	and.w	r3, r3, #32
 800264c:	2b20      	cmp	r3, #32
 800264e:	d107      	bne.n	8002660 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f06f 0220 	mvn.w	r2, #32
 8002658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 fc8e 	bl	8002f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002660:	bf00      	nop
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800267a:	2b01      	cmp	r3, #1
 800267c:	d101      	bne.n	8002682 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800267e:	2302      	movs	r3, #2
 8002680:	e0b4      	b.n	80027ec <HAL_TIM_PWM_ConfigChannel+0x184>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2202      	movs	r2, #2
 800268e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b0c      	cmp	r3, #12
 8002696:	f200 809f 	bhi.w	80027d8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800269a:	a201      	add	r2, pc, #4	; (adr r2, 80026a0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800269c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a0:	080026d5 	.word	0x080026d5
 80026a4:	080027d9 	.word	0x080027d9
 80026a8:	080027d9 	.word	0x080027d9
 80026ac:	080027d9 	.word	0x080027d9
 80026b0:	08002715 	.word	0x08002715
 80026b4:	080027d9 	.word	0x080027d9
 80026b8:	080027d9 	.word	0x080027d9
 80026bc:	080027d9 	.word	0x080027d9
 80026c0:	08002757 	.word	0x08002757
 80026c4:	080027d9 	.word	0x080027d9
 80026c8:	080027d9 	.word	0x080027d9
 80026cc:	080027d9 	.word	0x080027d9
 80026d0:	08002797 	.word	0x08002797
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f9c8 	bl	8002a70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	699a      	ldr	r2, [r3, #24]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0208 	orr.w	r2, r2, #8
 80026ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699a      	ldr	r2, [r3, #24]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0204 	bic.w	r2, r2, #4
 80026fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6999      	ldr	r1, [r3, #24]
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	691a      	ldr	r2, [r3, #16]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	619a      	str	r2, [r3, #24]
      break;
 8002712:	e062      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68b9      	ldr	r1, [r7, #8]
 800271a:	4618      	mov	r0, r3
 800271c:	f000 fa0e 	bl	8002b3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	699a      	ldr	r2, [r3, #24]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800272e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699a      	ldr	r2, [r3, #24]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800273e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6999      	ldr	r1, [r3, #24]
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	021a      	lsls	r2, r3, #8
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	619a      	str	r2, [r3, #24]
      break;
 8002754:	e041      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68b9      	ldr	r1, [r7, #8]
 800275c:	4618      	mov	r0, r3
 800275e:	f000 fa57 	bl	8002c10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	69da      	ldr	r2, [r3, #28]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f042 0208 	orr.w	r2, r2, #8
 8002770:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	69da      	ldr	r2, [r3, #28]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 0204 	bic.w	r2, r2, #4
 8002780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	69d9      	ldr	r1, [r3, #28]
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	691a      	ldr	r2, [r3, #16]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	61da      	str	r2, [r3, #28]
      break;
 8002794:	e021      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68b9      	ldr	r1, [r7, #8]
 800279c:	4618      	mov	r0, r3
 800279e:	f000 faa1 	bl	8002ce4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	69da      	ldr	r2, [r3, #28]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	69da      	ldr	r2, [r3, #28]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	69d9      	ldr	r1, [r3, #28]
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	021a      	lsls	r2, r3, #8
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	61da      	str	r2, [r3, #28]
      break;
 80027d6:	e000      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80027d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_TIM_ConfigClockSource+0x18>
 8002808:	2302      	movs	r3, #2
 800280a:	e0a6      	b.n	800295a <HAL_TIM_ConfigClockSource+0x166>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800282a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002832:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b40      	cmp	r3, #64	; 0x40
 8002842:	d067      	beq.n	8002914 <HAL_TIM_ConfigClockSource+0x120>
 8002844:	2b40      	cmp	r3, #64	; 0x40
 8002846:	d80b      	bhi.n	8002860 <HAL_TIM_ConfigClockSource+0x6c>
 8002848:	2b10      	cmp	r3, #16
 800284a:	d073      	beq.n	8002934 <HAL_TIM_ConfigClockSource+0x140>
 800284c:	2b10      	cmp	r3, #16
 800284e:	d802      	bhi.n	8002856 <HAL_TIM_ConfigClockSource+0x62>
 8002850:	2b00      	cmp	r3, #0
 8002852:	d06f      	beq.n	8002934 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002854:	e078      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002856:	2b20      	cmp	r3, #32
 8002858:	d06c      	beq.n	8002934 <HAL_TIM_ConfigClockSource+0x140>
 800285a:	2b30      	cmp	r3, #48	; 0x30
 800285c:	d06a      	beq.n	8002934 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800285e:	e073      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002860:	2b70      	cmp	r3, #112	; 0x70
 8002862:	d00d      	beq.n	8002880 <HAL_TIM_ConfigClockSource+0x8c>
 8002864:	2b70      	cmp	r3, #112	; 0x70
 8002866:	d804      	bhi.n	8002872 <HAL_TIM_ConfigClockSource+0x7e>
 8002868:	2b50      	cmp	r3, #80	; 0x50
 800286a:	d033      	beq.n	80028d4 <HAL_TIM_ConfigClockSource+0xe0>
 800286c:	2b60      	cmp	r3, #96	; 0x60
 800286e:	d041      	beq.n	80028f4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002870:	e06a      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002876:	d066      	beq.n	8002946 <HAL_TIM_ConfigClockSource+0x152>
 8002878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800287c:	d017      	beq.n	80028ae <HAL_TIM_ConfigClockSource+0xba>
      break;
 800287e:	e063      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	6899      	ldr	r1, [r3, #8]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	f000 faed 	bl	8002e6e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028a2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	609a      	str	r2, [r3, #8]
      break;
 80028ac:	e04c      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6899      	ldr	r1, [r3, #8]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	f000 fad6 	bl	8002e6e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028d0:	609a      	str	r2, [r3, #8]
      break;
 80028d2:	e039      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6818      	ldr	r0, [r3, #0]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	6859      	ldr	r1, [r3, #4]
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	461a      	mov	r2, r3
 80028e2:	f000 fa4d 	bl	8002d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2150      	movs	r1, #80	; 0x50
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 faa4 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 80028f2:	e029      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6818      	ldr	r0, [r3, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	6859      	ldr	r1, [r3, #4]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	461a      	mov	r2, r3
 8002902:	f000 fa6b 	bl	8002ddc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2160      	movs	r1, #96	; 0x60
 800290c:	4618      	mov	r0, r3
 800290e:	f000 fa94 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 8002912:	e019      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6818      	ldr	r0, [r3, #0]
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	6859      	ldr	r1, [r3, #4]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	461a      	mov	r2, r3
 8002922:	f000 fa2d 	bl	8002d80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2140      	movs	r1, #64	; 0x40
 800292c:	4618      	mov	r0, r3
 800292e:	f000 fa84 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 8002932:	e009      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4619      	mov	r1, r3
 800293e:	4610      	mov	r0, r2
 8002940:	f000 fa7b 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 8002944:	e000      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002946:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr

08002986 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002986:	b480      	push	{r7}
 8002988:	b083      	sub	sp, #12
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800298e:	bf00      	nop
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029a0:	bf00      	nop
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr
	...

080029ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a29      	ldr	r2, [pc, #164]	; (8002a64 <TIM_Base_SetConfig+0xb8>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d00b      	beq.n	80029dc <TIM_Base_SetConfig+0x30>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ca:	d007      	beq.n	80029dc <TIM_Base_SetConfig+0x30>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a26      	ldr	r2, [pc, #152]	; (8002a68 <TIM_Base_SetConfig+0xbc>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d003      	beq.n	80029dc <TIM_Base_SetConfig+0x30>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a25      	ldr	r2, [pc, #148]	; (8002a6c <TIM_Base_SetConfig+0xc0>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d108      	bne.n	80029ee <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a1c      	ldr	r2, [pc, #112]	; (8002a64 <TIM_Base_SetConfig+0xb8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d00b      	beq.n	8002a0e <TIM_Base_SetConfig+0x62>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fc:	d007      	beq.n	8002a0e <TIM_Base_SetConfig+0x62>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a19      	ldr	r2, [pc, #100]	; (8002a68 <TIM_Base_SetConfig+0xbc>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d003      	beq.n	8002a0e <TIM_Base_SetConfig+0x62>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a18      	ldr	r2, [pc, #96]	; (8002a6c <TIM_Base_SetConfig+0xc0>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d108      	bne.n	8002a20 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a07      	ldr	r2, [pc, #28]	; (8002a64 <TIM_Base_SetConfig+0xb8>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d103      	bne.n	8002a54 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	691a      	ldr	r2, [r3, #16]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	615a      	str	r2, [r3, #20]
}
 8002a5a:	bf00      	nop
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr
 8002a64:	40012c00 	.word	0x40012c00
 8002a68:	40000400 	.word	0x40000400
 8002a6c:	40000800 	.word	0x40000800

08002a70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	f023 0201 	bic.w	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f023 0303 	bic.w	r3, r3, #3
 8002aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	f023 0302 	bic.w	r3, r3, #2
 8002ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a1c      	ldr	r2, [pc, #112]	; (8002b38 <TIM_OC1_SetConfig+0xc8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d10c      	bne.n	8002ae6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	f023 0308 	bic.w	r3, r3, #8
 8002ad2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	f023 0304 	bic.w	r3, r3, #4
 8002ae4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a13      	ldr	r2, [pc, #76]	; (8002b38 <TIM_OC1_SetConfig+0xc8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d111      	bne.n	8002b12 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685a      	ldr	r2, [r3, #4]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	697a      	ldr	r2, [r7, #20]
 8002b2a:	621a      	str	r2, [r3, #32]
}
 8002b2c:	bf00      	nop
 8002b2e:	371c      	adds	r7, #28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40012c00 	.word	0x40012c00

08002b3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b087      	sub	sp, #28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	f023 0210 	bic.w	r2, r3, #16
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	021b      	lsls	r3, r3, #8
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f023 0320 	bic.w	r3, r3, #32
 8002b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	011b      	lsls	r3, r3, #4
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a1d      	ldr	r2, [pc, #116]	; (8002c0c <TIM_OC2_SetConfig+0xd0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d10d      	bne.n	8002bb8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a14      	ldr	r2, [pc, #80]	; (8002c0c <TIM_OC2_SetConfig+0xd0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d113      	bne.n	8002be8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002bce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685a      	ldr	r2, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	621a      	str	r2, [r3, #32]
}
 8002c02:	bf00      	nop
 8002c04:	371c      	adds	r7, #28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr
 8002c0c:	40012c00 	.word	0x40012c00

08002c10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b087      	sub	sp, #28
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f023 0303 	bic.w	r3, r3, #3
 8002c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	021b      	lsls	r3, r3, #8
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a1d      	ldr	r2, [pc, #116]	; (8002ce0 <TIM_OC3_SetConfig+0xd0>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d10d      	bne.n	8002c8a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	021b      	lsls	r3, r3, #8
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a14      	ldr	r2, [pc, #80]	; (8002ce0 <TIM_OC3_SetConfig+0xd0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d113      	bne.n	8002cba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	695b      	ldr	r3, [r3, #20]
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	621a      	str	r2, [r3, #32]
}
 8002cd4:	bf00      	nop
 8002cd6:	371c      	adds	r7, #28
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc80      	pop	{r7}
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	40012c00 	.word	0x40012c00

08002ce4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b087      	sub	sp, #28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	031b      	lsls	r3, r3, #12
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a0f      	ldr	r2, [pc, #60]	; (8002d7c <TIM_OC4_SetConfig+0x98>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d109      	bne.n	8002d58 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	019b      	lsls	r3, r3, #6
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	621a      	str	r2, [r3, #32]
}
 8002d72:	bf00      	nop
 8002d74:	371c      	adds	r7, #28
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr
 8002d7c:	40012c00 	.word	0x40012c00

08002d80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b087      	sub	sp, #28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	f023 0201 	bic.w	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002daa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f023 030a 	bic.w	r3, r3, #10
 8002dbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	621a      	str	r2, [r3, #32]
}
 8002dd2:	bf00      	nop
 8002dd4:	371c      	adds	r7, #28
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	f023 0210 	bic.w	r2, r3, #16
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e06:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	031b      	lsls	r3, r3, #12
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e18:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	011b      	lsls	r3, r3, #4
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	621a      	str	r2, [r3, #32]
}
 8002e30:	bf00      	nop
 8002e32:	371c      	adds	r7, #28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr

08002e3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b085      	sub	sp, #20
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
 8002e42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f043 0307 	orr.w	r3, r3, #7
 8002e5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	609a      	str	r2, [r3, #8]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr

08002e6e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b087      	sub	sp, #28
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	60f8      	str	r0, [r7, #12]
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e88:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	021a      	lsls	r2, r3, #8
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	431a      	orrs	r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	609a      	str	r2, [r3, #8]
}
 8002ea2:	bf00      	nop
 8002ea4:	371c      	adds	r7, #28
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f003 031f 	and.w	r3, r3, #31
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6a1a      	ldr	r2, [r3, #32]
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	401a      	ands	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6a1a      	ldr	r2, [r3, #32]
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	f003 031f 	and.w	r3, r3, #31
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	621a      	str	r2, [r3, #32]
}
 8002eea:	bf00      	nop
 8002eec:	371c      	adds	r7, #28
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bc80      	pop	{r7}
 8002ef2:	4770      	bx	lr

08002ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d101      	bne.n	8002f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f08:	2302      	movs	r3, #2
 8002f0a:	e032      	b.n	8002f72 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f44:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3714      	adds	r7, #20
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr

08002f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr

08002f8e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e03f      	b.n	8003032 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d106      	bne.n	8002fcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f002 fdf6 	bl	8005bb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2224      	movs	r2, #36	; 0x24
 8002fd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fe2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 faab 	bl	8003540 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	691a      	ldr	r2, [r3, #16]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ff8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	695a      	ldr	r2, [r3, #20]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003008:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003018:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2220      	movs	r2, #32
 8003024:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800303a:	b480      	push	{r7}
 800303c:	b085      	sub	sp, #20
 800303e:	af00      	add	r7, sp, #0
 8003040:	60f8      	str	r0, [r7, #12]
 8003042:	60b9      	str	r1, [r7, #8]
 8003044:	4613      	mov	r3, r2
 8003046:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b20      	cmp	r3, #32
 8003052:	d140      	bne.n	80030d6 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d002      	beq.n	8003060 <HAL_UART_Receive_IT+0x26>
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e039      	b.n	80030d8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_UART_Receive_IT+0x38>
 800306e:	2302      	movs	r3, #2
 8003070:	e032      	b.n	80030d8 <HAL_UART_Receive_IT+0x9e>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	88fa      	ldrh	r2, [r7, #6]
 8003084:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	88fa      	ldrh	r2, [r7, #6]
 800308a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2222      	movs	r2, #34	; 0x22
 8003096:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030b0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695a      	ldr	r2, [r3, #20]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0201 	orr.w	r2, r2, #1
 80030c0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68da      	ldr	r2, [r3, #12]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f042 0220 	orr.w	r2, r2, #32
 80030d0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80030d2:	2300      	movs	r3, #0
 80030d4:	e000      	b.n	80030d8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80030d6:	2302      	movs	r3, #2
  }
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3714      	adds	r7, #20
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr
	...

080030e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003104:	2300      	movs	r3, #0
 8003106:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003108:	2300      	movs	r3, #0
 800310a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10d      	bne.n	8003136 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	f003 0320 	and.w	r3, r3, #32
 8003120:	2b00      	cmp	r3, #0
 8003122:	d008      	beq.n	8003136 <HAL_UART_IRQHandler+0x52>
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	f003 0320 	and.w	r3, r3, #32
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f984 	bl	800343c <UART_Receive_IT>
      return;
 8003134:	e0cc      	b.n	80032d0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 80ab 	beq.w	8003294 <HAL_UART_IRQHandler+0x1b0>
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d105      	bne.n	8003154 <HAL_UART_IRQHandler+0x70>
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800314e:	2b00      	cmp	r3, #0
 8003150:	f000 80a0 	beq.w	8003294 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00a      	beq.n	8003174 <HAL_UART_IRQHandler+0x90>
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003164:	2b00      	cmp	r3, #0
 8003166:	d005      	beq.n	8003174 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316c:	f043 0201 	orr.w	r2, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00a      	beq.n	8003194 <HAL_UART_IRQHandler+0xb0>
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	2b00      	cmp	r3, #0
 8003186:	d005      	beq.n	8003194 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318c:	f043 0202 	orr.w	r2, r3, #2
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00a      	beq.n	80031b4 <HAL_UART_IRQHandler+0xd0>
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f003 0301 	and.w	r3, r3, #1
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ac:	f043 0204 	orr.w	r2, r3, #4
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <HAL_UART_IRQHandler+0xf0>
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d005      	beq.n	80031d4 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031cc:	f043 0208 	orr.w	r2, r3, #8
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d078      	beq.n	80032ce <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	f003 0320 	and.w	r3, r3, #32
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d007      	beq.n	80031f6 <HAL_UART_IRQHandler+0x112>
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	f003 0320 	and.w	r3, r3, #32
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f923 	bl	800343c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf14      	ite	ne
 8003204:	2301      	movne	r3, #1
 8003206:	2300      	moveq	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003210:	f003 0308 	and.w	r3, r3, #8
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <HAL_UART_IRQHandler+0x13a>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d031      	beq.n	8003282 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 f86e 	bl	8003300 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322e:	2b00      	cmp	r3, #0
 8003230:	d023      	beq.n	800327a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	695a      	ldr	r2, [r3, #20]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003240:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003246:	2b00      	cmp	r3, #0
 8003248:	d013      	beq.n	8003272 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324e:	4a22      	ldr	r2, [pc, #136]	; (80032d8 <HAL_UART_IRQHandler+0x1f4>)
 8003250:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003256:	4618      	mov	r0, r3
 8003258:	f7fd ff60 	bl	800111c <HAL_DMA_Abort_IT>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d016      	beq.n	8003290 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800326c:	4610      	mov	r0, r2
 800326e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003270:	e00e      	b.n	8003290 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 f83b 	bl	80032ee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003278:	e00a      	b.n	8003290 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f837 	bl	80032ee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003280:	e006      	b.n	8003290 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f833 	bl	80032ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800328e:	e01e      	b.n	80032ce <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003290:	bf00      	nop
    return;
 8003292:	e01c      	b.n	80032ce <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800329a:	2b00      	cmp	r3, #0
 800329c:	d008      	beq.n	80032b0 <HAL_UART_IRQHandler+0x1cc>
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d003      	beq.n	80032b0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f85a 	bl	8003362 <UART_Transmit_IT>
    return;
 80032ae:	e00f      	b.n	80032d0 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <HAL_UART_IRQHandler+0x1ec>
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d005      	beq.n	80032d0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 f8a1 	bl	800340c <UART_EndTransmit_IT>
    return;
 80032ca:	bf00      	nop
 80032cc:	e000      	b.n	80032d0 <HAL_UART_IRQHandler+0x1ec>
    return;
 80032ce:	bf00      	nop
  }
}
 80032d0:	3720      	adds	r7, #32
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	0800333b 	.word	0x0800333b

080032dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bc80      	pop	{r7}
 80032ec:	4770      	bx	lr

080032ee <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b083      	sub	sp, #12
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr

08003300 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68da      	ldr	r2, [r3, #12]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003316:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	695a      	ldr	r2, [r3, #20]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2220      	movs	r2, #32
 800332c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr

0800333a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b084      	sub	sp, #16
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f7ff ffca 	bl	80032ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800335a:	bf00      	nop
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003362:	b480      	push	{r7}
 8003364:	b085      	sub	sp, #20
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b21      	cmp	r3, #33	; 0x21
 8003374:	d144      	bne.n	8003400 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800337e:	d11a      	bne.n	80033b6 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	881b      	ldrh	r3, [r3, #0]
 800338a:	461a      	mov	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003394:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d105      	bne.n	80033aa <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	1c9a      	adds	r2, r3, #2
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	621a      	str	r2, [r3, #32]
 80033a8:	e00e      	b.n	80033c8 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	1c5a      	adds	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	621a      	str	r2, [r3, #32]
 80033b4:	e008      	b.n	80033c8 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	1c59      	adds	r1, r3, #1
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	6211      	str	r1, [r2, #32]
 80033c0:	781a      	ldrb	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	4619      	mov	r1, r3
 80033d6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10f      	bne.n	80033fc <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e000      	b.n	8003402 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003400:	2302      	movs	r3, #2
  }
}
 8003402:	4618      	mov	r0, r3
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr

0800340c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003422:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2220      	movs	r2, #32
 8003428:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7ff ff55 	bl	80032dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b22      	cmp	r3, #34	; 0x22
 800344e:	d171      	bne.n	8003534 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003458:	d123      	bne.n	80034a2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10e      	bne.n	8003486 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	b29b      	uxth	r3, r3
 8003470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347e:	1c9a      	adds	r2, r3, #2
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	629a      	str	r2, [r3, #40]	; 0x28
 8003484:	e029      	b.n	80034da <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	b29b      	uxth	r3, r3
 800348e:	b2db      	uxtb	r3, r3
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	629a      	str	r2, [r3, #40]	; 0x28
 80034a0:	e01b      	b.n	80034da <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10a      	bne.n	80034c0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6858      	ldr	r0, [r3, #4]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b4:	1c59      	adds	r1, r3, #1
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	6291      	str	r1, [r2, #40]	; 0x28
 80034ba:	b2c2      	uxtb	r2, r0
 80034bc:	701a      	strb	r2, [r3, #0]
 80034be:	e00c      	b.n	80034da <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034cc:	1c58      	adds	r0, r3, #1
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	6288      	str	r0, [r1, #40]	; 0x28
 80034d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034de:	b29b      	uxth	r3, r3
 80034e0:	3b01      	subs	r3, #1
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	4619      	mov	r1, r3
 80034e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d120      	bne.n	8003530 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 0220 	bic.w	r2, r2, #32
 80034fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800350c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695a      	ldr	r2, [r3, #20]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0201 	bic.w	r2, r2, #1
 800351c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2220      	movs	r2, #32
 8003522:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f001 fe2a 	bl	8005180 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800352c:	2300      	movs	r3, #0
 800352e:	e002      	b.n	8003536 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	e000      	b.n	8003536 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003534:	2302      	movs	r3, #2
  }
}
 8003536:	4618      	mov	r0, r3
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	4313      	orrs	r3, r2
 800356e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800357a:	f023 030c 	bic.w	r3, r3, #12
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6812      	ldr	r2, [r2, #0]
 8003582:	68f9      	ldr	r1, [r7, #12]
 8003584:	430b      	orrs	r3, r1
 8003586:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699a      	ldr	r2, [r3, #24]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a52      	ldr	r2, [pc, #328]	; (80036ec <UART_SetConfig+0x1ac>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d14e      	bne.n	8003646 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80035a8:	f7fe fdba 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 80035ac:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035ae:	68ba      	ldr	r2, [r7, #8]
 80035b0:	4613      	mov	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	4413      	add	r3, r2
 80035b6:	009a      	lsls	r2, r3, #2
 80035b8:	441a      	add	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c4:	4a4a      	ldr	r2, [pc, #296]	; (80036f0 <UART_SetConfig+0x1b0>)
 80035c6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ca:	095b      	lsrs	r3, r3, #5
 80035cc:	0119      	lsls	r1, r3, #4
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	4613      	mov	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	009a      	lsls	r2, r3, #2
 80035d8:	441a      	add	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80035e4:	4b42      	ldr	r3, [pc, #264]	; (80036f0 <UART_SetConfig+0x1b0>)
 80035e6:	fba3 0302 	umull	r0, r3, r3, r2
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	2064      	movs	r0, #100	; 0x64
 80035ee:	fb00 f303 	mul.w	r3, r0, r3
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	011b      	lsls	r3, r3, #4
 80035f6:	3332      	adds	r3, #50	; 0x32
 80035f8:	4a3d      	ldr	r2, [pc, #244]	; (80036f0 <UART_SetConfig+0x1b0>)
 80035fa:	fba2 2303 	umull	r2, r3, r2, r3
 80035fe:	095b      	lsrs	r3, r3, #5
 8003600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003604:	4419      	add	r1, r3
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	4613      	mov	r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	4413      	add	r3, r2
 800360e:	009a      	lsls	r2, r3, #2
 8003610:	441a      	add	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	fbb2 f2f3 	udiv	r2, r2, r3
 800361c:	4b34      	ldr	r3, [pc, #208]	; (80036f0 <UART_SetConfig+0x1b0>)
 800361e:	fba3 0302 	umull	r0, r3, r3, r2
 8003622:	095b      	lsrs	r3, r3, #5
 8003624:	2064      	movs	r0, #100	; 0x64
 8003626:	fb00 f303 	mul.w	r3, r0, r3
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	011b      	lsls	r3, r3, #4
 800362e:	3332      	adds	r3, #50	; 0x32
 8003630:	4a2f      	ldr	r2, [pc, #188]	; (80036f0 <UART_SetConfig+0x1b0>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	095b      	lsrs	r3, r3, #5
 8003638:	f003 020f 	and.w	r2, r3, #15
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	440a      	add	r2, r1
 8003642:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003644:	e04d      	b.n	80036e2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003646:	f7fe fd57 	bl	80020f8 <HAL_RCC_GetPCLK1Freq>
 800364a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	4613      	mov	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	4413      	add	r3, r2
 8003654:	009a      	lsls	r2, r3, #2
 8003656:	441a      	add	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003662:	4a23      	ldr	r2, [pc, #140]	; (80036f0 <UART_SetConfig+0x1b0>)
 8003664:	fba2 2303 	umull	r2, r3, r2, r3
 8003668:	095b      	lsrs	r3, r3, #5
 800366a:	0119      	lsls	r1, r3, #4
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	4613      	mov	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	4413      	add	r3, r2
 8003674:	009a      	lsls	r2, r3, #2
 8003676:	441a      	add	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003682:	4b1b      	ldr	r3, [pc, #108]	; (80036f0 <UART_SetConfig+0x1b0>)
 8003684:	fba3 0302 	umull	r0, r3, r3, r2
 8003688:	095b      	lsrs	r3, r3, #5
 800368a:	2064      	movs	r0, #100	; 0x64
 800368c:	fb00 f303 	mul.w	r3, r0, r3
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	011b      	lsls	r3, r3, #4
 8003694:	3332      	adds	r3, #50	; 0x32
 8003696:	4a16      	ldr	r2, [pc, #88]	; (80036f0 <UART_SetConfig+0x1b0>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	095b      	lsrs	r3, r3, #5
 800369e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036a2:	4419      	add	r1, r3
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	4613      	mov	r3, r2
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	4413      	add	r3, r2
 80036ac:	009a      	lsls	r2, r3, #2
 80036ae:	441a      	add	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80036ba:	4b0d      	ldr	r3, [pc, #52]	; (80036f0 <UART_SetConfig+0x1b0>)
 80036bc:	fba3 0302 	umull	r0, r3, r3, r2
 80036c0:	095b      	lsrs	r3, r3, #5
 80036c2:	2064      	movs	r0, #100	; 0x64
 80036c4:	fb00 f303 	mul.w	r3, r0, r3
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	3332      	adds	r3, #50	; 0x32
 80036ce:	4a08      	ldr	r2, [pc, #32]	; (80036f0 <UART_SetConfig+0x1b0>)
 80036d0:	fba2 2303 	umull	r2, r3, r2, r3
 80036d4:	095b      	lsrs	r3, r3, #5
 80036d6:	f003 020f 	and.w	r2, r3, #15
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	440a      	add	r2, r1
 80036e0:	609a      	str	r2, [r3, #8]
}
 80036e2:	bf00      	nop
 80036e4:	3710      	adds	r7, #16
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40013800 	.word	0x40013800
 80036f0:	51eb851f 	.word	0x51eb851f

080036f4 <FlashManager_PageAddress>:
/* Private variables ---------------------------------------------------------*/
uint32_t flash_temp_data[FLASH_PAGE_SIZE/4];

/* Private function -----------------------------------------------*/
uint32_t FlashManager_PageAddress(uint32_t address)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
	uint32_t begin_page_address;
	uint32_t offset_page_address;

	if(address>=SYSTEM_FLASH_ADDRESS_BEGIN && address<SYSTEM_FLASH_ADDRESS_END)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003702:	d30d      	bcc.n	8003720 <FlashManager_PageAddress+0x2c>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a09      	ldr	r2, [pc, #36]	; (800372c <FlashManager_PageAddress+0x38>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d809      	bhi.n	8003720 <FlashManager_PageAddress+0x2c>
	{
		offset_page_address=address%FLASH_PAGE_SIZE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003712:	60fb      	str	r3, [r7, #12]
		begin_page_address=address-offset_page_address;
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	60bb      	str	r3, [r7, #8]
		return begin_page_address;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	e000      	b.n	8003722 <FlashManager_PageAddress+0x2e>
	}
	else
		return FLASH_ERROR_ADDRESS;
 8003720:	2302      	movs	r3, #2
}
 8003722:	4618      	mov	r0, r3
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr
 800372c:	0800ffff 	.word	0x0800ffff

08003730 <FlashManager_ErasePage>:

/* Public function -----------------------------------------------*/
FlashManager_Error_Code FlashManager_ErasePage(uint32_t address)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b088      	sub	sp, #32
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	uint32_t errorcode;
	uint32_t SectorError = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitTypeDef EraseInitStruct;

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800373c:	2300      	movs	r3, #0
 800373e:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.Banks = FLASH_BANK_1;
 8003740:	2301      	movs	r3, #1
 8003742:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.PageAddress = FlashManager_PageAddress(address);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7ff ffd5 	bl	80036f4 <FlashManager_PageAddress>
 800374a:	4603      	mov	r3, r0
 800374c:	613b      	str	r3, [r7, #16]
	EraseInitStruct.NbPages = 1;
 800374e:	2301      	movs	r3, #1
 8003750:	617b      	str	r3, [r7, #20]

	errorcode=HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8003752:	f107 0218 	add.w	r2, r7, #24
 8003756:	f107 0308 	add.w	r3, r7, #8
 800375a:	4611      	mov	r1, r2
 800375c:	4618      	mov	r0, r3
 800375e:	f7fd feab 	bl	80014b8 <HAL_FLASHEx_Erase>
 8003762:	4603      	mov	r3, r0
 8003764:	61fb      	str	r3, [r7, #28]
	if(errorcode!=HAL_OK)
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <FlashManager_ErasePage+0x40>
		return FLASH_ERASE_ERROR;
 800376c:	2303      	movs	r3, #3
 800376e:	e000      	b.n	8003772 <FlashManager_ErasePage+0x42>
	else
		return FLASH_NO_ERROR;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3720      	adds	r7, #32
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <FlashManager_WriteMulti>:
	else
		return FLASH_ERROR_ADDRESS;
}

FlashManager_Error_Code FlashManager_WriteMulti(uint32_t address, uint32_t NbWord, uint32_t* data)
{
 800377c:	b590      	push	{r4, r7, lr}
 800377e:	b08b      	sub	sp, #44	; 0x2c
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
	uint32_t begin_page_address;
	uint32_t offset_page_address;
	uint32_t pWriteFlash;
	__IO uint32_t* pReadFlash;

	if(address>=SYSTEM_FLASH_ADDRESS_BEGIN && address<SYSTEM_FLASH_ADDRESS_END && address%4==0)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800378e:	d362      	bcc.n	8003856 <FlashManager_WriteMulti+0xda>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	4a33      	ldr	r2, [pc, #204]	; (8003860 <FlashManager_WriteMulti+0xe4>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d85e      	bhi.n	8003856 <FlashManager_WriteMulti+0xda>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d159      	bne.n	8003856 <FlashManager_WriteMulti+0xda>
	{
		offset_page_address=address%FLASH_PAGE_SIZE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037a8:	623b      	str	r3, [r7, #32]
		begin_page_address=address-offset_page_address;
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	6a3b      	ldr	r3, [r7, #32]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	61fb      	str	r3, [r7, #28]

		//Read page
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 80037b2:	2300      	movs	r3, #0
 80037b4:	627b      	str	r3, [r7, #36]	; 0x24
 80037b6:	e00d      	b.n	80037d4 <FlashManager_WriteMulti+0x58>
		{
			pReadFlash = begin_page_address+(cpt_address*4);
 80037b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ba:	009a      	lsls	r2, r3, #2
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	4413      	add	r3, r2
 80037c0:	617b      	str	r3, [r7, #20]
			flash_temp_data[cpt_address]=*pReadFlash;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	4927      	ldr	r1, [pc, #156]	; (8003864 <FlashManager_WriteMulti+0xe8>)
 80037c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	3301      	adds	r3, #1
 80037d2:	627b      	str	r3, [r7, #36]	; 0x24
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	2bff      	cmp	r3, #255	; 0xff
 80037d8:	d9ee      	bls.n	80037b8 <FlashManager_WriteMulti+0x3c>
		}

		//Erase page
		HAL_FLASH_Unlock();
 80037da:	f7fd fd85 	bl	80012e8 <HAL_FLASH_Unlock>
		FlashManager_ErasePage(address);
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f7ff ffa6 	bl	8003730 <FlashManager_ErasePage>

		//Change Data
		for(cpt_address=0; cpt_address<NbWord ;cpt_address++)
 80037e4:	2300      	movs	r3, #0
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
 80037e8:	e00e      	b.n	8003808 <FlashManager_WriteMulti+0x8c>
		{
			flash_temp_data[(offset_page_address/4)+cpt_address]=data[cpt_address];
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	441a      	add	r2, r3
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	0899      	lsrs	r1, r3, #2
 80037f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f8:	440b      	add	r3, r1
 80037fa:	6812      	ldr	r2, [r2, #0]
 80037fc:	4919      	ldr	r1, [pc, #100]	; (8003864 <FlashManager_WriteMulti+0xe8>)
 80037fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(cpt_address=0; cpt_address<NbWord ;cpt_address++)
 8003802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003804:	3301      	adds	r3, #1
 8003806:	627b      	str	r3, [r7, #36]	; 0x24
 8003808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	429a      	cmp	r2, r3
 800380e:	d3ec      	bcc.n	80037ea <FlashManager_WriteMulti+0x6e>
		}

		//Write page
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 8003810:	2300      	movs	r3, #0
 8003812:	627b      	str	r3, [r7, #36]	; 0x24
 8003814:	e018      	b.n	8003848 <FlashManager_WriteMulti+0xcc>
		{
			pWriteFlash = begin_page_address+(cpt_address*4);
 8003816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	69fa      	ldr	r2, [r7, #28]
 800381c:	4413      	add	r3, r2
 800381e:	61bb      	str	r3, [r7, #24]
			if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pWriteFlash, flash_temp_data[cpt_address]) != HAL_OK)
 8003820:	4a10      	ldr	r2, [pc, #64]	; (8003864 <FlashManager_WriteMulti+0xe8>)
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003828:	f04f 0400 	mov.w	r4, #0
 800382c:	461a      	mov	r2, r3
 800382e:	4623      	mov	r3, r4
 8003830:	69b9      	ldr	r1, [r7, #24]
 8003832:	2002      	movs	r0, #2
 8003834:	f7fd fce8 	bl	8001208 <HAL_FLASH_Program>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <FlashManager_WriteMulti+0xc6>
				return FLASH_WRITE_ERROR;
 800383e:	2304      	movs	r3, #4
 8003840:	e00a      	b.n	8003858 <FlashManager_WriteMulti+0xdc>
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 8003842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003844:	3301      	adds	r3, #1
 8003846:	627b      	str	r3, [r7, #36]	; 0x24
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	2bff      	cmp	r3, #255	; 0xff
 800384c:	d9e3      	bls.n	8003816 <FlashManager_WriteMulti+0x9a>
		}

		HAL_FLASH_Lock();
 800384e:	f7fd fd71 	bl	8001334 <HAL_FLASH_Lock>

		return FLASH_NO_ERROR;
 8003852:	2300      	movs	r3, #0
 8003854:	e000      	b.n	8003858 <FlashManager_WriteMulti+0xdc>
	}
	else
		return FLASH_ERROR_ADDRESS;
 8003856:	2302      	movs	r3, #2
}
 8003858:	4618      	mov	r0, r3
 800385a:	372c      	adds	r7, #44	; 0x2c
 800385c:	46bd      	mov	sp, r7
 800385e:	bd90      	pop	{r4, r7, pc}
 8003860:	0800ffff 	.word	0x0800ffff
 8003864:	20000508 	.word	0x20000508

08003868 <FlashManager_ReadInt32>:

uint32_t FlashManager_ReadInt32(uint32_t address)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
	__IO uint32_t* pReadFlash;

	pReadFlash = address;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	60fb      	str	r3, [r7, #12]
	return *pReadFlash;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
}
 8003878:	4618      	mov	r0, r3
 800387a:	3714      	adds	r7, #20
 800387c:	46bd      	mov	sp, r7
 800387e:	bc80      	pop	{r7}
 8003880:	4770      	bx	lr
	...

08003884 <Protocol_DMX_init>:
/* Private function -----------------------------------------------*/

/* Public function -----------------------------------------------*/

void Protocol_DMX_init(uint16_t address,UART_HandleTypeDef *ref_uart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	4603      	mov	r3, r0
 800388c:	6039      	str	r1, [r7, #0]
 800388e:	80fb      	strh	r3, [r7, #6]

	//Disable UART
	//HAL_UART_DeInit(dmx_ref_uart);

	//init variables
	dmx_Last_Error=DMX_NO_ERROR;
 8003890:	4b20      	ldr	r3, [pc, #128]	; (8003914 <Protocol_DMX_init+0x90>)
 8003892:	2200      	movs	r2, #0
 8003894:	701a      	strb	r2, [r3, #0]
	dmx_rx_buff[0]=0;
 8003896:	4b20      	ldr	r3, [pc, #128]	; (8003918 <Protocol_DMX_init+0x94>)
 8003898:	2200      	movs	r2, #0
 800389a:	701a      	strb	r2, [r3, #0]
	dmx_cptAddress=0;
 800389c:	4b1f      	ldr	r3, [pc, #124]	; (800391c <Protocol_DMX_init+0x98>)
 800389e:	2200      	movs	r2, #0
 80038a0:	801a      	strh	r2, [r3, #0]
	dmx_cptByte=0;
 80038a2:	4b1f      	ldr	r3, [pc, #124]	; (8003920 <Protocol_DMX_init+0x9c>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	801a      	strh	r2, [r3, #0]
	dmx_ref_buffer=1;
 80038a8:	4b1e      	ldr	r3, [pc, #120]	; (8003924 <Protocol_DMX_init+0xa0>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	701a      	strb	r2, [r3, #0]
	dmx_address_begin = address;
 80038ae:	88fb      	ldrh	r3, [r7, #6]
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	4b1d      	ldr	r3, [pc, #116]	; (8003928 <Protocol_DMX_init+0xa4>)
 80038b4:	701a      	strb	r2, [r3, #0]
	dmx_address_end = address + DMX_SIZE_CHANNEL - 1;
 80038b6:	88fb      	ldrh	r3, [r7, #6]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	3309      	adds	r3, #9
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	4b1b      	ldr	r3, [pc, #108]	; (800392c <Protocol_DMX_init+0xa8>)
 80038c0:	701a      	strb	r2, [r3, #0]
	for (i=0; i<DMX_SIZE_CHANNEL; i++)
 80038c2:	2300      	movs	r3, #0
 80038c4:	73fb      	strb	r3, [r7, #15]
 80038c6:	e00e      	b.n	80038e6 <Protocol_DMX_init+0x62>
	{
		dmx_buff1[i]=0;
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
 80038ca:	4a19      	ldr	r2, [pc, #100]	; (8003930 <Protocol_DMX_init+0xac>)
 80038cc:	2100      	movs	r1, #0
 80038ce:	54d1      	strb	r1, [r2, r3]
		dmx_buff2[i]=0;
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	4a18      	ldr	r2, [pc, #96]	; (8003934 <Protocol_DMX_init+0xb0>)
 80038d4:	2100      	movs	r1, #0
 80038d6:	54d1      	strb	r1, [r2, r3]
		dmx_buff_valid[i]=0;
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	4a17      	ldr	r2, [pc, #92]	; (8003938 <Protocol_DMX_init+0xb4>)
 80038dc:	2100      	movs	r1, #0
 80038de:	54d1      	strb	r1, [r2, r3]
	for (i=0; i<DMX_SIZE_CHANNEL; i++)
 80038e0:	7bfb      	ldrb	r3, [r7, #15]
 80038e2:	3301      	adds	r3, #1
 80038e4:	73fb      	strb	r3, [r7, #15]
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
 80038e8:	2b09      	cmp	r3, #9
 80038ea:	d9ed      	bls.n	80038c8 <Protocol_DMX_init+0x44>
	}

	dmx_LastTick = HAL_GetTick();
 80038ec:	f7fd f8f4 	bl	8000ad8 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	4b12      	ldr	r3, [pc, #72]	; (800393c <Protocol_DMX_init+0xb8>)
 80038f4:	601a      	str	r2, [r3, #0]
	{
		Error_Handler();
	}*/

	/* Receive one byte in interrupt mode */
	dmx_ref_uart = ref_uart;
 80038f6:	4a12      	ldr	r2, [pc, #72]	; (8003940 <Protocol_DMX_init+0xbc>)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(dmx_ref_uart, dmx_rx_buff, 1);
 80038fc:	4b10      	ldr	r3, [pc, #64]	; (8003940 <Protocol_DMX_init+0xbc>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2201      	movs	r2, #1
 8003902:	4905      	ldr	r1, [pc, #20]	; (8003918 <Protocol_DMX_init+0x94>)
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff fb98 	bl	800303a <HAL_UART_Receive_IT>

}
 800390a:	bf00      	nop
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000920 	.word	0x20000920
 8003918:	20000924 	.word	0x20000924
 800391c:	20000926 	.word	0x20000926
 8003920:	2000093e 	.word	0x2000093e
 8003924:	20000925 	.word	0x20000925
 8003928:	20000921 	.word	0x20000921
 800392c:	2000090c 	.word	0x2000090c
 8003930:	20000928 	.word	0x20000928
 8003934:	20000934 	.word	0x20000934
 8003938:	20000910 	.word	0x20000910
 800393c:	20000908 	.word	0x20000908
 8003940:	2000091c 	.word	0x2000091c

08003944 <Protocol_DMX_UartCallback>:


void Protocol_DMX_UartCallback(UART_HandleTypeDef *huart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
	uint32_t err_code;
	err_code = huart->ErrorCode;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003950:	60fb      	str	r3, [r7, #12]
	if (huart->Instance == dmx_ref_uart->Instance)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	4b29      	ldr	r3, [pc, #164]	; (80039fc <Protocol_DMX_UartCallback+0xb8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d148      	bne.n	80039f2 <Protocol_DMX_UartCallback+0xae>
	{
		/* Receive one byte in interrupt mode */
		HAL_UART_Receive_IT(dmx_ref_uart, dmx_rx_buff, 1);
 8003960:	4b26      	ldr	r3, [pc, #152]	; (80039fc <Protocol_DMX_UartCallback+0xb8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2201      	movs	r2, #1
 8003966:	4926      	ldr	r1, [pc, #152]	; (8003a00 <Protocol_DMX_UartCallback+0xbc>)
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff fb66 	bl	800303a <HAL_UART_Receive_IT>

		//Load buffer
		if(dmx_cptAddress>=dmx_address_begin && dmx_cptAddress<=dmx_address_end)
 800396e:	4b25      	ldr	r3, [pc, #148]	; (8003a04 <Protocol_DMX_UartCallback+0xc0>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	b29a      	uxth	r2, r3
 8003974:	4b24      	ldr	r3, [pc, #144]	; (8003a08 <Protocol_DMX_UartCallback+0xc4>)
 8003976:	881b      	ldrh	r3, [r3, #0]
 8003978:	429a      	cmp	r2, r3
 800397a:	d813      	bhi.n	80039a4 <Protocol_DMX_UartCallback+0x60>
 800397c:	4b23      	ldr	r3, [pc, #140]	; (8003a0c <Protocol_DMX_UartCallback+0xc8>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	b29a      	uxth	r2, r3
 8003982:	4b21      	ldr	r3, [pc, #132]	; (8003a08 <Protocol_DMX_UartCallback+0xc4>)
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d30c      	bcc.n	80039a4 <Protocol_DMX_UartCallback+0x60>
				dmx_Last_Error=DMX_ERROR_BUFF;

			if(dmx_buff1[dmx_cptByte] == dmx_buff2[dmx_cptByte])
				dmx_buff_valid[dmx_cptByte] = dmx_buff1[dmx_cptByte];
#else
			dmx_buff_valid[dmx_cptByte]=dmx_rx_buff[0];
 800398a:	4b21      	ldr	r3, [pc, #132]	; (8003a10 <Protocol_DMX_UartCallback+0xcc>)
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	461a      	mov	r2, r3
 8003990:	4b1b      	ldr	r3, [pc, #108]	; (8003a00 <Protocol_DMX_UartCallback+0xbc>)
 8003992:	7819      	ldrb	r1, [r3, #0]
 8003994:	4b1f      	ldr	r3, [pc, #124]	; (8003a14 <Protocol_DMX_UartCallback+0xd0>)
 8003996:	5499      	strb	r1, [r3, r2]
#endif

			dmx_cptByte++;
 8003998:	4b1d      	ldr	r3, [pc, #116]	; (8003a10 <Protocol_DMX_UartCallback+0xcc>)
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	3301      	adds	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	4b1b      	ldr	r3, [pc, #108]	; (8003a10 <Protocol_DMX_UartCallback+0xcc>)
 80039a2:	801a      	strh	r2, [r3, #0]
		}
		dmx_cptAddress++;
 80039a4:	4b18      	ldr	r3, [pc, #96]	; (8003a08 <Protocol_DMX_UartCallback+0xc4>)
 80039a6:	881b      	ldrh	r3, [r3, #0]
 80039a8:	3301      	adds	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	4b16      	ldr	r3, [pc, #88]	; (8003a08 <Protocol_DMX_UartCallback+0xc4>)
 80039ae:	801a      	strh	r2, [r3, #0]

		//New frame detection
		if(err_code==HAL_UART_ERROR_FE)// && rx_buff[0]==0)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	d11d      	bne.n	80039f2 <Protocol_DMX_UartCallback+0xae>
		{
			dmx_LastTick = HAL_GetTick();
 80039b6:	f7fd f88f 	bl	8000ad8 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	4b16      	ldr	r3, [pc, #88]	; (8003a18 <Protocol_DMX_UartCallback+0xd4>)
 80039be:	601a      	str	r2, [r3, #0]

			dmx_cptAddress=0;
 80039c0:	4b11      	ldr	r3, [pc, #68]	; (8003a08 <Protocol_DMX_UartCallback+0xc4>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	801a      	strh	r2, [r3, #0]
			dmx_cptByte=0;
 80039c6:	4b12      	ldr	r3, [pc, #72]	; (8003a10 <Protocol_DMX_UartCallback+0xcc>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	801a      	strh	r2, [r3, #0]

			if (dmx_ref_buffer==1)
 80039cc:	4b13      	ldr	r3, [pc, #76]	; (8003a1c <Protocol_DMX_UartCallback+0xd8>)
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d103      	bne.n	80039dc <Protocol_DMX_UartCallback+0x98>
				dmx_ref_buffer=2;
 80039d4:	4b11      	ldr	r3, [pc, #68]	; (8003a1c <Protocol_DMX_UartCallback+0xd8>)
 80039d6:	2202      	movs	r2, #2
 80039d8:	701a      	strb	r2, [r3, #0]
				dmx_ref_buffer=1;
			else
				dmx_Last_Error=DMX_ERROR_BUFF;
		}
	}
}
 80039da:	e00a      	b.n	80039f2 <Protocol_DMX_UartCallback+0xae>
			else if (dmx_ref_buffer==2)
 80039dc:	4b0f      	ldr	r3, [pc, #60]	; (8003a1c <Protocol_DMX_UartCallback+0xd8>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d103      	bne.n	80039ec <Protocol_DMX_UartCallback+0xa8>
				dmx_ref_buffer=1;
 80039e4:	4b0d      	ldr	r3, [pc, #52]	; (8003a1c <Protocol_DMX_UartCallback+0xd8>)
 80039e6:	2201      	movs	r2, #1
 80039e8:	701a      	strb	r2, [r3, #0]
}
 80039ea:	e002      	b.n	80039f2 <Protocol_DMX_UartCallback+0xae>
				dmx_Last_Error=DMX_ERROR_BUFF;
 80039ec:	4b0c      	ldr	r3, [pc, #48]	; (8003a20 <Protocol_DMX_UartCallback+0xdc>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	701a      	strb	r2, [r3, #0]
}
 80039f2:	bf00      	nop
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	2000091c 	.word	0x2000091c
 8003a00:	20000924 	.word	0x20000924
 8003a04:	20000921 	.word	0x20000921
 8003a08:	20000926 	.word	0x20000926
 8003a0c:	2000090c 	.word	0x2000090c
 8003a10:	2000093e 	.word	0x2000093e
 8003a14:	20000910 	.word	0x20000910
 8003a18:	20000908 	.word	0x20000908
 8003a1c:	20000925 	.word	0x20000925
 8003a20:	20000920 	.word	0x20000920

08003a24 <Protocol_DMX_GetValue>:


uint8_t Protocol_DMX_GetValue (uint8_t channel)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	71fb      	strb	r3, [r7, #7]
	if(channel==0 || channel>DMX_SIZE_CHANNEL)
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d002      	beq.n	8003a3a <Protocol_DMX_GetValue+0x16>
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	2b0a      	cmp	r3, #10
 8003a38:	d901      	bls.n	8003a3e <Protocol_DMX_GetValue+0x1a>
		return 0;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	e003      	b.n	8003a46 <Protocol_DMX_GetValue+0x22>
	else
		return dmx_buff_valid[channel-1];
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	3b01      	subs	r3, #1
 8003a42:	4a03      	ldr	r2, [pc, #12]	; (8003a50 <Protocol_DMX_GetValue+0x2c>)
 8003a44:	5cd3      	ldrb	r3, [r2, r3]
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr
 8003a50:	20000910 	.word	0x20000910

08003a54 <Protocol_DMX_GetLastTickFrame>:


uint32_t Protocol_DMX_GetLastTickFrame (void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
	return dmx_LastTick;
 8003a58:	4b02      	ldr	r3, [pc, #8]	; (8003a64 <Protocol_DMX_GetLastTickFrame+0x10>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bc80      	pop	{r7}
 8003a62:	4770      	bx	lr
 8003a64:	20000908 	.word	0x20000908

08003a68 <GENE_I2C_Init>:

/* Private function -----------------------------------------------*/

/* Public function -----------------------------------------------*/
void GENE_I2C_Init(GPIO_TypeDef * SDA_Port, uint16_t SDA_Pin, GPIO_TypeDef * SCL_Port, uint16_t SCL_Pin)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	461a      	mov	r2, r3
 8003a74:	460b      	mov	r3, r1
 8003a76:	817b      	strh	r3, [r7, #10]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	813b      	strh	r3, [r7, #8]
	pSDA_Port = SDA_Port;
 8003a7c:	4a0f      	ldr	r2, [pc, #60]	; (8003abc <GENE_I2C_Init+0x54>)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6013      	str	r3, [r2, #0]
	pSCL_Port = SCL_Port;
 8003a82:	4a0f      	ldr	r2, [pc, #60]	; (8003ac0 <GENE_I2C_Init+0x58>)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6013      	str	r3, [r2, #0]
	iSDA_Pin = SDA_Pin;
 8003a88:	4a0e      	ldr	r2, [pc, #56]	; (8003ac4 <GENE_I2C_Init+0x5c>)
 8003a8a:	897b      	ldrh	r3, [r7, #10]
 8003a8c:	8013      	strh	r3, [r2, #0]
	iSCL_Pin = SCL_Pin;
 8003a8e:	4a0e      	ldr	r2, [pc, #56]	; (8003ac8 <GENE_I2C_Init+0x60>)
 8003a90:	893b      	ldrh	r3, [r7, #8]
 8003a92:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 8003a94:	4b09      	ldr	r3, [pc, #36]	; (8003abc <GENE_I2C_Init+0x54>)
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	4b0a      	ldr	r3, [pc, #40]	; (8003ac4 <GENE_I2C_Init+0x5c>)
 8003a9a:	881b      	ldrh	r3, [r3, #0]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	f7fd ff23 	bl	80018ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003aa4:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <GENE_I2C_Init+0x58>)
 8003aa6:	6818      	ldr	r0, [r3, #0]
 8003aa8:	4b07      	ldr	r3, [pc, #28]	; (8003ac8 <GENE_I2C_Init+0x60>)
 8003aaa:	881b      	ldrh	r3, [r3, #0]
 8003aac:	2201      	movs	r2, #1
 8003aae:	4619      	mov	r1, r3
 8003ab0:	f7fd ff1b 	bl	80018ea <HAL_GPIO_WritePin>
}
 8003ab4:	bf00      	nop
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	20000940 	.word	0x20000940
 8003ac0:	20000948 	.word	0x20000948
 8003ac4:	20000944 	.word	0x20000944
 8003ac8:	20000946 	.word	0x20000946

08003acc <GENE_I2C_Master_Transmit>:

void GENE_I2C_Master_Transmit(uint8_t Address, uint8_t data[], uint16_t count)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	6039      	str	r1, [r7, #0]
 8003ad6:	71fb      	strb	r3, [r7, #7]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	80bb      	strh	r3, [r7, #4]
	uint8_t i,j,d;

	//START
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_RESET);
 8003adc:	4b82      	ldr	r3, [pc, #520]	; (8003ce8 <GENE_I2C_Master_Transmit+0x21c>)
 8003ade:	6818      	ldr	r0, [r3, #0]
 8003ae0:	4b82      	ldr	r3, [pc, #520]	; (8003cec <GENE_I2C_Master_Transmit+0x220>)
 8003ae2:	881b      	ldrh	r3, [r3, #0]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	f7fd feff 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003aec:	2001      	movs	r0, #1
 8003aee:	f000 f903 	bl	8003cf8 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003af2:	4b7f      	ldr	r3, [pc, #508]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003af4:	6818      	ldr	r0, [r3, #0]
 8003af6:	4b7f      	ldr	r3, [pc, #508]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003af8:	881b      	ldrh	r3, [r3, #0]
 8003afa:	2200      	movs	r2, #0
 8003afc:	4619      	mov	r1, r3
 8003afe:	f7fd fef4 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003b02:	2001      	movs	r0, #1
 8003b04:	f000 f8f8 	bl	8003cf8 <I2C_usDelay>

	for(i=7; i>0; i--)	//Address b7-1
 8003b08:	2307      	movs	r3, #7
 8003b0a:	73fb      	strb	r3, [r7, #15]
 8003b0c:	e02a      	b.n	8003b64 <GENE_I2C_Master_Transmit+0x98>
	{
		HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, (Address>>i)&0x0001);
 8003b0e:	4b76      	ldr	r3, [pc, #472]	; (8003ce8 <GENE_I2C_Master_Transmit+0x21c>)
 8003b10:	6818      	ldr	r0, [r3, #0]
 8003b12:	4b76      	ldr	r3, [pc, #472]	; (8003cec <GENE_I2C_Master_Transmit+0x220>)
 8003b14:	8819      	ldrh	r1, [r3, #0]
 8003b16:	79fa      	ldrb	r2, [r7, #7]
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	fa42 f303 	asr.w	r3, r2, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	461a      	mov	r2, r3
 8003b28:	f7fd fedf 	bl	80018ea <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003b2c:	2001      	movs	r0, #1
 8003b2e:	f000 f8e3 	bl	8003cf8 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003b32:	4b6f      	ldr	r3, [pc, #444]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003b34:	6818      	ldr	r0, [r3, #0]
 8003b36:	4b6f      	ldr	r3, [pc, #444]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	f7fd fed4 	bl	80018ea <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003b42:	2001      	movs	r0, #1
 8003b44:	f000 f8d8 	bl	8003cf8 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003b48:	4b69      	ldr	r3, [pc, #420]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003b4a:	6818      	ldr	r0, [r3, #0]
 8003b4c:	4b69      	ldr	r3, [pc, #420]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	2200      	movs	r2, #0
 8003b52:	4619      	mov	r1, r3
 8003b54:	f7fd fec9 	bl	80018ea <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003b58:	2001      	movs	r0, #1
 8003b5a:	f000 f8cd 	bl	8003cf8 <I2C_usDelay>
	for(i=7; i>0; i--)	//Address b7-1
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
 8003b60:	3b01      	subs	r3, #1
 8003b62:	73fb      	strb	r3, [r7, #15]
 8003b64:	7bfb      	ldrb	r3, [r7, #15]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1d1      	bne.n	8003b0e <GENE_I2C_Master_Transmit+0x42>
	}

	//Address b0
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_RESET);
 8003b6a:	4b5f      	ldr	r3, [pc, #380]	; (8003ce8 <GENE_I2C_Master_Transmit+0x21c>)
 8003b6c:	6818      	ldr	r0, [r3, #0]
 8003b6e:	4b5f      	ldr	r3, [pc, #380]	; (8003cec <GENE_I2C_Master_Transmit+0x220>)
 8003b70:	881b      	ldrh	r3, [r3, #0]
 8003b72:	2200      	movs	r2, #0
 8003b74:	4619      	mov	r1, r3
 8003b76:	f7fd feb8 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003b7a:	2001      	movs	r0, #1
 8003b7c:	f000 f8bc 	bl	8003cf8 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003b80:	4b5b      	ldr	r3, [pc, #364]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003b82:	6818      	ldr	r0, [r3, #0]
 8003b84:	4b5b      	ldr	r3, [pc, #364]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003b86:	881b      	ldrh	r3, [r3, #0]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	f7fd fead 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003b90:	2001      	movs	r0, #1
 8003b92:	f000 f8b1 	bl	8003cf8 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003b96:	4b56      	ldr	r3, [pc, #344]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	4b56      	ldr	r3, [pc, #344]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003b9c:	881b      	ldrh	r3, [r3, #0]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	f7fd fea2 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003ba6:	2001      	movs	r0, #1
 8003ba8:	f000 f8a6 	bl	8003cf8 <I2C_usDelay>

	//ACK
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 8003bac:	4b4e      	ldr	r3, [pc, #312]	; (8003ce8 <GENE_I2C_Master_Transmit+0x21c>)
 8003bae:	6818      	ldr	r0, [r3, #0]
 8003bb0:	4b4e      	ldr	r3, [pc, #312]	; (8003cec <GENE_I2C_Master_Transmit+0x220>)
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	f7fd fe97 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003bbc:	2001      	movs	r0, #1
 8003bbe:	f000 f89b 	bl	8003cf8 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003bc2:	4b4b      	ldr	r3, [pc, #300]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003bc4:	6818      	ldr	r0, [r3, #0]
 8003bc6:	4b4b      	ldr	r3, [pc, #300]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	4619      	mov	r1, r3
 8003bce:	f7fd fe8c 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003bd2:	2001      	movs	r0, #1
 8003bd4:	f000 f890 	bl	8003cf8 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003bd8:	4b45      	ldr	r3, [pc, #276]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003bda:	6818      	ldr	r0, [r3, #0]
 8003bdc:	4b45      	ldr	r3, [pc, #276]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	2200      	movs	r2, #0
 8003be2:	4619      	mov	r1, r3
 8003be4:	f7fd fe81 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003be8:	2001      	movs	r0, #1
 8003bea:	f000 f885 	bl	8003cf8 <I2C_usDelay>

	//Data
	for(j=0; j<count; j++)
 8003bee:	2300      	movs	r3, #0
 8003bf0:	73bb      	strb	r3, [r7, #14]
 8003bf2:	e05a      	b.n	8003caa <GENE_I2C_Master_Transmit+0x1de>
	{
		for(i=8; i>0; i--)
 8003bf4:	2308      	movs	r3, #8
 8003bf6:	73fb      	strb	r3, [r7, #15]
 8003bf8:	e030      	b.n	8003c5c <GENE_I2C_Master_Transmit+0x190>
		{
			d = data[j];
 8003bfa:	7bbb      	ldrb	r3, [r7, #14]
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	4413      	add	r3, r2
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	737b      	strb	r3, [r7, #13]
			HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, (d>>(i-1))&0x0001);
 8003c04:	4b38      	ldr	r3, [pc, #224]	; (8003ce8 <GENE_I2C_Master_Transmit+0x21c>)
 8003c06:	6818      	ldr	r0, [r3, #0]
 8003c08:	4b38      	ldr	r3, [pc, #224]	; (8003cec <GENE_I2C_Master_Transmit+0x220>)
 8003c0a:	8819      	ldrh	r1, [r3, #0]
 8003c0c:	7b7a      	ldrb	r2, [r7, #13]
 8003c0e:	7bfb      	ldrb	r3, [r7, #15]
 8003c10:	3b01      	subs	r3, #1
 8003c12:	fa42 f303 	asr.w	r3, r2, r3
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f7fd fe63 	bl	80018ea <HAL_GPIO_WritePin>
			I2C_usDelay(1);
 8003c24:	2001      	movs	r0, #1
 8003c26:	f000 f867 	bl	8003cf8 <I2C_usDelay>
			HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003c2a:	4b31      	ldr	r3, [pc, #196]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003c2c:	6818      	ldr	r0, [r3, #0]
 8003c2e:	4b31      	ldr	r3, [pc, #196]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	2201      	movs	r2, #1
 8003c34:	4619      	mov	r1, r3
 8003c36:	f7fd fe58 	bl	80018ea <HAL_GPIO_WritePin>
			I2C_usDelay(1);
 8003c3a:	2001      	movs	r0, #1
 8003c3c:	f000 f85c 	bl	8003cf8 <I2C_usDelay>
			HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003c40:	4b2b      	ldr	r3, [pc, #172]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003c42:	6818      	ldr	r0, [r3, #0]
 8003c44:	4b2b      	ldr	r3, [pc, #172]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003c46:	881b      	ldrh	r3, [r3, #0]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	f7fd fe4d 	bl	80018ea <HAL_GPIO_WritePin>
			I2C_usDelay(1);
 8003c50:	2001      	movs	r0, #1
 8003c52:	f000 f851 	bl	8003cf8 <I2C_usDelay>
		for(i=8; i>0; i--)
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	73fb      	strb	r3, [r7, #15]
 8003c5c:	7bfb      	ldrb	r3, [r7, #15]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1cb      	bne.n	8003bfa <GENE_I2C_Master_Transmit+0x12e>
		}

		//ACK
		HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 8003c62:	4b21      	ldr	r3, [pc, #132]	; (8003ce8 <GENE_I2C_Master_Transmit+0x21c>)
 8003c64:	6818      	ldr	r0, [r3, #0]
 8003c66:	4b21      	ldr	r3, [pc, #132]	; (8003cec <GENE_I2C_Master_Transmit+0x220>)
 8003c68:	881b      	ldrh	r3, [r3, #0]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f7fd fe3c 	bl	80018ea <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003c72:	2001      	movs	r0, #1
 8003c74:	f000 f840 	bl	8003cf8 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003c78:	4b1d      	ldr	r3, [pc, #116]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003c7a:	6818      	ldr	r0, [r3, #0]
 8003c7c:	4b1d      	ldr	r3, [pc, #116]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003c7e:	881b      	ldrh	r3, [r3, #0]
 8003c80:	2201      	movs	r2, #1
 8003c82:	4619      	mov	r1, r3
 8003c84:	f7fd fe31 	bl	80018ea <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003c88:	2001      	movs	r0, #1
 8003c8a:	f000 f835 	bl	8003cf8 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003c8e:	4b18      	ldr	r3, [pc, #96]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003c90:	6818      	ldr	r0, [r3, #0]
 8003c92:	4b18      	ldr	r3, [pc, #96]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003c94:	881b      	ldrh	r3, [r3, #0]
 8003c96:	2200      	movs	r2, #0
 8003c98:	4619      	mov	r1, r3
 8003c9a:	f7fd fe26 	bl	80018ea <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003c9e:	2001      	movs	r0, #1
 8003ca0:	f000 f82a 	bl	8003cf8 <I2C_usDelay>
	for(j=0; j<count; j++)
 8003ca4:	7bbb      	ldrb	r3, [r7, #14]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	73bb      	strb	r3, [r7, #14]
 8003caa:	7bbb      	ldrb	r3, [r7, #14]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	88ba      	ldrh	r2, [r7, #4]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d89f      	bhi.n	8003bf4 <GENE_I2C_Master_Transmit+0x128>
	}

	//STOP
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003cb4:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <GENE_I2C_Master_Transmit+0x224>)
 8003cb6:	6818      	ldr	r0, [r3, #0]
 8003cb8:	4b0e      	ldr	r3, [pc, #56]	; (8003cf4 <GENE_I2C_Master_Transmit+0x228>)
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	f7fd fe13 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003cc4:	2001      	movs	r0, #1
 8003cc6:	f000 f817 	bl	8003cf8 <I2C_usDelay>
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 8003cca:	4b07      	ldr	r3, [pc, #28]	; (8003ce8 <GENE_I2C_Master_Transmit+0x21c>)
 8003ccc:	6818      	ldr	r0, [r3, #0]
 8003cce:	4b07      	ldr	r3, [pc, #28]	; (8003cec <GENE_I2C_Master_Transmit+0x220>)
 8003cd0:	881b      	ldrh	r3, [r3, #0]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	f7fd fe08 	bl	80018ea <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003cda:	2001      	movs	r0, #1
 8003cdc:	f000 f80c 	bl	8003cf8 <I2C_usDelay>
}
 8003ce0:	bf00      	nop
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	20000940 	.word	0x20000940
 8003cec:	20000944 	.word	0x20000944
 8003cf0:	20000948 	.word	0x20000948
 8003cf4:	20000946 	.word	0x20000946

08003cf8 <I2C_usDelay>:


void I2C_usDelay(uint32_t t)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
	for(uint32_t cpt = t; cpt--; cpt>0)
	{
		//cptus = t/BASE_TIME_US;
		//while(cptus--);
	}*/
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr
	...

08003d0c <Load_Param>:
BP_Status 			Bp_Down;
BP_Status 			Bp_Ok;

/* Private function -----------------------------------------------*/
uint8_t Load_Param()
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
	uint32_t val_param;

	if(ParamExist())
 8003d12:	481a      	ldr	r0, [pc, #104]	; (8003d7c <Load_Param+0x70>)
 8003d14:	f7ff fda8 	bl	8003868 <FlashManager_ReadInt32>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	4b19      	ldr	r3, [pc, #100]	; (8003d80 <Load_Param+0x74>)
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d11b      	bne.n	8003d58 <Load_Param+0x4c>
	{
		val_param = 	FlashManager_ReadInt32(PARAM_DMX_PARAM);
 8003d20:	4818      	ldr	r0, [pc, #96]	; (8003d84 <Load_Param+0x78>)
 8003d22:	f7ff fda1 	bl	8003868 <FlashManager_ReadInt32>
 8003d26:	6078      	str	r0, [r7, #4]
		IsInverted = 	(val_param&0xF0000000)>>28;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	0f1b      	lsrs	r3, r3, #28
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	4b16      	ldr	r3, [pc, #88]	; (8003d88 <Load_Param+0x7c>)
 8003d30:	701a      	strb	r2, [r3, #0]
		Current_Mode = 	(val_param&0x0F000000)>>24;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	0e1b      	lsrs	r3, r3, #24
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	4b13      	ldr	r3, [pc, #76]	; (8003d8c <Load_Param+0x80>)
 8003d40:	701a      	strb	r2, [r3, #0]
		Manu_value = 	(val_param&0x00FF0000)>>16;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	0c1b      	lsrs	r3, r3, #16
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	4b11      	ldr	r3, [pc, #68]	; (8003d90 <Load_Param+0x84>)
 8003d4a:	701a      	strb	r2, [r3, #0]
		DMX_Adress = 	(val_param&0x0000FFFF);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	4b10      	ldr	r3, [pc, #64]	; (8003d94 <Load_Param+0x88>)
 8003d52:	801a      	strh	r2, [r3, #0]
		return __TRUE;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e00c      	b.n	8003d72 <Load_Param+0x66>
	}
	else
	{
		Current_Mode = MODE_OFF;
 8003d58:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <Load_Param+0x80>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	701a      	strb	r2, [r3, #0]
		IsInverted = __FALSE;
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <Load_Param+0x7c>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	701a      	strb	r2, [r3, #0]
		Manu_value = 100;
 8003d64:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <Load_Param+0x84>)
 8003d66:	2264      	movs	r2, #100	; 0x64
 8003d68:	701a      	strb	r2, [r3, #0]
		DMX_Adress = 1;
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	; (8003d94 <Load_Param+0x88>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	801a      	strh	r2, [r3, #0]
		return __FALSE;
 8003d70:	2300      	movs	r3, #0
	}
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	0800f800 	.word	0x0800f800
 8003d80:	55aa00ff 	.word	0x55aa00ff
 8003d84:	0800f804 	.word	0x0800f804
 8003d88:	20000958 	.word	0x20000958
 8003d8c:	20000980 	.word	0x20000980
 8003d90:	20000960 	.word	0x20000960
 8003d94:	200009ae 	.word	0x200009ae

08003d98 <Write_Param>:

void Write_Param()
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
	uint32_t data[2];
	data[0] = PARAM_EXIST_CODE;
 8003d9e:	4b13      	ldr	r3, [pc, #76]	; (8003dec <Write_Param+0x54>)
 8003da0:	603b      	str	r3, [r7, #0]
	data[1] = 0x00;
 8003da2:	2300      	movs	r3, #0
 8003da4:	607b      	str	r3, [r7, #4]
	data[1] |= (IsInverted<<28);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a11      	ldr	r2, [pc, #68]	; (8003df0 <Write_Param+0x58>)
 8003daa:	7812      	ldrb	r2, [r2, #0]
 8003dac:	0712      	lsls	r2, r2, #28
 8003dae:	4313      	orrs	r3, r2
 8003db0:	607b      	str	r3, [r7, #4]
	data[1] |= (Current_Mode<<24);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a0f      	ldr	r2, [pc, #60]	; (8003df4 <Write_Param+0x5c>)
 8003db6:	7812      	ldrb	r2, [r2, #0]
 8003db8:	0612      	lsls	r2, r2, #24
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	607b      	str	r3, [r7, #4]
	data[1] |= (Manu_value<<16);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a0d      	ldr	r2, [pc, #52]	; (8003df8 <Write_Param+0x60>)
 8003dc2:	7812      	ldrb	r2, [r2, #0]
 8003dc4:	0412      	lsls	r2, r2, #16
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	607b      	str	r3, [r7, #4]
	data[1] |= (DMX_Adress);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a0b      	ldr	r2, [pc, #44]	; (8003dfc <Write_Param+0x64>)
 8003dce:	8812      	ldrh	r2, [r2, #0]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	607b      	str	r3, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003dd4:	b672      	cpsid	i

	__disable_irq();
	FlashManager_WriteMulti(PARAM_EXIST_ADDRESS,2,data);
 8003dd6:	463b      	mov	r3, r7
 8003dd8:	461a      	mov	r2, r3
 8003dda:	2102      	movs	r1, #2
 8003ddc:	4808      	ldr	r0, [pc, #32]	; (8003e00 <Write_Param+0x68>)
 8003dde:	f7ff fccd 	bl	800377c <FlashManager_WriteMulti>
  __ASM volatile ("cpsie i" : : : "memory");
 8003de2:	b662      	cpsie	i
	__enable_irq();

//	Display_Cursor=0;
}
 8003de4:	bf00      	nop
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	55aa00ff 	.word	0x55aa00ff
 8003df0:	20000958 	.word	0x20000958
 8003df4:	20000980 	.word	0x20000980
 8003df8:	20000960 	.word	0x20000960
 8003dfc:	200009ae 	.word	0x200009ae
 8003e00:	0800f800 	.word	0x0800f800

08003e04 <MeanArray>:

uint8_t MeanArray(uint8_t array[], uint8_t size)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	70fb      	strb	r3, [r7, #3]
	uint32_t mean = 0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	60fb      	str	r3, [r7, #12]

	for (uint8_t i=0; i<size; i++)
 8003e14:	2300      	movs	r3, #0
 8003e16:	72fb      	strb	r3, [r7, #11]
 8003e18:	e00a      	b.n	8003e30 <MeanArray+0x2c>
	{
		mean += array[i];
 8003e1a:	7afb      	ldrb	r3, [r7, #11]
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	4413      	add	r3, r2
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	4413      	add	r3, r2
 8003e28:	60fb      	str	r3, [r7, #12]
	for (uint8_t i=0; i<size; i++)
 8003e2a:	7afb      	ldrb	r3, [r7, #11]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	72fb      	strb	r3, [r7, #11]
 8003e30:	7afa      	ldrb	r2, [r7, #11]
 8003e32:	78fb      	ldrb	r3, [r7, #3]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d3f0      	bcc.n	8003e1a <MeanArray+0x16>
	}

	return mean/size;
 8003e38:	78fb      	ldrb	r3, [r7, #3]
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e40:	b2db      	uxtb	r3, r3
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3714      	adds	r7, #20
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr

08003e4c <PWM_SetDutyAdapt>:

void PWM_SetDutyAdapt(TIM_HandleTypeDef* timer, uint32_t channel, uint16_t power)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b087      	sub	sp, #28
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	4613      	mov	r3, r2
 8003e58:	80fb      	strh	r3, [r7, #6]

	uint32_t value_pulse;

	//out power
	if(power==0)
 8003e5a:	88fb      	ldrh	r3, [r7, #6]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d102      	bne.n	8003e66 <PWM_SetDutyAdapt+0x1a>
		value_pulse = 0;
 8003e60:	2300      	movs	r3, #0
 8003e62:	617b      	str	r3, [r7, #20]
 8003e64:	e011      	b.n	8003e8a <PWM_SetDutyAdapt+0x3e>
	else
	{
		value_pulse = ((254*power)/(MAX_LED_PWM_VALUE-MIN_LED_PWM_VALUE))+MIN_LED_PWM_VALUE;
 8003e66:	88fa      	ldrh	r2, [r7, #6]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	01db      	lsls	r3, r3, #7
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	4a16      	ldr	r2, [pc, #88]	; (8003ecc <PWM_SetDutyAdapt+0x80>)
 8003e72:	fb82 1203 	smull	r1, r2, r2, r3
 8003e76:	441a      	add	r2, r3
 8003e78:	11d2      	asrs	r2, r2, #7
 8003e7a:	17db      	asrs	r3, r3, #31
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	617b      	str	r3, [r7, #20]
		if(value_pulse > MAX_LED_PWM_VALUE)
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	2bff      	cmp	r3, #255	; 0xff
 8003e84:	d901      	bls.n	8003e8a <PWM_SetDutyAdapt+0x3e>
			value_pulse = MAX_LED_PWM_VALUE;
 8003e86:	23ff      	movs	r3, #255	; 0xff
 8003e88:	617b      	str	r3, [r7, #20]
	}

	 __HAL_TIM_SET_COMPARE(timer, channel, value_pulse);
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d104      	bne.n	8003e9a <PWM_SetDutyAdapt+0x4e>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003e98:	e013      	b.n	8003ec2 <PWM_SetDutyAdapt+0x76>
	 __HAL_TIM_SET_COMPARE(timer, channel, value_pulse);
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d104      	bne.n	8003eaa <PWM_SetDutyAdapt+0x5e>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003ea8:	e00b      	b.n	8003ec2 <PWM_SetDutyAdapt+0x76>
	 __HAL_TIM_SET_COMPARE(timer, channel, value_pulse);
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d104      	bne.n	8003eba <PWM_SetDutyAdapt+0x6e>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003eb8:	e003      	b.n	8003ec2 <PWM_SetDutyAdapt+0x76>
	 __HAL_TIM_SET_COMPARE(timer, channel, value_pulse);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003ec2:	bf00      	nop
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	80808081 	.word	0x80808081

08003ed0 <PatchPWMtoLED>:

void PatchPWMtoLED (uint8_t isInverted)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	71fb      	strb	r3, [r7, #7]
	if(isInverted)
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d018      	beq.n	8003f12 <PatchPWMtoLED+0x42>
	{
		  LED1_pwmtimer = &htim2;
 8003ee0:	4b1a      	ldr	r3, [pc, #104]	; (8003f4c <PatchPWMtoLED+0x7c>)
 8003ee2:	4a1b      	ldr	r2, [pc, #108]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003ee4:	601a      	str	r2, [r3, #0]
		  LED1_PWMchannel = TIM_CHANNEL_4;
 8003ee6:	4b1b      	ldr	r3, [pc, #108]	; (8003f54 <PatchPWMtoLED+0x84>)
 8003ee8:	220c      	movs	r2, #12
 8003eea:	601a      	str	r2, [r3, #0]
		  LED2_pwmtimer = &htim2;
 8003eec:	4b1a      	ldr	r3, [pc, #104]	; (8003f58 <PatchPWMtoLED+0x88>)
 8003eee:	4a18      	ldr	r2, [pc, #96]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003ef0:	601a      	str	r2, [r3, #0]
		  LED2_PWMchannel = TIM_CHANNEL_3;
 8003ef2:	4b1a      	ldr	r3, [pc, #104]	; (8003f5c <PatchPWMtoLED+0x8c>)
 8003ef4:	2208      	movs	r2, #8
 8003ef6:	601a      	str	r2, [r3, #0]
		  LED3_pwmtimer = &htim2;
 8003ef8:	4b19      	ldr	r3, [pc, #100]	; (8003f60 <PatchPWMtoLED+0x90>)
 8003efa:	4a15      	ldr	r2, [pc, #84]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003efc:	601a      	str	r2, [r3, #0]
		  LED3_PWMchannel = TIM_CHANNEL_2;
 8003efe:	4b19      	ldr	r3, [pc, #100]	; (8003f64 <PatchPWMtoLED+0x94>)
 8003f00:	2204      	movs	r2, #4
 8003f02:	601a      	str	r2, [r3, #0]
		  LED4_pwmtimer = &htim2;
 8003f04:	4b18      	ldr	r3, [pc, #96]	; (8003f68 <PatchPWMtoLED+0x98>)
 8003f06:	4a12      	ldr	r2, [pc, #72]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003f08:	601a      	str	r2, [r3, #0]
		  LED4_PWMchannel = TIM_CHANNEL_1;
 8003f0a:	4b18      	ldr	r3, [pc, #96]	; (8003f6c <PatchPWMtoLED+0x9c>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]
		  LED3_pwmtimer = &htim2;
		  LED3_PWMchannel = TIM_CHANNEL_3;
		  LED4_pwmtimer = &htim2;
		  LED4_PWMchannel = TIM_CHANNEL_4;
	}
}
 8003f10:	e017      	b.n	8003f42 <PatchPWMtoLED+0x72>
		  LED1_pwmtimer = &htim2;
 8003f12:	4b0e      	ldr	r3, [pc, #56]	; (8003f4c <PatchPWMtoLED+0x7c>)
 8003f14:	4a0e      	ldr	r2, [pc, #56]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003f16:	601a      	str	r2, [r3, #0]
		  LED1_PWMchannel = TIM_CHANNEL_1;
 8003f18:	4b0e      	ldr	r3, [pc, #56]	; (8003f54 <PatchPWMtoLED+0x84>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	601a      	str	r2, [r3, #0]
		  LED2_pwmtimer = &htim2;
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <PatchPWMtoLED+0x88>)
 8003f20:	4a0b      	ldr	r2, [pc, #44]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003f22:	601a      	str	r2, [r3, #0]
		  LED2_PWMchannel = TIM_CHANNEL_2;
 8003f24:	4b0d      	ldr	r3, [pc, #52]	; (8003f5c <PatchPWMtoLED+0x8c>)
 8003f26:	2204      	movs	r2, #4
 8003f28:	601a      	str	r2, [r3, #0]
		  LED3_pwmtimer = &htim2;
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	; (8003f60 <PatchPWMtoLED+0x90>)
 8003f2c:	4a08      	ldr	r2, [pc, #32]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003f2e:	601a      	str	r2, [r3, #0]
		  LED3_PWMchannel = TIM_CHANNEL_3;
 8003f30:	4b0c      	ldr	r3, [pc, #48]	; (8003f64 <PatchPWMtoLED+0x94>)
 8003f32:	2208      	movs	r2, #8
 8003f34:	601a      	str	r2, [r3, #0]
		  LED4_pwmtimer = &htim2;
 8003f36:	4b0c      	ldr	r3, [pc, #48]	; (8003f68 <PatchPWMtoLED+0x98>)
 8003f38:	4a05      	ldr	r2, [pc, #20]	; (8003f50 <PatchPWMtoLED+0x80>)
 8003f3a:	601a      	str	r2, [r3, #0]
		  LED4_PWMchannel = TIM_CHANNEL_4;
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <PatchPWMtoLED+0x9c>)
 8003f3e:	220c      	movs	r2, #12
 8003f40:	601a      	str	r2, [r3, #0]
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bc80      	pop	{r7}
 8003f4a:	4770      	bx	lr
 8003f4c:	2000097c 	.word	0x2000097c
 8003f50:	20000a64 	.word	0x20000a64
 8003f54:	2000095c 	.word	0x2000095c
 8003f58:	20000990 	.word	0x20000990
 8003f5c:	20000968 	.word	0x20000968
 8003f60:	20000970 	.word	0x20000970
 8003f64:	20000984 	.word	0x20000984
 8003f68:	20000988 	.word	0x20000988
 8003f6c:	20000994 	.word	0x20000994

08003f70 <Update_Display>:

void Update_Display()
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b088      	sub	sp, #32
 8003f74:	af04      	add	r7, sp, #16
	char Str_percent[]="000";
 8003f76:	4bab      	ldr	r3, [pc, #684]	; (8004224 <Update_Display+0x2b4>)
 8003f78:	60bb      	str	r3, [r7, #8]
    char Str_dmx[]="000";
 8003f7a:	4baa      	ldr	r3, [pc, #680]	; (8004224 <Update_Display+0x2b4>)
 8003f7c:	607b      	str	r3, [r7, #4]
    char Str_add[]="000";
 8003f7e:	4ba9      	ldr	r3, [pc, #676]	; (8004224 <Update_Display+0x2b4>)
 8003f80:	603b      	str	r3, [r7, #0]
    uint8_t percent_value;

    SSD1306_Clear();
 8003f82:	f7fc fcb4 	bl	80008ee <SSD1306_Clear>

    if(Current_Display == DISP_PARAM)
 8003f86:	4ba8      	ldr	r3, [pc, #672]	; (8004228 <Update_Display+0x2b8>)
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f040 80a0 	bne.w	80040d2 <Update_Display+0x162>
    {
    	//CURSOR
    	SSD1306_DrawFilledTriangle(0, 11*Display_Cursor, 0, 11*Display_Cursor + 8, 7, 11*Display_Cursor + 4, 1);
 8003f92:	4ba6      	ldr	r3, [pc, #664]	; (800422c <Update_Display+0x2bc>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	4613      	mov	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4413      	add	r3, r2
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	1899      	adds	r1, r3, r2
 8003fa2:	4ba2      	ldr	r3, [pc, #648]	; (800422c <Update_Display+0x2bc>)
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	4613      	mov	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4413      	add	r3, r2
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	4413      	add	r3, r2
 8003fb2:	f103 0008 	add.w	r0, r3, #8
 8003fb6:	4b9d      	ldr	r3, [pc, #628]	; (800422c <Update_Display+0x2bc>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	461a      	mov	r2, r3
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	005b      	lsls	r3, r3, #1
 8003fc4:	4413      	add	r3, r2
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	2201      	movs	r2, #1
 8003fca:	9202      	str	r2, [sp, #8]
 8003fcc:	9301      	str	r3, [sp, #4]
 8003fce:	2307      	movs	r3, #7
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	f7fc fbc8 	bl	800076c <SSD1306_DrawFilledTriangle>

    	//MODE
    	SSD1306_GotoXY (10,0);
 8003fdc:	2100      	movs	r1, #0
 8003fde:	200a      	movs	r0, #10
 8003fe0:	f7fc fa0e 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts ("MODE: ", &Font_7x10, 1);
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	4992      	ldr	r1, [pc, #584]	; (8004230 <Update_Display+0x2c0>)
 8003fe8:	4892      	ldr	r0, [pc, #584]	; (8004234 <Update_Display+0x2c4>)
 8003fea:	f7fc fa9f 	bl	800052c <SSD1306_Puts>
    	SSD1306_GotoXY (80,0);
 8003fee:	2100      	movs	r1, #0
 8003ff0:	2050      	movs	r0, #80	; 0x50
 8003ff2:	f7fc fa05 	bl	8000400 <SSD1306_GotoXY>
    	if(Current_Mode == MODE_OFF)
 8003ff6:	4b90      	ldr	r3, [pc, #576]	; (8004238 <Update_Display+0x2c8>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d104      	bne.n	8004008 <Update_Display+0x98>
    		SSD1306_Puts ("OFF", &Font_7x10, 1);
 8003ffe:	2201      	movs	r2, #1
 8004000:	498b      	ldr	r1, [pc, #556]	; (8004230 <Update_Display+0x2c0>)
 8004002:	488e      	ldr	r0, [pc, #568]	; (800423c <Update_Display+0x2cc>)
 8004004:	f7fc fa92 	bl	800052c <SSD1306_Puts>
    	if(Current_Mode == MODE_MANU)
 8004008:	4b8b      	ldr	r3, [pc, #556]	; (8004238 <Update_Display+0x2c8>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	2b02      	cmp	r3, #2
 800400e:	d104      	bne.n	800401a <Update_Display+0xaa>
    		SSD1306_Puts ("MANU", &Font_7x10, 1);
 8004010:	2201      	movs	r2, #1
 8004012:	4987      	ldr	r1, [pc, #540]	; (8004230 <Update_Display+0x2c0>)
 8004014:	488a      	ldr	r0, [pc, #552]	; (8004240 <Update_Display+0x2d0>)
 8004016:	f7fc fa89 	bl	800052c <SSD1306_Puts>
    	if(Current_Mode == MODE_DMX)
 800401a:	4b87      	ldr	r3, [pc, #540]	; (8004238 <Update_Display+0x2c8>)
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d104      	bne.n	800402c <Update_Display+0xbc>
    	    SSD1306_Puts ("DMX", &Font_7x10, 1);
 8004022:	2201      	movs	r2, #1
 8004024:	4982      	ldr	r1, [pc, #520]	; (8004230 <Update_Display+0x2c0>)
 8004026:	4887      	ldr	r0, [pc, #540]	; (8004244 <Update_Display+0x2d4>)
 8004028:	f7fc fa80 	bl	800052c <SSD1306_Puts>

    	//INVERT
    	SSD1306_GotoXY (10,11);
 800402c:	210b      	movs	r1, #11
 800402e:	200a      	movs	r0, #10
 8004030:	f7fc f9e6 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts ("INVERT: ", &Font_7x10, 1);
 8004034:	2201      	movs	r2, #1
 8004036:	497e      	ldr	r1, [pc, #504]	; (8004230 <Update_Display+0x2c0>)
 8004038:	4883      	ldr	r0, [pc, #524]	; (8004248 <Update_Display+0x2d8>)
 800403a:	f7fc fa77 	bl	800052c <SSD1306_Puts>
    	SSD1306_GotoXY (80,11);
 800403e:	210b      	movs	r1, #11
 8004040:	2050      	movs	r0, #80	; 0x50
 8004042:	f7fc f9dd 	bl	8000400 <SSD1306_GotoXY>
		if(IsInverted)
 8004046:	4b81      	ldr	r3, [pc, #516]	; (800424c <Update_Display+0x2dc>)
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d005      	beq.n	800405a <Update_Display+0xea>
			SSD1306_Puts ("YES", &Font_7x10, 1);
 800404e:	2201      	movs	r2, #1
 8004050:	4977      	ldr	r1, [pc, #476]	; (8004230 <Update_Display+0x2c0>)
 8004052:	487f      	ldr	r0, [pc, #508]	; (8004250 <Update_Display+0x2e0>)
 8004054:	f7fc fa6a 	bl	800052c <SSD1306_Puts>
 8004058:	e004      	b.n	8004064 <Update_Display+0xf4>
		else
			SSD1306_Puts ("NO", &Font_7x10, 1);
 800405a:	2201      	movs	r2, #1
 800405c:	4974      	ldr	r1, [pc, #464]	; (8004230 <Update_Display+0x2c0>)
 800405e:	487d      	ldr	r0, [pc, #500]	; (8004254 <Update_Display+0x2e4>)
 8004060:	f7fc fa64 	bl	800052c <SSD1306_Puts>

    	//ADRESS DMX
    	SSD1306_GotoXY (10,22);
 8004064:	2116      	movs	r1, #22
 8004066:	200a      	movs	r0, #10
 8004068:	f7fc f9ca 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts ("ADDRESS: ", &Font_7x10, 1);
 800406c:	2201      	movs	r2, #1
 800406e:	4970      	ldr	r1, [pc, #448]	; (8004230 <Update_Display+0x2c0>)
 8004070:	4879      	ldr	r0, [pc, #484]	; (8004258 <Update_Display+0x2e8>)
 8004072:	f7fc fa5b 	bl	800052c <SSD1306_Puts>
    	SSD1306_GotoXY (80,22);
 8004076:	2116      	movs	r1, #22
 8004078:	2050      	movs	r0, #80	; 0x50
 800407a:	f7fc f9c1 	bl	8000400 <SSD1306_GotoXY>
    	sprintf(Str_add,"%03d",DMX_Adress);
 800407e:	4b77      	ldr	r3, [pc, #476]	; (800425c <Update_Display+0x2ec>)
 8004080:	881b      	ldrh	r3, [r3, #0]
 8004082:	461a      	mov	r2, r3
 8004084:	463b      	mov	r3, r7
 8004086:	4976      	ldr	r1, [pc, #472]	; (8004260 <Update_Display+0x2f0>)
 8004088:	4618      	mov	r0, r3
 800408a:	f001 fe79 	bl	8005d80 <siprintf>
    	SSD1306_Puts (Str_add, &Font_7x10, 1);
 800408e:	463b      	mov	r3, r7
 8004090:	2201      	movs	r2, #1
 8004092:	4967      	ldr	r1, [pc, #412]	; (8004230 <Update_Display+0x2c0>)
 8004094:	4618      	mov	r0, r3
 8004096:	f7fc fa49 	bl	800052c <SSD1306_Puts>

    	//MAN VALUE
    	SSD1306_GotoXY (10,33);
 800409a:	2121      	movs	r1, #33	; 0x21
 800409c:	200a      	movs	r0, #10
 800409e:	f7fc f9af 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts ("MAN VALUE: ", &Font_7x10, 1);
 80040a2:	2201      	movs	r2, #1
 80040a4:	4962      	ldr	r1, [pc, #392]	; (8004230 <Update_Display+0x2c0>)
 80040a6:	486f      	ldr	r0, [pc, #444]	; (8004264 <Update_Display+0x2f4>)
 80040a8:	f7fc fa40 	bl	800052c <SSD1306_Puts>
    	SSD1306_GotoXY (80,33);
 80040ac:	2121      	movs	r1, #33	; 0x21
 80040ae:	2050      	movs	r0, #80	; 0x50
 80040b0:	f7fc f9a6 	bl	8000400 <SSD1306_GotoXY>
		sprintf(Str_add,"%03d",Manu_value);
 80040b4:	4b6c      	ldr	r3, [pc, #432]	; (8004268 <Update_Display+0x2f8>)
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	461a      	mov	r2, r3
 80040ba:	463b      	mov	r3, r7
 80040bc:	4968      	ldr	r1, [pc, #416]	; (8004260 <Update_Display+0x2f0>)
 80040be:	4618      	mov	r0, r3
 80040c0:	f001 fe5e 	bl	8005d80 <siprintf>
		SSD1306_Puts (Str_add, &Font_7x10, 1);
 80040c4:	463b      	mov	r3, r7
 80040c6:	2201      	movs	r2, #1
 80040c8:	4959      	ldr	r1, [pc, #356]	; (8004230 <Update_Display+0x2c0>)
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fc fa2e 	bl	800052c <SSD1306_Puts>
 80040d0:	e123      	b.n	800431a <Update_Display+0x3aa>
    }
    else if(Current_Display == DISP_CONFIG_MODE)
 80040d2:	4b55      	ldr	r3, [pc, #340]	; (8004228 <Update_Display+0x2b8>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d11e      	bne.n	800411a <Update_Display+0x1aa>
    {
    	SSD1306_GotoXY (40,0);
 80040dc:	2100      	movs	r1, #0
 80040de:	2028      	movs	r0, #40	; 0x28
 80040e0:	f7fc f98e 	bl	8000400 <SSD1306_GotoXY>

    	switch(Current_Mode)
 80040e4:	4b54      	ldr	r3, [pc, #336]	; (8004238 <Update_Display+0x2c8>)
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d010      	beq.n	800410e <Update_Display+0x19e>
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d008      	beq.n	8004102 <Update_Display+0x192>
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d000      	beq.n	80040f6 <Update_Display+0x186>
			break;
		case MODE_DMX:
			SSD1306_Puts ("DMX", &Font_16x26, 1);
			break;
		default:
			break;
 80040f4:	e111      	b.n	800431a <Update_Display+0x3aa>
			SSD1306_Puts ("OFF", &Font_16x26, 1);
 80040f6:	2201      	movs	r2, #1
 80040f8:	495c      	ldr	r1, [pc, #368]	; (800426c <Update_Display+0x2fc>)
 80040fa:	4850      	ldr	r0, [pc, #320]	; (800423c <Update_Display+0x2cc>)
 80040fc:	f7fc fa16 	bl	800052c <SSD1306_Puts>
			break;
 8004100:	e10b      	b.n	800431a <Update_Display+0x3aa>
			SSD1306_Puts ("MANU", &Font_16x26, 1);
 8004102:	2201      	movs	r2, #1
 8004104:	4959      	ldr	r1, [pc, #356]	; (800426c <Update_Display+0x2fc>)
 8004106:	484e      	ldr	r0, [pc, #312]	; (8004240 <Update_Display+0x2d0>)
 8004108:	f7fc fa10 	bl	800052c <SSD1306_Puts>
			break;
 800410c:	e105      	b.n	800431a <Update_Display+0x3aa>
			SSD1306_Puts ("DMX", &Font_16x26, 1);
 800410e:	2201      	movs	r2, #1
 8004110:	4956      	ldr	r1, [pc, #344]	; (800426c <Update_Display+0x2fc>)
 8004112:	484c      	ldr	r0, [pc, #304]	; (8004244 <Update_Display+0x2d4>)
 8004114:	f7fc fa0a 	bl	800052c <SSD1306_Puts>
			break;
 8004118:	e0ff      	b.n	800431a <Update_Display+0x3aa>
		}
    }
    else if(Current_Display == DISP_CONFIG_INVERT)
 800411a:	4b43      	ldr	r3, [pc, #268]	; (8004228 <Update_Display+0x2b8>)
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d117      	bne.n	8004154 <Update_Display+0x1e4>
	{

    	if(IsInverted)
 8004124:	4b49      	ldr	r3, [pc, #292]	; (800424c <Update_Display+0x2dc>)
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d009      	beq.n	8004140 <Update_Display+0x1d0>
    	{
    		SSD1306_GotoXY (40,0);
 800412c:	2100      	movs	r1, #0
 800412e:	2028      	movs	r0, #40	; 0x28
 8004130:	f7fc f966 	bl	8000400 <SSD1306_GotoXY>
    		SSD1306_Puts ("YES", &Font_16x26, 1);
 8004134:	2201      	movs	r2, #1
 8004136:	494d      	ldr	r1, [pc, #308]	; (800426c <Update_Display+0x2fc>)
 8004138:	4845      	ldr	r0, [pc, #276]	; (8004250 <Update_Display+0x2e0>)
 800413a:	f7fc f9f7 	bl	800052c <SSD1306_Puts>
 800413e:	e0ec      	b.n	800431a <Update_Display+0x3aa>
    	}
    	else
    	{
    		SSD1306_GotoXY (48,0);
 8004140:	2100      	movs	r1, #0
 8004142:	2030      	movs	r0, #48	; 0x30
 8004144:	f7fc f95c 	bl	8000400 <SSD1306_GotoXY>
    		SSD1306_Puts ("NO", &Font_16x26, 1);
 8004148:	2201      	movs	r2, #1
 800414a:	4948      	ldr	r1, [pc, #288]	; (800426c <Update_Display+0x2fc>)
 800414c:	4841      	ldr	r0, [pc, #260]	; (8004254 <Update_Display+0x2e4>)
 800414e:	f7fc f9ed 	bl	800052c <SSD1306_Puts>
 8004152:	e0e2      	b.n	800431a <Update_Display+0x3aa>
    	}
	}
    else if(Current_Display == DISP_CONFIG_MANVALUE)		//MANU
 8004154:	4b34      	ldr	r3, [pc, #208]	; (8004228 <Update_Display+0x2b8>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b04      	cmp	r3, #4
 800415c:	d127      	bne.n	80041ae <Update_Display+0x23e>
    {
    	percent_value = Manu_value;
 800415e:	4b42      	ldr	r3, [pc, #264]	; (8004268 <Update_Display+0x2f8>)
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	73fb      	strb	r3, [r7, #15]
    	sprintf(Str_percent,"%03d",percent_value);
 8004164:	7bfa      	ldrb	r2, [r7, #15]
 8004166:	f107 0308 	add.w	r3, r7, #8
 800416a:	493d      	ldr	r1, [pc, #244]	; (8004260 <Update_Display+0x2f0>)
 800416c:	4618      	mov	r0, r3
 800416e:	f001 fe07 	bl	8005d80 <siprintf>
    	SSD1306_GotoXY (25,0);
 8004172:	2100      	movs	r1, #0
 8004174:	2019      	movs	r0, #25
 8004176:	f7fc f943 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts (Str_percent, &Font_16x26, 1);
 800417a:	f107 0308 	add.w	r3, r7, #8
 800417e:	2201      	movs	r2, #1
 8004180:	493a      	ldr	r1, [pc, #232]	; (800426c <Update_Display+0x2fc>)
 8004182:	4618      	mov	r0, r3
 8004184:	f7fc f9d2 	bl	800052c <SSD1306_Puts>
    	SSD1306_GotoXY (74,0);
 8004188:	2100      	movs	r1, #0
 800418a:	204a      	movs	r0, #74	; 0x4a
 800418c:	f7fc f938 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts ("%", &Font_16x26, 1);
 8004190:	2201      	movs	r2, #1
 8004192:	4936      	ldr	r1, [pc, #216]	; (800426c <Update_Display+0x2fc>)
 8004194:	4836      	ldr	r0, [pc, #216]	; (8004270 <Update_Display+0x300>)
 8004196:	f7fc f9c9 	bl	800052c <SSD1306_Puts>
    	SSD1306_GotoXY (0, 45);
 800419a:	212d      	movs	r1, #45	; 0x2d
 800419c:	2000      	movs	r0, #0
 800419e:	f7fc f92f 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts ("MODE:MANUAL", &Font_11x18, 1);
 80041a2:	2201      	movs	r2, #1
 80041a4:	4933      	ldr	r1, [pc, #204]	; (8004274 <Update_Display+0x304>)
 80041a6:	4834      	ldr	r0, [pc, #208]	; (8004278 <Update_Display+0x308>)
 80041a8:	f7fc f9c0 	bl	800052c <SSD1306_Puts>
 80041ac:	e0b5      	b.n	800431a <Update_Display+0x3aa>
    }
    else if (Current_Display == DISP_CONFIG_ADDRESS)		//DMX
 80041ae:	4b1e      	ldr	r3, [pc, #120]	; (8004228 <Update_Display+0x2b8>)
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b03      	cmp	r3, #3
 80041b6:	f040 80b0 	bne.w	800431a <Update_Display+0x3aa>
    {
    	percent_value = Mean_Value*100/255;
 80041ba:	4b30      	ldr	r3, [pc, #192]	; (800427c <Update_Display+0x30c>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	2364      	movs	r3, #100	; 0x64
 80041c2:	fb03 f302 	mul.w	r3, r3, r2
 80041c6:	4a2e      	ldr	r2, [pc, #184]	; (8004280 <Update_Display+0x310>)
 80041c8:	fb82 1203 	smull	r1, r2, r2, r3
 80041cc:	441a      	add	r2, r3
 80041ce:	11d2      	asrs	r2, r2, #7
 80041d0:	17db      	asrs	r3, r3, #31
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	73fb      	strb	r3, [r7, #15]
    	sprintf(Str_add,"%03d",DMX_Adress);
 80041d6:	4b21      	ldr	r3, [pc, #132]	; (800425c <Update_Display+0x2ec>)
 80041d8:	881b      	ldrh	r3, [r3, #0]
 80041da:	461a      	mov	r2, r3
 80041dc:	463b      	mov	r3, r7
 80041de:	4920      	ldr	r1, [pc, #128]	; (8004260 <Update_Display+0x2f0>)
 80041e0:	4618      	mov	r0, r3
 80041e2:	f001 fdcd 	bl	8005d80 <siprintf>
    	if(DMX_signal_OK)
 80041e6:	4b27      	ldr	r3, [pc, #156]	; (8004284 <Update_Display+0x314>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d04e      	beq.n	800428c <Update_Display+0x31c>
		{
			SSD1306_GotoXY (0, 45);
 80041ee:	212d      	movs	r1, #45	; 0x2d
 80041f0:	2000      	movs	r0, #0
 80041f2:	f7fc f905 	bl	8000400 <SSD1306_GotoXY>
			SSD1306_Puts ("SIGNAL :OK", &Font_11x18, 1);
 80041f6:	2201      	movs	r2, #1
 80041f8:	491e      	ldr	r1, [pc, #120]	; (8004274 <Update_Display+0x304>)
 80041fa:	4823      	ldr	r0, [pc, #140]	; (8004288 <Update_Display+0x318>)
 80041fc:	f7fc f996 	bl	800052c <SSD1306_Puts>
			sprintf(Str_percent,"%03d",percent_value);
 8004200:	7bfa      	ldrb	r2, [r7, #15]
 8004202:	f107 0308 	add.w	r3, r7, #8
 8004206:	4916      	ldr	r1, [pc, #88]	; (8004260 <Update_Display+0x2f0>)
 8004208:	4618      	mov	r0, r3
 800420a:	f001 fdb9 	bl	8005d80 <siprintf>
			sprintf(Str_dmx,"%03d",Protocol_DMX_GetValue(1));
 800420e:	2001      	movs	r0, #1
 8004210:	f7ff fc08 	bl	8003a24 <Protocol_DMX_GetValue>
 8004214:	4603      	mov	r3, r0
 8004216:	461a      	mov	r2, r3
 8004218:	1d3b      	adds	r3, r7, #4
 800421a:	4911      	ldr	r1, [pc, #68]	; (8004260 <Update_Display+0x2f0>)
 800421c:	4618      	mov	r0, r3
 800421e:	f001 fdaf 	bl	8005d80 <siprintf>
 8004222:	e040      	b.n	80042a6 <Update_Display+0x336>
 8004224:	00303030 	.word	0x00303030
 8004228:	20000998 	.word	0x20000998
 800422c:	200009a5 	.word	0x200009a5
 8004230:	20000000 	.word	0x20000000
 8004234:	080065d0 	.word	0x080065d0
 8004238:	20000980 	.word	0x20000980
 800423c:	080065d8 	.word	0x080065d8
 8004240:	080065dc 	.word	0x080065dc
 8004244:	080065e4 	.word	0x080065e4
 8004248:	080065e8 	.word	0x080065e8
 800424c:	20000958 	.word	0x20000958
 8004250:	080065f4 	.word	0x080065f4
 8004254:	080065f8 	.word	0x080065f8
 8004258:	080065fc 	.word	0x080065fc
 800425c:	200009ae 	.word	0x200009ae
 8004260:	08006608 	.word	0x08006608
 8004264:	08006610 	.word	0x08006610
 8004268:	20000960 	.word	0x20000960
 800426c:	20000010 	.word	0x20000010
 8004270:	0800661c 	.word	0x0800661c
 8004274:	20000008 	.word	0x20000008
 8004278:	08006620 	.word	0x08006620
 800427c:	20000959 	.word	0x20000959
 8004280:	80808081 	.word	0x80808081
 8004284:	20000961 	.word	0x20000961
 8004288:	0800662c 	.word	0x0800662c
		}
		else
		{
			SSD1306_GotoXY (0, 45);
 800428c:	212d      	movs	r1, #45	; 0x2d
 800428e:	2000      	movs	r0, #0
 8004290:	f7fc f8b6 	bl	8000400 <SSD1306_GotoXY>
			SSD1306_Puts ("SIGNAL :ERR", &Font_11x18, 1);
 8004294:	2201      	movs	r2, #1
 8004296:	492a      	ldr	r1, [pc, #168]	; (8004340 <Update_Display+0x3d0>)
 8004298:	482a      	ldr	r0, [pc, #168]	; (8004344 <Update_Display+0x3d4>)
 800429a:	f7fc f947 	bl	800052c <SSD1306_Puts>
			sprintf(Str_percent,"---");
 800429e:	4b2a      	ldr	r3, [pc, #168]	; (8004348 <Update_Display+0x3d8>)
 80042a0:	60bb      	str	r3, [r7, #8]
			sprintf(Str_dmx,"---");
 80042a2:	4b29      	ldr	r3, [pc, #164]	; (8004348 <Update_Display+0x3d8>)
 80042a4:	607b      	str	r3, [r7, #4]
		}
    	SSD1306_GotoXY (25,0);
 80042a6:	2100      	movs	r1, #0
 80042a8:	2019      	movs	r0, #25
 80042aa:	f7fc f8a9 	bl	8000400 <SSD1306_GotoXY>
		SSD1306_Puts (Str_percent, &Font_16x26, 1);
 80042ae:	f107 0308 	add.w	r3, r7, #8
 80042b2:	2201      	movs	r2, #1
 80042b4:	4925      	ldr	r1, [pc, #148]	; (800434c <Update_Display+0x3dc>)
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7fc f938 	bl	800052c <SSD1306_Puts>
		SSD1306_GotoXY (74,0);
 80042bc:	2100      	movs	r1, #0
 80042be:	204a      	movs	r0, #74	; 0x4a
 80042c0:	f7fc f89e 	bl	8000400 <SSD1306_GotoXY>
		SSD1306_Puts ("%", &Font_16x26, 1);
 80042c4:	2201      	movs	r2, #1
 80042c6:	4921      	ldr	r1, [pc, #132]	; (800434c <Update_Display+0x3dc>)
 80042c8:	4821      	ldr	r0, [pc, #132]	; (8004350 <Update_Display+0x3e0>)
 80042ca:	f7fc f92f 	bl	800052c <SSD1306_Puts>
		SSD1306_GotoXY (0, 27);
 80042ce:	211b      	movs	r1, #27
 80042d0:	2000      	movs	r0, #0
 80042d2:	f7fc f895 	bl	8000400 <SSD1306_GotoXY>
		SSD1306_Puts ("DMX ADD:", &Font_11x18, 1);
 80042d6:	2201      	movs	r2, #1
 80042d8:	4919      	ldr	r1, [pc, #100]	; (8004340 <Update_Display+0x3d0>)
 80042da:	481e      	ldr	r0, [pc, #120]	; (8004354 <Update_Display+0x3e4>)
 80042dc:	f7fc f926 	bl	800052c <SSD1306_Puts>
		SSD1306_GotoXY (89, 27);
 80042e0:	211b      	movs	r1, #27
 80042e2:	2059      	movs	r0, #89	; 0x59
 80042e4:	f7fc f88c 	bl	8000400 <SSD1306_GotoXY>
		SSD1306_Puts (Str_add, &Font_11x18, 1);
 80042e8:	463b      	mov	r3, r7
 80042ea:	2201      	movs	r2, #1
 80042ec:	4914      	ldr	r1, [pc, #80]	; (8004340 <Update_Display+0x3d0>)
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fc f91c 	bl	800052c <SSD1306_Puts>
		SSD1306_GotoXY (105, 0);
 80042f4:	2100      	movs	r1, #0
 80042f6:	2069      	movs	r0, #105	; 0x69
 80042f8:	f7fc f882 	bl	8000400 <SSD1306_GotoXY>
		SSD1306_Puts ("CH1", &Font_7x10, 1);
 80042fc:	2201      	movs	r2, #1
 80042fe:	4916      	ldr	r1, [pc, #88]	; (8004358 <Update_Display+0x3e8>)
 8004300:	4816      	ldr	r0, [pc, #88]	; (800435c <Update_Display+0x3ec>)
 8004302:	f7fc f913 	bl	800052c <SSD1306_Puts>
		SSD1306_GotoXY (105, 10);
 8004306:	210a      	movs	r1, #10
 8004308:	2069      	movs	r0, #105	; 0x69
 800430a:	f7fc f879 	bl	8000400 <SSD1306_GotoXY>
		SSD1306_Puts (Str_dmx, &Font_7x10, 1);
 800430e:	1d3b      	adds	r3, r7, #4
 8004310:	2201      	movs	r2, #1
 8004312:	4911      	ldr	r1, [pc, #68]	; (8004358 <Update_Display+0x3e8>)
 8004314:	4618      	mov	r0, r3
 8004316:	f7fc f909 	bl	800052c <SSD1306_Puts>
    }

    if(param_changed==__TRUE)
 800431a:	4b11      	ldr	r3, [pc, #68]	; (8004360 <Update_Display+0x3f0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d108      	bne.n	8004334 <Update_Display+0x3c4>
    {
    	SSD1306_GotoXY (120,53);
 8004322:	2135      	movs	r1, #53	; 0x35
 8004324:	2078      	movs	r0, #120	; 0x78
 8004326:	f7fc f86b 	bl	8000400 <SSD1306_GotoXY>
    	SSD1306_Puts ("M", &Font_7x10, 1);
 800432a:	2201      	movs	r2, #1
 800432c:	490a      	ldr	r1, [pc, #40]	; (8004358 <Update_Display+0x3e8>)
 800432e:	480d      	ldr	r0, [pc, #52]	; (8004364 <Update_Display+0x3f4>)
 8004330:	f7fc f8fc 	bl	800052c <SSD1306_Puts>
    }

	SSD1306_UpdateScreen(); //display
 8004334:	f7fb ffc0 	bl	80002b8 <SSD1306_UpdateScreen>
}
 8004338:	bf00      	nop
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	20000008 	.word	0x20000008
 8004344:	08006638 	.word	0x08006638
 8004348:	002d2d2d 	.word	0x002d2d2d
 800434c:	20000010 	.word	0x20000010
 8004350:	0800661c 	.word	0x0800661c
 8004354:	08006644 	.word	0x08006644
 8004358:	20000000 	.word	0x20000000
 800435c:	08006650 	.word	0x08006650
 8004360:	200004ac 	.word	0x200004ac
 8004364:	08006654 	.word	0x08006654

08004368 <Manage_Button>:

void Manage_Button()
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
	static uint32_t time_BpUp=0;
	static uint32_t time_BpDown=0;
	static uint32_t time_BpOk=0;

	//UP
	if(!HAL_GPIO_ReadPin(T3_GPIO_Port, T3_Pin))
 800436c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004370:	484a      	ldr	r0, [pc, #296]	; (800449c <Manage_Button+0x134>)
 8004372:	f7fd faa3 	bl	80018bc <HAL_GPIO_ReadPin>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d126      	bne.n	80043ca <Manage_Button+0x62>
	{
		if(Bp_Up==BP_OFF)
 800437c:	4b48      	ldr	r3, [pc, #288]	; (80044a0 <Manage_Button+0x138>)
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d108      	bne.n	8004396 <Manage_Button+0x2e>
		{
			Bp_Up=BP_CLICK;
 8004384:	4b46      	ldr	r3, [pc, #280]	; (80044a0 <Manage_Button+0x138>)
 8004386:	2201      	movs	r2, #1
 8004388:	701a      	strb	r2, [r3, #0]
			time_BpUp = HAL_GetTick();
 800438a:	f7fc fba5 	bl	8000ad8 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	4b44      	ldr	r3, [pc, #272]	; (80044a4 <Manage_Button+0x13c>)
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	e01c      	b.n	80043d0 <Manage_Button+0x68>
		}
		else if((HAL_GetTick() > time_BpUp+TIME_LONG_BP) && Bp_Up==BP_IDLE)
 8004396:	f7fc fb9f 	bl	8000ad8 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	4b41      	ldr	r3, [pc, #260]	; (80044a4 <Manage_Button+0x13c>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d90c      	bls.n	80043c2 <Manage_Button+0x5a>
 80043a8:	4b3d      	ldr	r3, [pc, #244]	; (80044a0 <Manage_Button+0x138>)
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d108      	bne.n	80043c2 <Manage_Button+0x5a>
		{
			time_BpUp = HAL_GetTick();
 80043b0:	f7fc fb92 	bl	8000ad8 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	4b3b      	ldr	r3, [pc, #236]	; (80044a4 <Manage_Button+0x13c>)
 80043b8:	601a      	str	r2, [r3, #0]
			Bp_Up=BP_1s;
 80043ba:	4b39      	ldr	r3, [pc, #228]	; (80044a0 <Manage_Button+0x138>)
 80043bc:	2202      	movs	r2, #2
 80043be:	701a      	strb	r2, [r3, #0]
 80043c0:	e006      	b.n	80043d0 <Manage_Button+0x68>
		}
		else
			Bp_Up = BP_IDLE;
 80043c2:	4b37      	ldr	r3, [pc, #220]	; (80044a0 <Manage_Button+0x138>)
 80043c4:	2203      	movs	r2, #3
 80043c6:	701a      	strb	r2, [r3, #0]
 80043c8:	e002      	b.n	80043d0 <Manage_Button+0x68>
	}
	else
		Bp_Up=BP_OFF;
 80043ca:	4b35      	ldr	r3, [pc, #212]	; (80044a0 <Manage_Button+0x138>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	701a      	strb	r2, [r3, #0]

	//DOWN
	if(!HAL_GPIO_ReadPin(T1_GPIO_Port, T1_Pin))
 80043d0:	2101      	movs	r1, #1
 80043d2:	4832      	ldr	r0, [pc, #200]	; (800449c <Manage_Button+0x134>)
 80043d4:	f7fd fa72 	bl	80018bc <HAL_GPIO_ReadPin>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d126      	bne.n	800442c <Manage_Button+0xc4>
	{
		if(Bp_Down==BP_OFF)
 80043de:	4b32      	ldr	r3, [pc, #200]	; (80044a8 <Manage_Button+0x140>)
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d108      	bne.n	80043f8 <Manage_Button+0x90>
		{
			Bp_Down=BP_CLICK;
 80043e6:	4b30      	ldr	r3, [pc, #192]	; (80044a8 <Manage_Button+0x140>)
 80043e8:	2201      	movs	r2, #1
 80043ea:	701a      	strb	r2, [r3, #0]
			time_BpDown = HAL_GetTick();
 80043ec:	f7fc fb74 	bl	8000ad8 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	4b2e      	ldr	r3, [pc, #184]	; (80044ac <Manage_Button+0x144>)
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	e01c      	b.n	8004432 <Manage_Button+0xca>
		}
		else if((HAL_GetTick() > time_BpDown+TIME_LONG_BP) && Bp_Down==BP_IDLE)
 80043f8:	f7fc fb6e 	bl	8000ad8 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	4b2b      	ldr	r3, [pc, #172]	; (80044ac <Manage_Button+0x144>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004406:	429a      	cmp	r2, r3
 8004408:	d90c      	bls.n	8004424 <Manage_Button+0xbc>
 800440a:	4b27      	ldr	r3, [pc, #156]	; (80044a8 <Manage_Button+0x140>)
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	2b03      	cmp	r3, #3
 8004410:	d108      	bne.n	8004424 <Manage_Button+0xbc>
		{
			time_BpDown = HAL_GetTick();
 8004412:	f7fc fb61 	bl	8000ad8 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	4b24      	ldr	r3, [pc, #144]	; (80044ac <Manage_Button+0x144>)
 800441a:	601a      	str	r2, [r3, #0]
			Bp_Down=BP_1s;
 800441c:	4b22      	ldr	r3, [pc, #136]	; (80044a8 <Manage_Button+0x140>)
 800441e:	2202      	movs	r2, #2
 8004420:	701a      	strb	r2, [r3, #0]
 8004422:	e006      	b.n	8004432 <Manage_Button+0xca>
		}
		else
			Bp_Down = BP_IDLE;
 8004424:	4b20      	ldr	r3, [pc, #128]	; (80044a8 <Manage_Button+0x140>)
 8004426:	2203      	movs	r2, #3
 8004428:	701a      	strb	r2, [r3, #0]
 800442a:	e002      	b.n	8004432 <Manage_Button+0xca>
	}
	else
		Bp_Down=BP_OFF;
 800442c:	4b1e      	ldr	r3, [pc, #120]	; (80044a8 <Manage_Button+0x140>)
 800442e:	2200      	movs	r2, #0
 8004430:	701a      	strb	r2, [r3, #0]

	//OK
	if(!HAL_GPIO_ReadPin(T2_GPIO_Port, T2_Pin))
 8004432:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004436:	4819      	ldr	r0, [pc, #100]	; (800449c <Manage_Button+0x134>)
 8004438:	f7fd fa40 	bl	80018bc <HAL_GPIO_ReadPin>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d126      	bne.n	8004490 <Manage_Button+0x128>
	{
		if(Bp_Ok==BP_OFF)
 8004442:	4b1b      	ldr	r3, [pc, #108]	; (80044b0 <Manage_Button+0x148>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d108      	bne.n	800445c <Manage_Button+0xf4>
		{
			Bp_Ok=BP_CLICK;
 800444a:	4b19      	ldr	r3, [pc, #100]	; (80044b0 <Manage_Button+0x148>)
 800444c:	2201      	movs	r2, #1
 800444e:	701a      	strb	r2, [r3, #0]
			time_BpOk = HAL_GetTick();
 8004450:	f7fc fb42 	bl	8000ad8 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	4b17      	ldr	r3, [pc, #92]	; (80044b4 <Manage_Button+0x14c>)
 8004458:	601a      	str	r2, [r3, #0]
		else
			Bp_Ok = BP_IDLE;
	}
	else
		Bp_Ok=BP_OFF;
}
 800445a:	e01c      	b.n	8004496 <Manage_Button+0x12e>
		else if((HAL_GetTick()>time_BpOk+TIME_LONG_BP) && Bp_Ok==BP_IDLE)
 800445c:	f7fc fb3c 	bl	8000ad8 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	4b14      	ldr	r3, [pc, #80]	; (80044b4 <Manage_Button+0x14c>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800446a:	429a      	cmp	r2, r3
 800446c:	d90c      	bls.n	8004488 <Manage_Button+0x120>
 800446e:	4b10      	ldr	r3, [pc, #64]	; (80044b0 <Manage_Button+0x148>)
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b03      	cmp	r3, #3
 8004474:	d108      	bne.n	8004488 <Manage_Button+0x120>
			time_BpOk = HAL_GetTick();
 8004476:	f7fc fb2f 	bl	8000ad8 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	4b0d      	ldr	r3, [pc, #52]	; (80044b4 <Manage_Button+0x14c>)
 800447e:	601a      	str	r2, [r3, #0]
			Bp_Ok=BP_1s;
 8004480:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <Manage_Button+0x148>)
 8004482:	2202      	movs	r2, #2
 8004484:	701a      	strb	r2, [r3, #0]
}
 8004486:	e006      	b.n	8004496 <Manage_Button+0x12e>
			Bp_Ok = BP_IDLE;
 8004488:	4b09      	ldr	r3, [pc, #36]	; (80044b0 <Manage_Button+0x148>)
 800448a:	2203      	movs	r2, #3
 800448c:	701a      	strb	r2, [r3, #0]
}
 800448e:	e002      	b.n	8004496 <Manage_Button+0x12e>
		Bp_Ok=BP_OFF;
 8004490:	4b07      	ldr	r3, [pc, #28]	; (80044b0 <Manage_Button+0x148>)
 8004492:	2200      	movs	r2, #0
 8004494:	701a      	strb	r2, [r3, #0]
}
 8004496:	bf00      	nop
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40010c00 	.word	0x40010c00
 80044a0:	200009a4 	.word	0x200009a4
 80044a4:	200004b0 	.word	0x200004b0
 80044a8:	2000096c 	.word	0x2000096c
 80044ac:	200004b4 	.word	0x200004b4
 80044b0:	2000098c 	.word	0x2000098c
 80044b4:	200004b8 	.word	0x200004b8

080044b8 <AppLEDTask>:

void AppLEDTask()
{
 80044b8:	b590      	push	{r4, r7, lr}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
	uint8_t temp_strob_value =0;
 80044be:	2300      	movs	r3, #0
 80044c0:	71fb      	strb	r3, [r7, #7]
	uint8_t rand_value=0;
 80044c2:	2300      	movs	r3, #0
 80044c4:	717b      	strb	r3, [r7, #5]
	int32_t calcul;

	static uint32_t cpt_strob=0;

	//Mean value calculation
	Mean_Value = MeanArray(Current_Value,4);
 80044c6:	2104      	movs	r1, #4
 80044c8:	48bc      	ldr	r0, [pc, #752]	; (80047bc <AppLEDTask+0x304>)
 80044ca:	f7ff fc9b 	bl	8003e04 <MeanArray>
 80044ce:	4603      	mov	r3, r0
 80044d0:	461a      	mov	r2, r3
 80044d2:	4bbb      	ldr	r3, [pc, #748]	; (80047c0 <AppLEDTask+0x308>)
 80044d4:	701a      	strb	r2, [r3, #0]

	if(Current_Mode == MODE_OFF)
 80044d6:	4bbb      	ldr	r3, [pc, #748]	; (80047c4 <AppLEDTask+0x30c>)
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d121      	bne.n	8004522 <AppLEDTask+0x6a>
	{
		Current_Value[0]=0;
 80044de:	4bb7      	ldr	r3, [pc, #732]	; (80047bc <AppLEDTask+0x304>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	701a      	strb	r2, [r3, #0]
		Current_Value[1]=0;
 80044e4:	4bb5      	ldr	r3, [pc, #724]	; (80047bc <AppLEDTask+0x304>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	705a      	strb	r2, [r3, #1]
		Current_Value[2]=0;
 80044ea:	4bb4      	ldr	r3, [pc, #720]	; (80047bc <AppLEDTask+0x304>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	709a      	strb	r2, [r3, #2]
		Current_Value[3]=0;
 80044f0:	4bb2      	ldr	r3, [pc, #712]	; (80047bc <AppLEDTask+0x304>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	70da      	strb	r2, [r3, #3]

		Speed_value=0;
 80044f6:	4bb4      	ldr	r3, [pc, #720]	; (80047c8 <AppLEDTask+0x310>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	701a      	strb	r2, [r3, #0]
		Strob_value_Full=0;
 80044fc:	4bb3      	ldr	r3, [pc, #716]	; (80047cc <AppLEDTask+0x314>)
 80044fe:	2200      	movs	r2, #0
 8004500:	701a      	strb	r2, [r3, #0]
		Strob_value_Rand=0;
 8004502:	4bb3      	ldr	r3, [pc, #716]	; (80047d0 <AppLEDTask+0x318>)
 8004504:	2200      	movs	r2, #0
 8004506:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(REL1_GPIO_Port, REL1_Pin, GPIO_PIN_RESET);
 8004508:	2200      	movs	r2, #0
 800450a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800450e:	48b1      	ldr	r0, [pc, #708]	; (80047d4 <AppLEDTask+0x31c>)
 8004510:	f7fd f9eb 	bl	80018ea <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(REL2_GPIO_Port, REL2_Pin, GPIO_PIN_RESET);
 8004514:	2200      	movs	r2, #0
 8004516:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800451a:	48ae      	ldr	r0, [pc, #696]	; (80047d4 <AppLEDTask+0x31c>)
 800451c:	f7fd f9e5 	bl	80018ea <HAL_GPIO_WritePin>
 8004520:	e168      	b.n	80047f4 <AppLEDTask+0x33c>
	}
	else if(Current_Mode == MODE_MANU)
 8004522:	4ba8      	ldr	r3, [pc, #672]	; (80047c4 <AppLEDTask+0x30c>)
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d145      	bne.n	80045b6 <AppLEDTask+0xfe>
	{
		Current_Value[0]=(uint32_t)(Manu_value*255/100);
 800452a:	4bab      	ldr	r3, [pc, #684]	; (80047d8 <AppLEDTask+0x320>)
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	4613      	mov	r3, r2
 8004532:	021b      	lsls	r3, r3, #8
 8004534:	1a9b      	subs	r3, r3, r2
 8004536:	4aa9      	ldr	r2, [pc, #676]	; (80047dc <AppLEDTask+0x324>)
 8004538:	fb82 1203 	smull	r1, r2, r2, r3
 800453c:	1152      	asrs	r2, r2, #5
 800453e:	17db      	asrs	r3, r3, #31
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	b2da      	uxtb	r2, r3
 8004544:	4b9d      	ldr	r3, [pc, #628]	; (80047bc <AppLEDTask+0x304>)
 8004546:	701a      	strb	r2, [r3, #0]
		Current_Value[1]=(uint32_t)(Manu_value*255/100);
 8004548:	4ba3      	ldr	r3, [pc, #652]	; (80047d8 <AppLEDTask+0x320>)
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	461a      	mov	r2, r3
 800454e:	4613      	mov	r3, r2
 8004550:	021b      	lsls	r3, r3, #8
 8004552:	1a9b      	subs	r3, r3, r2
 8004554:	4aa1      	ldr	r2, [pc, #644]	; (80047dc <AppLEDTask+0x324>)
 8004556:	fb82 1203 	smull	r1, r2, r2, r3
 800455a:	1152      	asrs	r2, r2, #5
 800455c:	17db      	asrs	r3, r3, #31
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	b2da      	uxtb	r2, r3
 8004562:	4b96      	ldr	r3, [pc, #600]	; (80047bc <AppLEDTask+0x304>)
 8004564:	705a      	strb	r2, [r3, #1]
		Current_Value[2]=(uint32_t)(Manu_value*255/100);
 8004566:	4b9c      	ldr	r3, [pc, #624]	; (80047d8 <AppLEDTask+0x320>)
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	461a      	mov	r2, r3
 800456c:	4613      	mov	r3, r2
 800456e:	021b      	lsls	r3, r3, #8
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	4a9a      	ldr	r2, [pc, #616]	; (80047dc <AppLEDTask+0x324>)
 8004574:	fb82 1203 	smull	r1, r2, r2, r3
 8004578:	1152      	asrs	r2, r2, #5
 800457a:	17db      	asrs	r3, r3, #31
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	b2da      	uxtb	r2, r3
 8004580:	4b8e      	ldr	r3, [pc, #568]	; (80047bc <AppLEDTask+0x304>)
 8004582:	709a      	strb	r2, [r3, #2]
		Current_Value[3]=(uint32_t)(Manu_value*255/100);
 8004584:	4b94      	ldr	r3, [pc, #592]	; (80047d8 <AppLEDTask+0x320>)
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	461a      	mov	r2, r3
 800458a:	4613      	mov	r3, r2
 800458c:	021b      	lsls	r3, r3, #8
 800458e:	1a9b      	subs	r3, r3, r2
 8004590:	4a92      	ldr	r2, [pc, #584]	; (80047dc <AppLEDTask+0x324>)
 8004592:	fb82 1203 	smull	r1, r2, r2, r3
 8004596:	1152      	asrs	r2, r2, #5
 8004598:	17db      	asrs	r3, r3, #31
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	b2da      	uxtb	r2, r3
 800459e:	4b87      	ldr	r3, [pc, #540]	; (80047bc <AppLEDTask+0x304>)
 80045a0:	70da      	strb	r2, [r3, #3]

		Speed_value=0;
 80045a2:	4b89      	ldr	r3, [pc, #548]	; (80047c8 <AppLEDTask+0x310>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	701a      	strb	r2, [r3, #0]
		Strob_value_Full=0;
 80045a8:	4b88      	ldr	r3, [pc, #544]	; (80047cc <AppLEDTask+0x314>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	701a      	strb	r2, [r3, #0]
		Strob_value_Rand=0;
 80045ae:	4b88      	ldr	r3, [pc, #544]	; (80047d0 <AppLEDTask+0x318>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	701a      	strb	r2, [r3, #0]
 80045b4:	e11e      	b.n	80047f4 <AppLEDTask+0x33c>
	}
	else	//DMX MODE
	{
		if(HAL_GetTick()>Protocol_DMX_GetLastTickFrame()+TIMOUT_DMX_SIGNAL)
 80045b6:	f7fc fa8f 	bl	8000ad8 <HAL_GetTick>
 80045ba:	4604      	mov	r4, r0
 80045bc:	f7ff fa4a 	bl	8003a54 <Protocol_DMX_GetLastTickFrame>
 80045c0:	4603      	mov	r3, r0
 80045c2:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80045c6:	429c      	cmp	r4, r3
 80045c8:	d918      	bls.n	80045fc <AppLEDTask+0x144>
		{
			Current_Value[0]=0;
 80045ca:	4b7c      	ldr	r3, [pc, #496]	; (80047bc <AppLEDTask+0x304>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	701a      	strb	r2, [r3, #0]
			Current_Value[1]=0;
 80045d0:	4b7a      	ldr	r3, [pc, #488]	; (80047bc <AppLEDTask+0x304>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	705a      	strb	r2, [r3, #1]
			Current_Value[2]=0;
 80045d6:	4b79      	ldr	r3, [pc, #484]	; (80047bc <AppLEDTask+0x304>)
 80045d8:	2200      	movs	r2, #0
 80045da:	709a      	strb	r2, [r3, #2]
			Current_Value[3]=0;
 80045dc:	4b77      	ldr	r3, [pc, #476]	; (80047bc <AppLEDTask+0x304>)
 80045de:	2200      	movs	r2, #0
 80045e0:	70da      	strb	r2, [r3, #3]

			Speed_value=0;
 80045e2:	4b79      	ldr	r3, [pc, #484]	; (80047c8 <AppLEDTask+0x310>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	701a      	strb	r2, [r3, #0]
			Strob_value_Full=0;
 80045e8:	4b78      	ldr	r3, [pc, #480]	; (80047cc <AppLEDTask+0x314>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	701a      	strb	r2, [r3, #0]
			Strob_value_Rand=0;
 80045ee:	4b78      	ldr	r3, [pc, #480]	; (80047d0 <AppLEDTask+0x318>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	701a      	strb	r2, [r3, #0]

			DMX_signal_OK = __FALSE;
 80045f4:	4b7a      	ldr	r3, [pc, #488]	; (80047e0 <AppLEDTask+0x328>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	701a      	strb	r2, [r3, #0]
 80045fa:	e0bc      	b.n	8004776 <AppLEDTask+0x2be>
		}
		else
		{
			Speed_value=Protocol_DMX_GetValue(6);
 80045fc:	2006      	movs	r0, #6
 80045fe:	f7ff fa11 	bl	8003a24 <Protocol_DMX_GetValue>
 8004602:	4603      	mov	r3, r0
 8004604:	461a      	mov	r2, r3
 8004606:	4b70      	ldr	r3, [pc, #448]	; (80047c8 <AppLEDTask+0x310>)
 8004608:	701a      	strb	r2, [r3, #0]
			temp_strob_value=Protocol_DMX_GetValue(5);
 800460a:	2005      	movs	r0, #5
 800460c:	f7ff fa0a 	bl	8003a24 <Protocol_DMX_GetValue>
 8004610:	4603      	mov	r3, r0
 8004612:	71fb      	strb	r3, [r7, #7]

			//Speed update value
			if(Speed_value==0)		//Instant
 8004614:	4b6c      	ldr	r3, [pc, #432]	; (80047c8 <AppLEDTask+0x310>)
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d11c      	bne.n	8004656 <AppLEDTask+0x19e>
			{
				Current_Value[0] = Protocol_DMX_GetValue(1);									//CHANNEL 1
 800461c:	2001      	movs	r0, #1
 800461e:	f7ff fa01 	bl	8003a24 <Protocol_DMX_GetValue>
 8004622:	4603      	mov	r3, r0
 8004624:	461a      	mov	r2, r3
 8004626:	4b65      	ldr	r3, [pc, #404]	; (80047bc <AppLEDTask+0x304>)
 8004628:	701a      	strb	r2, [r3, #0]
				Current_Value[1] = Protocol_DMX_GetValue(2);									//CHANNEL 2
 800462a:	2002      	movs	r0, #2
 800462c:	f7ff f9fa 	bl	8003a24 <Protocol_DMX_GetValue>
 8004630:	4603      	mov	r3, r0
 8004632:	461a      	mov	r2, r3
 8004634:	4b61      	ldr	r3, [pc, #388]	; (80047bc <AppLEDTask+0x304>)
 8004636:	705a      	strb	r2, [r3, #1]
				Current_Value[2] = Protocol_DMX_GetValue(3);									//CHANNEL 3
 8004638:	2003      	movs	r0, #3
 800463a:	f7ff f9f3 	bl	8003a24 <Protocol_DMX_GetValue>
 800463e:	4603      	mov	r3, r0
 8004640:	461a      	mov	r2, r3
 8004642:	4b5e      	ldr	r3, [pc, #376]	; (80047bc <AppLEDTask+0x304>)
 8004644:	709a      	strb	r2, [r3, #2]
				Current_Value[3] = Protocol_DMX_GetValue(4);									//CHANNEL 4
 8004646:	2004      	movs	r0, #4
 8004648:	f7ff f9ec 	bl	8003a24 <Protocol_DMX_GetValue>
 800464c:	4603      	mov	r3, r0
 800464e:	461a      	mov	r2, r3
 8004650:	4b5a      	ldr	r3, [pc, #360]	; (80047bc <AppLEDTask+0x304>)
 8004652:	70da      	strb	r2, [r3, #3]
 8004654:	e079      	b.n	800474a <AppLEDTask+0x292>
			}
			else
			{
				for (uint8_t i =0 ;i<4; i++)
 8004656:	2300      	movs	r3, #0
 8004658:	71bb      	strb	r3, [r7, #6]
 800465a:	e073      	b.n	8004744 <AppLEDTask+0x28c>
				{
					if(Current_Value[i]<Protocol_DMX_GetValue(i+1))
 800465c:	79bb      	ldrb	r3, [r7, #6]
 800465e:	4a57      	ldr	r2, [pc, #348]	; (80047bc <AppLEDTask+0x304>)
 8004660:	5cd4      	ldrb	r4, [r2, r3]
 8004662:	79bb      	ldrb	r3, [r7, #6]
 8004664:	3301      	adds	r3, #1
 8004666:	b2db      	uxtb	r3, r3
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff f9db 	bl	8003a24 <Protocol_DMX_GetValue>
 800466e:	4603      	mov	r3, r0
 8004670:	429c      	cmp	r4, r3
 8004672:	d22c      	bcs.n	80046ce <AppLEDTask+0x216>
					{
						calcul=Current_Value[i]+(260-Speed_value)/5;
 8004674:	79bb      	ldrb	r3, [r7, #6]
 8004676:	4a51      	ldr	r2, [pc, #324]	; (80047bc <AppLEDTask+0x304>)
 8004678:	5cd3      	ldrb	r3, [r2, r3]
 800467a:	4619      	mov	r1, r3
 800467c:	4b52      	ldr	r3, [pc, #328]	; (80047c8 <AppLEDTask+0x310>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	f5c3 7382 	rsb	r3, r3, #260	; 0x104
 8004684:	4a57      	ldr	r2, [pc, #348]	; (80047e4 <AppLEDTask+0x32c>)
 8004686:	fb82 0203 	smull	r0, r2, r2, r3
 800468a:	1052      	asrs	r2, r2, #1
 800468c:	17db      	asrs	r3, r3, #31
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	440b      	add	r3, r1
 8004692:	603b      	str	r3, [r7, #0]
						if(calcul>Protocol_DMX_GetValue(i+1))
 8004694:	79bb      	ldrb	r3, [r7, #6]
 8004696:	3301      	adds	r3, #1
 8004698:	b2db      	uxtb	r3, r3
 800469a:	4618      	mov	r0, r3
 800469c:	f7ff f9c2 	bl	8003a24 <Protocol_DMX_GetValue>
 80046a0:	4603      	mov	r3, r0
 80046a2:	461a      	mov	r2, r3
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	4293      	cmp	r3, r2
 80046a8:	dd0b      	ble.n	80046c2 <AppLEDTask+0x20a>
							Current_Value[i]=Protocol_DMX_GetValue(i+1);
 80046aa:	79bb      	ldrb	r3, [r7, #6]
 80046ac:	3301      	adds	r3, #1
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	79bc      	ldrb	r4, [r7, #6]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff f9b6 	bl	8003a24 <Protocol_DMX_GetValue>
 80046b8:	4603      	mov	r3, r0
 80046ba:	461a      	mov	r2, r3
 80046bc:	4b3f      	ldr	r3, [pc, #252]	; (80047bc <AppLEDTask+0x304>)
 80046be:	551a      	strb	r2, [r3, r4]
 80046c0:	e03d      	b.n	800473e <AppLEDTask+0x286>
						else
							Current_Value[i]=calcul;
 80046c2:	79bb      	ldrb	r3, [r7, #6]
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	b2d1      	uxtb	r1, r2
 80046c8:	4a3c      	ldr	r2, [pc, #240]	; (80047bc <AppLEDTask+0x304>)
 80046ca:	54d1      	strb	r1, [r2, r3]
 80046cc:	e037      	b.n	800473e <AppLEDTask+0x286>
					}
					else if (Current_Value[i]>Protocol_DMX_GetValue(i+1))
 80046ce:	79bb      	ldrb	r3, [r7, #6]
 80046d0:	4a3a      	ldr	r2, [pc, #232]	; (80047bc <AppLEDTask+0x304>)
 80046d2:	5cd4      	ldrb	r4, [r2, r3]
 80046d4:	79bb      	ldrb	r3, [r7, #6]
 80046d6:	3301      	adds	r3, #1
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	4618      	mov	r0, r3
 80046dc:	f7ff f9a2 	bl	8003a24 <Protocol_DMX_GetValue>
 80046e0:	4603      	mov	r3, r0
 80046e2:	429c      	cmp	r4, r3
 80046e4:	d92b      	bls.n	800473e <AppLEDTask+0x286>
					{
						calcul=Current_Value[i]-(260-Speed_value)/5;
 80046e6:	79bb      	ldrb	r3, [r7, #6]
 80046e8:	4a34      	ldr	r2, [pc, #208]	; (80047bc <AppLEDTask+0x304>)
 80046ea:	5cd3      	ldrb	r3, [r2, r3]
 80046ec:	4619      	mov	r1, r3
 80046ee:	4b36      	ldr	r3, [pc, #216]	; (80047c8 <AppLEDTask+0x310>)
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	f5c3 7382 	rsb	r3, r3, #260	; 0x104
 80046f6:	4a3b      	ldr	r2, [pc, #236]	; (80047e4 <AppLEDTask+0x32c>)
 80046f8:	fb82 0203 	smull	r0, r2, r2, r3
 80046fc:	1052      	asrs	r2, r2, #1
 80046fe:	17db      	asrs	r3, r3, #31
 8004700:	1a9b      	subs	r3, r3, r2
 8004702:	440b      	add	r3, r1
 8004704:	603b      	str	r3, [r7, #0]
						if(calcul<Protocol_DMX_GetValue(i+1))
 8004706:	79bb      	ldrb	r3, [r7, #6]
 8004708:	3301      	adds	r3, #1
 800470a:	b2db      	uxtb	r3, r3
 800470c:	4618      	mov	r0, r3
 800470e:	f7ff f989 	bl	8003a24 <Protocol_DMX_GetValue>
 8004712:	4603      	mov	r3, r0
 8004714:	461a      	mov	r2, r3
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	4293      	cmp	r3, r2
 800471a:	da0b      	bge.n	8004734 <AppLEDTask+0x27c>
							Current_Value[i]=Protocol_DMX_GetValue(i+1);
 800471c:	79bb      	ldrb	r3, [r7, #6]
 800471e:	3301      	adds	r3, #1
 8004720:	b2db      	uxtb	r3, r3
 8004722:	79bc      	ldrb	r4, [r7, #6]
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff f97d 	bl	8003a24 <Protocol_DMX_GetValue>
 800472a:	4603      	mov	r3, r0
 800472c:	461a      	mov	r2, r3
 800472e:	4b23      	ldr	r3, [pc, #140]	; (80047bc <AppLEDTask+0x304>)
 8004730:	551a      	strb	r2, [r3, r4]
 8004732:	e004      	b.n	800473e <AppLEDTask+0x286>
						else
							Current_Value[i]=calcul;
 8004734:	79bb      	ldrb	r3, [r7, #6]
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	b2d1      	uxtb	r1, r2
 800473a:	4a20      	ldr	r2, [pc, #128]	; (80047bc <AppLEDTask+0x304>)
 800473c:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i =0 ;i<4; i++)
 800473e:	79bb      	ldrb	r3, [r7, #6]
 8004740:	3301      	adds	r3, #1
 8004742:	71bb      	strb	r3, [r7, #6]
 8004744:	79bb      	ldrb	r3, [r7, #6]
 8004746:	2b03      	cmp	r3, #3
 8004748:	d988      	bls.n	800465c <AppLEDTask+0x1a4>
					}
				}
			}

			//Strob decomposition channel
			if(temp_strob_value>127)
 800474a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800474e:	2b00      	cmp	r3, #0
 8004750:	da08      	bge.n	8004764 <AppLEDTask+0x2ac>
			{
				Strob_value_Full=0;
 8004752:	4b1e      	ldr	r3, [pc, #120]	; (80047cc <AppLEDTask+0x314>)
 8004754:	2200      	movs	r2, #0
 8004756:	701a      	strb	r2, [r3, #0]
				Strob_value_Rand=temp_strob_value-127;
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	3b7f      	subs	r3, #127	; 0x7f
 800475c:	b2da      	uxtb	r2, r3
 800475e:	4b1c      	ldr	r3, [pc, #112]	; (80047d0 <AppLEDTask+0x318>)
 8004760:	701a      	strb	r2, [r3, #0]
 8004762:	e005      	b.n	8004770 <AppLEDTask+0x2b8>
			}
			else
			{
				Strob_value_Full=temp_strob_value;
 8004764:	4a19      	ldr	r2, [pc, #100]	; (80047cc <AppLEDTask+0x314>)
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	7013      	strb	r3, [r2, #0]
				Strob_value_Rand=0;
 800476a:	4b19      	ldr	r3, [pc, #100]	; (80047d0 <AppLEDTask+0x318>)
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]
			}
			DMX_signal_OK = __TRUE;
 8004770:	4b1b      	ldr	r3, [pc, #108]	; (80047e0 <AppLEDTask+0x328>)
 8004772:	2201      	movs	r2, #1
 8004774:	701a      	strb	r2, [r3, #0]
		}

		if(Protocol_DMX_GetValue(7)<128)
 8004776:	2007      	movs	r0, #7
 8004778:	f7ff f954 	bl	8003a24 <Protocol_DMX_GetValue>
 800477c:	4603      	mov	r3, r0
 800477e:	b25b      	sxtb	r3, r3
 8004780:	2b00      	cmp	r3, #0
 8004782:	db06      	blt.n	8004792 <AppLEDTask+0x2da>
			HAL_GPIO_WritePin(REL1_GPIO_Port, REL1_Pin, GPIO_PIN_RESET);
 8004784:	2200      	movs	r2, #0
 8004786:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800478a:	4812      	ldr	r0, [pc, #72]	; (80047d4 <AppLEDTask+0x31c>)
 800478c:	f7fd f8ad 	bl	80018ea <HAL_GPIO_WritePin>
 8004790:	e005      	b.n	800479e <AppLEDTask+0x2e6>
		else
			HAL_GPIO_WritePin(REL1_GPIO_Port, REL1_Pin, GPIO_PIN_SET);
 8004792:	2201      	movs	r2, #1
 8004794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004798:	480e      	ldr	r0, [pc, #56]	; (80047d4 <AppLEDTask+0x31c>)
 800479a:	f7fd f8a6 	bl	80018ea <HAL_GPIO_WritePin>

		if(Protocol_DMX_GetValue(8)<128)
 800479e:	2008      	movs	r0, #8
 80047a0:	f7ff f940 	bl	8003a24 <Protocol_DMX_GetValue>
 80047a4:	4603      	mov	r3, r0
 80047a6:	b25b      	sxtb	r3, r3
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	db1d      	blt.n	80047e8 <AppLEDTask+0x330>
			HAL_GPIO_WritePin(REL2_GPIO_Port, REL2_Pin, GPIO_PIN_RESET);
 80047ac:	2200      	movs	r2, #0
 80047ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047b2:	4808      	ldr	r0, [pc, #32]	; (80047d4 <AppLEDTask+0x31c>)
 80047b4:	f7fd f899 	bl	80018ea <HAL_GPIO_WritePin>
 80047b8:	e01c      	b.n	80047f4 <AppLEDTask+0x33c>
 80047ba:	bf00      	nop
 80047bc:	20000950 	.word	0x20000950
 80047c0:	20000959 	.word	0x20000959
 80047c4:	20000980 	.word	0x20000980
 80047c8:	200009ac 	.word	0x200009ac
 80047cc:	20000978 	.word	0x20000978
 80047d0:	2000095a 	.word	0x2000095a
 80047d4:	40010c00 	.word	0x40010c00
 80047d8:	20000960 	.word	0x20000960
 80047dc:	51eb851f 	.word	0x51eb851f
 80047e0:	20000961 	.word	0x20000961
 80047e4:	66666667 	.word	0x66666667
		else
			HAL_GPIO_WritePin(REL2_GPIO_Port, REL2_Pin, GPIO_PIN_SET);
 80047e8:	2201      	movs	r2, #1
 80047ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047ee:	4886      	ldr	r0, [pc, #536]	; (8004a08 <AppLEDTask+0x550>)
 80047f0:	f7fd f87b 	bl	80018ea <HAL_GPIO_WritePin>

	}

	//Set value on LED
	if(temp_strob_value>0)	//STROB
 80047f4:	79fb      	ldrb	r3, [r7, #7]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f000 80d5 	beq.w	80049a6 <AppLEDTask+0x4ee>
	{
		if(Strob_value_Full>0 && cpt_strob>=(129-Strob_value_Full)/2)
 80047fc:	4b83      	ldr	r3, [pc, #524]	; (8004a0c <AppLEDTask+0x554>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d037      	beq.n	8004874 <AppLEDTask+0x3bc>
 8004804:	4b81      	ldr	r3, [pc, #516]	; (8004a0c <AppLEDTask+0x554>)
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	f1c3 0381 	rsb	r3, r3, #129	; 0x81
 800480c:	0fda      	lsrs	r2, r3, #31
 800480e:	4413      	add	r3, r2
 8004810:	105b      	asrs	r3, r3, #1
 8004812:	461a      	mov	r2, r3
 8004814:	4b7e      	ldr	r3, [pc, #504]	; (8004a10 <AppLEDTask+0x558>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d82b      	bhi.n	8004874 <AppLEDTask+0x3bc>
		{
			PWM_SetDutyAdapt(LED1_pwmtimer,LED1_PWMchannel,(uint32_t)Current_Value[0]);
 800481c:	4b7d      	ldr	r3, [pc, #500]	; (8004a14 <AppLEDTask+0x55c>)
 800481e:	6818      	ldr	r0, [r3, #0]
 8004820:	4b7d      	ldr	r3, [pc, #500]	; (8004a18 <AppLEDTask+0x560>)
 8004822:	6819      	ldr	r1, [r3, #0]
 8004824:	4b7d      	ldr	r3, [pc, #500]	; (8004a1c <AppLEDTask+0x564>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	b29b      	uxth	r3, r3
 800482a:	461a      	mov	r2, r3
 800482c:	f7ff fb0e 	bl	8003e4c <PWM_SetDutyAdapt>
			PWM_SetDutyAdapt(LED2_pwmtimer,LED2_PWMchannel,(uint32_t)Current_Value[1]);
 8004830:	4b7b      	ldr	r3, [pc, #492]	; (8004a20 <AppLEDTask+0x568>)
 8004832:	6818      	ldr	r0, [r3, #0]
 8004834:	4b7b      	ldr	r3, [pc, #492]	; (8004a24 <AppLEDTask+0x56c>)
 8004836:	6819      	ldr	r1, [r3, #0]
 8004838:	4b78      	ldr	r3, [pc, #480]	; (8004a1c <AppLEDTask+0x564>)
 800483a:	785b      	ldrb	r3, [r3, #1]
 800483c:	b29b      	uxth	r3, r3
 800483e:	461a      	mov	r2, r3
 8004840:	f7ff fb04 	bl	8003e4c <PWM_SetDutyAdapt>
			PWM_SetDutyAdapt(LED3_pwmtimer,LED3_PWMchannel,(uint32_t)Current_Value[2]);
 8004844:	4b78      	ldr	r3, [pc, #480]	; (8004a28 <AppLEDTask+0x570>)
 8004846:	6818      	ldr	r0, [r3, #0]
 8004848:	4b78      	ldr	r3, [pc, #480]	; (8004a2c <AppLEDTask+0x574>)
 800484a:	6819      	ldr	r1, [r3, #0]
 800484c:	4b73      	ldr	r3, [pc, #460]	; (8004a1c <AppLEDTask+0x564>)
 800484e:	789b      	ldrb	r3, [r3, #2]
 8004850:	b29b      	uxth	r3, r3
 8004852:	461a      	mov	r2, r3
 8004854:	f7ff fafa 	bl	8003e4c <PWM_SetDutyAdapt>
			PWM_SetDutyAdapt(LED4_pwmtimer,LED4_PWMchannel,(uint32_t)Current_Value[3]);
 8004858:	4b75      	ldr	r3, [pc, #468]	; (8004a30 <AppLEDTask+0x578>)
 800485a:	6818      	ldr	r0, [r3, #0]
 800485c:	4b75      	ldr	r3, [pc, #468]	; (8004a34 <AppLEDTask+0x57c>)
 800485e:	6819      	ldr	r1, [r3, #0]
 8004860:	4b6e      	ldr	r3, [pc, #440]	; (8004a1c <AppLEDTask+0x564>)
 8004862:	78db      	ldrb	r3, [r3, #3]
 8004864:	b29b      	uxth	r3, r3
 8004866:	461a      	mov	r2, r3
 8004868:	f7ff faf0 	bl	8003e4c <PWM_SetDutyAdapt>
			cpt_strob=0;
 800486c:	4b68      	ldr	r3, [pc, #416]	; (8004a10 <AppLEDTask+0x558>)
 800486e:	2200      	movs	r2, #0
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	e0c4      	b.n	80049fe <AppLEDTask+0x546>
		}
		else if(Strob_value_Rand>0 && cpt_strob>=(128-Strob_value_Rand)/2)
 8004874:	4b70      	ldr	r3, [pc, #448]	; (8004a38 <AppLEDTask+0x580>)
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d06e      	beq.n	800495a <AppLEDTask+0x4a2>
 800487c:	4b6e      	ldr	r3, [pc, #440]	; (8004a38 <AppLEDTask+0x580>)
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004884:	0fda      	lsrs	r2, r3, #31
 8004886:	4413      	add	r3, r2
 8004888:	105b      	asrs	r3, r3, #1
 800488a:	461a      	mov	r2, r3
 800488c:	4b60      	ldr	r3, [pc, #384]	; (8004a10 <AppLEDTask+0x558>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	429a      	cmp	r2, r3
 8004892:	d862      	bhi.n	800495a <AppLEDTask+0x4a2>
		{
			rand_value = HAL_GetTick()%4;
 8004894:	f7fc f920 	bl	8000ad8 <HAL_GetTick>
 8004898:	4603      	mov	r3, r0
 800489a:	b2db      	uxtb	r3, r3
 800489c:	f003 0303 	and.w	r3, r3, #3
 80048a0:	717b      	strb	r3, [r7, #5]
			if(rand_value==0) PWM_SetDutyAdapt(LED1_pwmtimer,LED1_PWMchannel,(uint32_t)Current_Value[0]); else PWM_SetDutyAdapt(LED1_pwmtimer,LED1_PWMchannel,0);
 80048a2:	797b      	ldrb	r3, [r7, #5]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10a      	bne.n	80048be <AppLEDTask+0x406>
 80048a8:	4b5a      	ldr	r3, [pc, #360]	; (8004a14 <AppLEDTask+0x55c>)
 80048aa:	6818      	ldr	r0, [r3, #0]
 80048ac:	4b5a      	ldr	r3, [pc, #360]	; (8004a18 <AppLEDTask+0x560>)
 80048ae:	6819      	ldr	r1, [r3, #0]
 80048b0:	4b5a      	ldr	r3, [pc, #360]	; (8004a1c <AppLEDTask+0x564>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	461a      	mov	r2, r3
 80048b8:	f7ff fac8 	bl	8003e4c <PWM_SetDutyAdapt>
 80048bc:	e007      	b.n	80048ce <AppLEDTask+0x416>
 80048be:	4b55      	ldr	r3, [pc, #340]	; (8004a14 <AppLEDTask+0x55c>)
 80048c0:	6818      	ldr	r0, [r3, #0]
 80048c2:	4b55      	ldr	r3, [pc, #340]	; (8004a18 <AppLEDTask+0x560>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2200      	movs	r2, #0
 80048c8:	4619      	mov	r1, r3
 80048ca:	f7ff fabf 	bl	8003e4c <PWM_SetDutyAdapt>
			if(rand_value==1) PWM_SetDutyAdapt(LED2_pwmtimer,LED2_PWMchannel,(uint32_t)Current_Value[1]); else PWM_SetDutyAdapt(LED2_pwmtimer,LED2_PWMchannel,0);
 80048ce:	797b      	ldrb	r3, [r7, #5]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d10a      	bne.n	80048ea <AppLEDTask+0x432>
 80048d4:	4b52      	ldr	r3, [pc, #328]	; (8004a20 <AppLEDTask+0x568>)
 80048d6:	6818      	ldr	r0, [r3, #0]
 80048d8:	4b52      	ldr	r3, [pc, #328]	; (8004a24 <AppLEDTask+0x56c>)
 80048da:	6819      	ldr	r1, [r3, #0]
 80048dc:	4b4f      	ldr	r3, [pc, #316]	; (8004a1c <AppLEDTask+0x564>)
 80048de:	785b      	ldrb	r3, [r3, #1]
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	461a      	mov	r2, r3
 80048e4:	f7ff fab2 	bl	8003e4c <PWM_SetDutyAdapt>
 80048e8:	e007      	b.n	80048fa <AppLEDTask+0x442>
 80048ea:	4b4d      	ldr	r3, [pc, #308]	; (8004a20 <AppLEDTask+0x568>)
 80048ec:	6818      	ldr	r0, [r3, #0]
 80048ee:	4b4d      	ldr	r3, [pc, #308]	; (8004a24 <AppLEDTask+0x56c>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2200      	movs	r2, #0
 80048f4:	4619      	mov	r1, r3
 80048f6:	f7ff faa9 	bl	8003e4c <PWM_SetDutyAdapt>
			if(rand_value==2) PWM_SetDutyAdapt(LED3_pwmtimer,LED3_PWMchannel,(uint32_t)Current_Value[2]); else PWM_SetDutyAdapt(LED3_pwmtimer,LED3_PWMchannel,0);
 80048fa:	797b      	ldrb	r3, [r7, #5]
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d10a      	bne.n	8004916 <AppLEDTask+0x45e>
 8004900:	4b49      	ldr	r3, [pc, #292]	; (8004a28 <AppLEDTask+0x570>)
 8004902:	6818      	ldr	r0, [r3, #0]
 8004904:	4b49      	ldr	r3, [pc, #292]	; (8004a2c <AppLEDTask+0x574>)
 8004906:	6819      	ldr	r1, [r3, #0]
 8004908:	4b44      	ldr	r3, [pc, #272]	; (8004a1c <AppLEDTask+0x564>)
 800490a:	789b      	ldrb	r3, [r3, #2]
 800490c:	b29b      	uxth	r3, r3
 800490e:	461a      	mov	r2, r3
 8004910:	f7ff fa9c 	bl	8003e4c <PWM_SetDutyAdapt>
 8004914:	e007      	b.n	8004926 <AppLEDTask+0x46e>
 8004916:	4b44      	ldr	r3, [pc, #272]	; (8004a28 <AppLEDTask+0x570>)
 8004918:	6818      	ldr	r0, [r3, #0]
 800491a:	4b44      	ldr	r3, [pc, #272]	; (8004a2c <AppLEDTask+0x574>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2200      	movs	r2, #0
 8004920:	4619      	mov	r1, r3
 8004922:	f7ff fa93 	bl	8003e4c <PWM_SetDutyAdapt>
			if(rand_value==3) PWM_SetDutyAdapt(LED4_pwmtimer,LED4_PWMchannel,(uint32_t)Current_Value[3]); else PWM_SetDutyAdapt(LED4_pwmtimer,LED4_PWMchannel,0);
 8004926:	797b      	ldrb	r3, [r7, #5]
 8004928:	2b03      	cmp	r3, #3
 800492a:	d10a      	bne.n	8004942 <AppLEDTask+0x48a>
 800492c:	4b40      	ldr	r3, [pc, #256]	; (8004a30 <AppLEDTask+0x578>)
 800492e:	6818      	ldr	r0, [r3, #0]
 8004930:	4b40      	ldr	r3, [pc, #256]	; (8004a34 <AppLEDTask+0x57c>)
 8004932:	6819      	ldr	r1, [r3, #0]
 8004934:	4b39      	ldr	r3, [pc, #228]	; (8004a1c <AppLEDTask+0x564>)
 8004936:	78db      	ldrb	r3, [r3, #3]
 8004938:	b29b      	uxth	r3, r3
 800493a:	461a      	mov	r2, r3
 800493c:	f7ff fa86 	bl	8003e4c <PWM_SetDutyAdapt>
 8004940:	e007      	b.n	8004952 <AppLEDTask+0x49a>
 8004942:	4b3b      	ldr	r3, [pc, #236]	; (8004a30 <AppLEDTask+0x578>)
 8004944:	6818      	ldr	r0, [r3, #0]
 8004946:	4b3b      	ldr	r3, [pc, #236]	; (8004a34 <AppLEDTask+0x57c>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2200      	movs	r2, #0
 800494c:	4619      	mov	r1, r3
 800494e:	f7ff fa7d 	bl	8003e4c <PWM_SetDutyAdapt>

			cpt_strob=0;
 8004952:	4b2f      	ldr	r3, [pc, #188]	; (8004a10 <AppLEDTask+0x558>)
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	e051      	b.n	80049fe <AppLEDTask+0x546>
		}
		else
		{
			PWM_SetDutyAdapt(LED1_pwmtimer,LED1_PWMchannel,0);
 800495a:	4b2e      	ldr	r3, [pc, #184]	; (8004a14 <AppLEDTask+0x55c>)
 800495c:	6818      	ldr	r0, [r3, #0]
 800495e:	4b2e      	ldr	r3, [pc, #184]	; (8004a18 <AppLEDTask+0x560>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2200      	movs	r2, #0
 8004964:	4619      	mov	r1, r3
 8004966:	f7ff fa71 	bl	8003e4c <PWM_SetDutyAdapt>
			PWM_SetDutyAdapt(LED2_pwmtimer,LED2_PWMchannel,0);
 800496a:	4b2d      	ldr	r3, [pc, #180]	; (8004a20 <AppLEDTask+0x568>)
 800496c:	6818      	ldr	r0, [r3, #0]
 800496e:	4b2d      	ldr	r3, [pc, #180]	; (8004a24 <AppLEDTask+0x56c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2200      	movs	r2, #0
 8004974:	4619      	mov	r1, r3
 8004976:	f7ff fa69 	bl	8003e4c <PWM_SetDutyAdapt>
			PWM_SetDutyAdapt(LED3_pwmtimer,LED3_PWMchannel,0);
 800497a:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <AppLEDTask+0x570>)
 800497c:	6818      	ldr	r0, [r3, #0]
 800497e:	4b2b      	ldr	r3, [pc, #172]	; (8004a2c <AppLEDTask+0x574>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2200      	movs	r2, #0
 8004984:	4619      	mov	r1, r3
 8004986:	f7ff fa61 	bl	8003e4c <PWM_SetDutyAdapt>
			PWM_SetDutyAdapt(LED4_pwmtimer,LED4_PWMchannel,0);
 800498a:	4b29      	ldr	r3, [pc, #164]	; (8004a30 <AppLEDTask+0x578>)
 800498c:	6818      	ldr	r0, [r3, #0]
 800498e:	4b29      	ldr	r3, [pc, #164]	; (8004a34 <AppLEDTask+0x57c>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2200      	movs	r2, #0
 8004994:	4619      	mov	r1, r3
 8004996:	f7ff fa59 	bl	8003e4c <PWM_SetDutyAdapt>

			cpt_strob++;
 800499a:	4b1d      	ldr	r3, [pc, #116]	; (8004a10 <AppLEDTask+0x558>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3301      	adds	r3, #1
 80049a0:	4a1b      	ldr	r2, [pc, #108]	; (8004a10 <AppLEDTask+0x558>)
 80049a2:	6013      	str	r3, [r2, #0]
		PWM_SetDutyAdapt(LED3_pwmtimer,LED3_PWMchannel,(uint32_t)Current_Value[2]);
		PWM_SetDutyAdapt(LED4_pwmtimer,LED4_PWMchannel,(uint32_t)Current_Value[3]);

		cpt_strob=0;
	}
}
 80049a4:	e02b      	b.n	80049fe <AppLEDTask+0x546>
		PWM_SetDutyAdapt(LED1_pwmtimer,LED1_PWMchannel,(uint32_t)Current_Value[0]);
 80049a6:	4b1b      	ldr	r3, [pc, #108]	; (8004a14 <AppLEDTask+0x55c>)
 80049a8:	6818      	ldr	r0, [r3, #0]
 80049aa:	4b1b      	ldr	r3, [pc, #108]	; (8004a18 <AppLEDTask+0x560>)
 80049ac:	6819      	ldr	r1, [r3, #0]
 80049ae:	4b1b      	ldr	r3, [pc, #108]	; (8004a1c <AppLEDTask+0x564>)
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	461a      	mov	r2, r3
 80049b6:	f7ff fa49 	bl	8003e4c <PWM_SetDutyAdapt>
		PWM_SetDutyAdapt(LED2_pwmtimer,LED2_PWMchannel,(uint32_t)Current_Value[1]);
 80049ba:	4b19      	ldr	r3, [pc, #100]	; (8004a20 <AppLEDTask+0x568>)
 80049bc:	6818      	ldr	r0, [r3, #0]
 80049be:	4b19      	ldr	r3, [pc, #100]	; (8004a24 <AppLEDTask+0x56c>)
 80049c0:	6819      	ldr	r1, [r3, #0]
 80049c2:	4b16      	ldr	r3, [pc, #88]	; (8004a1c <AppLEDTask+0x564>)
 80049c4:	785b      	ldrb	r3, [r3, #1]
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	461a      	mov	r2, r3
 80049ca:	f7ff fa3f 	bl	8003e4c <PWM_SetDutyAdapt>
		PWM_SetDutyAdapt(LED3_pwmtimer,LED3_PWMchannel,(uint32_t)Current_Value[2]);
 80049ce:	4b16      	ldr	r3, [pc, #88]	; (8004a28 <AppLEDTask+0x570>)
 80049d0:	6818      	ldr	r0, [r3, #0]
 80049d2:	4b16      	ldr	r3, [pc, #88]	; (8004a2c <AppLEDTask+0x574>)
 80049d4:	6819      	ldr	r1, [r3, #0]
 80049d6:	4b11      	ldr	r3, [pc, #68]	; (8004a1c <AppLEDTask+0x564>)
 80049d8:	789b      	ldrb	r3, [r3, #2]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	461a      	mov	r2, r3
 80049de:	f7ff fa35 	bl	8003e4c <PWM_SetDutyAdapt>
		PWM_SetDutyAdapt(LED4_pwmtimer,LED4_PWMchannel,(uint32_t)Current_Value[3]);
 80049e2:	4b13      	ldr	r3, [pc, #76]	; (8004a30 <AppLEDTask+0x578>)
 80049e4:	6818      	ldr	r0, [r3, #0]
 80049e6:	4b13      	ldr	r3, [pc, #76]	; (8004a34 <AppLEDTask+0x57c>)
 80049e8:	6819      	ldr	r1, [r3, #0]
 80049ea:	4b0c      	ldr	r3, [pc, #48]	; (8004a1c <AppLEDTask+0x564>)
 80049ec:	78db      	ldrb	r3, [r3, #3]
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	461a      	mov	r2, r3
 80049f2:	f7ff fa2b 	bl	8003e4c <PWM_SetDutyAdapt>
		cpt_strob=0;
 80049f6:	4b06      	ldr	r3, [pc, #24]	; (8004a10 <AppLEDTask+0x558>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	601a      	str	r2, [r3, #0]
}
 80049fc:	e7ff      	b.n	80049fe <AppLEDTask+0x546>
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd90      	pop	{r4, r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40010c00 	.word	0x40010c00
 8004a0c:	20000978 	.word	0x20000978
 8004a10:	200004bc 	.word	0x200004bc
 8004a14:	2000097c 	.word	0x2000097c
 8004a18:	2000095c 	.word	0x2000095c
 8004a1c:	20000950 	.word	0x20000950
 8004a20:	20000990 	.word	0x20000990
 8004a24:	20000968 	.word	0x20000968
 8004a28:	20000970 	.word	0x20000970
 8004a2c:	20000984 	.word	0x20000984
 8004a30:	20000988 	.word	0x20000988
 8004a34:	20000994 	.word	0x20000994
 8004a38:	2000095a 	.word	0x2000095a

08004a3c <AppIHMTask>:

void AppIHMTask()
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	af00      	add	r7, sp, #0
	Manage_Button();
 8004a40:	f7ff fc92 	bl	8004368 <Manage_Button>

	if(Current_Display == DISP_PARAM)
 8004a44:	4b90      	ldr	r3, [pc, #576]	; (8004c88 <AppIHMTask+0x24c>)
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d148      	bne.n	8004ae0 <AppIHMTask+0xa4>
	{
		if(Bp_Up == BP_CLICK)
 8004a4e:	4b8f      	ldr	r3, [pc, #572]	; (8004c8c <AppIHMTask+0x250>)
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d10d      	bne.n	8004a72 <AppIHMTask+0x36>
		{
			if(Display_Cursor == 3)
 8004a56:	4b8e      	ldr	r3, [pc, #568]	; (8004c90 <AppIHMTask+0x254>)
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d103      	bne.n	8004a66 <AppIHMTask+0x2a>
				Display_Cursor = 0;
 8004a5e:	4b8c      	ldr	r3, [pc, #560]	; (8004c90 <AppIHMTask+0x254>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	701a      	strb	r2, [r3, #0]
 8004a64:	e005      	b.n	8004a72 <AppIHMTask+0x36>
			else
				Display_Cursor++;
 8004a66:	4b8a      	ldr	r3, [pc, #552]	; (8004c90 <AppIHMTask+0x254>)
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	4b88      	ldr	r3, [pc, #544]	; (8004c90 <AppIHMTask+0x254>)
 8004a70:	701a      	strb	r2, [r3, #0]
		}
		if(Bp_Down == BP_CLICK)
 8004a72:	4b88      	ldr	r3, [pc, #544]	; (8004c94 <AppIHMTask+0x258>)
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d10d      	bne.n	8004a96 <AppIHMTask+0x5a>
		{
			if(Display_Cursor == 0)
 8004a7a:	4b85      	ldr	r3, [pc, #532]	; (8004c90 <AppIHMTask+0x254>)
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d103      	bne.n	8004a8a <AppIHMTask+0x4e>
				Display_Cursor = 3;
 8004a82:	4b83      	ldr	r3, [pc, #524]	; (8004c90 <AppIHMTask+0x254>)
 8004a84:	2203      	movs	r2, #3
 8004a86:	701a      	strb	r2, [r3, #0]
 8004a88:	e005      	b.n	8004a96 <AppIHMTask+0x5a>
			else
				Display_Cursor--;
 8004a8a:	4b81      	ldr	r3, [pc, #516]	; (8004c90 <AppIHMTask+0x254>)
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	4b7f      	ldr	r3, [pc, #508]	; (8004c90 <AppIHMTask+0x254>)
 8004a94:	701a      	strb	r2, [r3, #0]
		}
		if(Bp_Ok == BP_CLICK)
 8004a96:	4b80      	ldr	r3, [pc, #512]	; (8004c98 <AppIHMTask+0x25c>)
 8004a98:	781b      	ldrb	r3, [r3, #0]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	f040 819d 	bne.w	8004dda <AppIHMTask+0x39e>
		{
			switch(Display_Cursor)
 8004aa0:	4b7b      	ldr	r3, [pc, #492]	; (8004c90 <AppIHMTask+0x254>)
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	f200 819a 	bhi.w	8004dde <AppIHMTask+0x3a2>
 8004aaa:	a201      	add	r2, pc, #4	; (adr r2, 8004ab0 <AppIHMTask+0x74>)
 8004aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab0:	08004ac1 	.word	0x08004ac1
 8004ab4:	08004ac9 	.word	0x08004ac9
 8004ab8:	08004ad1 	.word	0x08004ad1
 8004abc:	08004ad9 	.word	0x08004ad9
			{
			case 0:
				Current_Display = DISP_CONFIG_MODE;
 8004ac0:	4b71      	ldr	r3, [pc, #452]	; (8004c88 <AppIHMTask+0x24c>)
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	701a      	strb	r2, [r3, #0]
				break;
 8004ac6:	e18b      	b.n	8004de0 <AppIHMTask+0x3a4>
			case 1:
				Current_Display = DISP_CONFIG_INVERT;
 8004ac8:	4b6f      	ldr	r3, [pc, #444]	; (8004c88 <AppIHMTask+0x24c>)
 8004aca:	2202      	movs	r2, #2
 8004acc:	701a      	strb	r2, [r3, #0]
				break;
 8004ace:	e187      	b.n	8004de0 <AppIHMTask+0x3a4>
			case 2:
				Current_Display = DISP_CONFIG_ADDRESS;
 8004ad0:	4b6d      	ldr	r3, [pc, #436]	; (8004c88 <AppIHMTask+0x24c>)
 8004ad2:	2203      	movs	r2, #3
 8004ad4:	701a      	strb	r2, [r3, #0]
				break;
 8004ad6:	e183      	b.n	8004de0 <AppIHMTask+0x3a4>
			case 3:
				Current_Display = DISP_CONFIG_MANVALUE;
 8004ad8:	4b6b      	ldr	r3, [pc, #428]	; (8004c88 <AppIHMTask+0x24c>)
 8004ada:	2204      	movs	r2, #4
 8004adc:	701a      	strb	r2, [r3, #0]
				break;
 8004ade:	e17f      	b.n	8004de0 <AppIHMTask+0x3a4>
				break;
			}
		}
	}

	else if(Current_Display == DISP_CONFIG_MODE)
 8004ae0:	4b69      	ldr	r3, [pc, #420]	; (8004c88 <AppIHMTask+0x24c>)
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d13c      	bne.n	8004b64 <AppIHMTask+0x128>
	{
		if(Bp_Up == BP_CLICK)
 8004aea:	4b68      	ldr	r3, [pc, #416]	; (8004c8c <AppIHMTask+0x250>)
 8004aec:	781b      	ldrb	r3, [r3, #0]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d115      	bne.n	8004b1e <AppIHMTask+0xe2>
		{
			param_changed=__TRUE;
 8004af2:	4b6a      	ldr	r3, [pc, #424]	; (8004c9c <AppIHMTask+0x260>)
 8004af4:	2201      	movs	r2, #1
 8004af6:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004af8:	f7fb ffee 	bl	8000ad8 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	4b68      	ldr	r3, [pc, #416]	; (8004ca0 <AppIHMTask+0x264>)
 8004b00:	601a      	str	r2, [r3, #0]
			if(Current_Mode == 2)
 8004b02:	4b68      	ldr	r3, [pc, #416]	; (8004ca4 <AppIHMTask+0x268>)
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d103      	bne.n	8004b12 <AppIHMTask+0xd6>
				Current_Mode = 0;
 8004b0a:	4b66      	ldr	r3, [pc, #408]	; (8004ca4 <AppIHMTask+0x268>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	701a      	strb	r2, [r3, #0]
 8004b10:	e005      	b.n	8004b1e <AppIHMTask+0xe2>
			else
				Current_Mode++;
 8004b12:	4b64      	ldr	r3, [pc, #400]	; (8004ca4 <AppIHMTask+0x268>)
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	3301      	adds	r3, #1
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	4b62      	ldr	r3, [pc, #392]	; (8004ca4 <AppIHMTask+0x268>)
 8004b1c:	701a      	strb	r2, [r3, #0]
		}
		if(Bp_Down == BP_CLICK)
 8004b1e:	4b5d      	ldr	r3, [pc, #372]	; (8004c94 <AppIHMTask+0x258>)
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d115      	bne.n	8004b52 <AppIHMTask+0x116>
		{
			param_changed=__TRUE;
 8004b26:	4b5d      	ldr	r3, [pc, #372]	; (8004c9c <AppIHMTask+0x260>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004b2c:	f7fb ffd4 	bl	8000ad8 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	4b5b      	ldr	r3, [pc, #364]	; (8004ca0 <AppIHMTask+0x264>)
 8004b34:	601a      	str	r2, [r3, #0]
			if(Current_Mode == 0)
 8004b36:	4b5b      	ldr	r3, [pc, #364]	; (8004ca4 <AppIHMTask+0x268>)
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <AppIHMTask+0x10a>
				Current_Mode = 2;
 8004b3e:	4b59      	ldr	r3, [pc, #356]	; (8004ca4 <AppIHMTask+0x268>)
 8004b40:	2202      	movs	r2, #2
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	e005      	b.n	8004b52 <AppIHMTask+0x116>
			else
				Current_Mode--;
 8004b46:	4b57      	ldr	r3, [pc, #348]	; (8004ca4 <AppIHMTask+0x268>)
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b2da      	uxtb	r2, r3
 8004b4e:	4b55      	ldr	r3, [pc, #340]	; (8004ca4 <AppIHMTask+0x268>)
 8004b50:	701a      	strb	r2, [r3, #0]
		}

		if(Bp_Ok == BP_CLICK)
 8004b52:	4b51      	ldr	r3, [pc, #324]	; (8004c98 <AppIHMTask+0x25c>)
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	f040 8142 	bne.w	8004de0 <AppIHMTask+0x3a4>
		{
			Current_Display = DISP_PARAM;
 8004b5c:	4b4a      	ldr	r3, [pc, #296]	; (8004c88 <AppIHMTask+0x24c>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	701a      	strb	r2, [r3, #0]
		if(Bp_Ok == BP_CLICK)
		{
			Current_Display = DISP_PARAM;
		}
	}
}
 8004b62:	e13d      	b.n	8004de0 <AppIHMTask+0x3a4>
	else if(Current_Display == DISP_CONFIG_ADDRESS)
 8004b64:	4b48      	ldr	r3, [pc, #288]	; (8004c88 <AppIHMTask+0x24c>)
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b03      	cmp	r3, #3
 8004b6c:	f040 80a0 	bne.w	8004cb0 <AppIHMTask+0x274>
		if(Bp_Up == BP_CLICK)
 8004b70:	4b46      	ldr	r3, [pc, #280]	; (8004c8c <AppIHMTask+0x250>)
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d11a      	bne.n	8004bae <AppIHMTask+0x172>
			if(DMX_Adress<512)
 8004b78:	4b4b      	ldr	r3, [pc, #300]	; (8004ca8 <AppIHMTask+0x26c>)
 8004b7a:	881b      	ldrh	r3, [r3, #0]
 8004b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b80:	d205      	bcs.n	8004b8e <AppIHMTask+0x152>
				DMX_Adress++;
 8004b82:	4b49      	ldr	r3, [pc, #292]	; (8004ca8 <AppIHMTask+0x26c>)
 8004b84:	881b      	ldrh	r3, [r3, #0]
 8004b86:	3301      	adds	r3, #1
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	4b47      	ldr	r3, [pc, #284]	; (8004ca8 <AppIHMTask+0x26c>)
 8004b8c:	801a      	strh	r2, [r3, #0]
			param_changed = __TRUE;
 8004b8e:	4b43      	ldr	r3, [pc, #268]	; (8004c9c <AppIHMTask+0x260>)
 8004b90:	2201      	movs	r2, #1
 8004b92:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004b94:	f7fb ffa0 	bl	8000ad8 <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	4b41      	ldr	r3, [pc, #260]	; (8004ca0 <AppIHMTask+0x264>)
 8004b9c:	601a      	str	r2, [r3, #0]
			Protocol_DMX_init(DMX_Adress,DMX_uart);
 8004b9e:	4b42      	ldr	r3, [pc, #264]	; (8004ca8 <AppIHMTask+0x26c>)
 8004ba0:	881a      	ldrh	r2, [r3, #0]
 8004ba2:	4b42      	ldr	r3, [pc, #264]	; (8004cac <AppIHMTask+0x270>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	4610      	mov	r0, r2
 8004baa:	f7fe fe6b 	bl	8003884 <Protocol_DMX_init>
		if(Bp_Up == BP_1s)
 8004bae:	4b37      	ldr	r3, [pc, #220]	; (8004c8c <AppIHMTask+0x250>)
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d11f      	bne.n	8004bf6 <AppIHMTask+0x1ba>
			if(DMX_Adress<=502)
 8004bb6:	4b3c      	ldr	r3, [pc, #240]	; (8004ca8 <AppIHMTask+0x26c>)
 8004bb8:	881b      	ldrh	r3, [r3, #0]
 8004bba:	f5b3 7ffb 	cmp.w	r3, #502	; 0x1f6
 8004bbe:	d806      	bhi.n	8004bce <AppIHMTask+0x192>
				DMX_Adress+=10;
 8004bc0:	4b39      	ldr	r3, [pc, #228]	; (8004ca8 <AppIHMTask+0x26c>)
 8004bc2:	881b      	ldrh	r3, [r3, #0]
 8004bc4:	330a      	adds	r3, #10
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	4b37      	ldr	r3, [pc, #220]	; (8004ca8 <AppIHMTask+0x26c>)
 8004bca:	801a      	strh	r2, [r3, #0]
 8004bcc:	e003      	b.n	8004bd6 <AppIHMTask+0x19a>
				DMX_Adress=512;
 8004bce:	4b36      	ldr	r3, [pc, #216]	; (8004ca8 <AppIHMTask+0x26c>)
 8004bd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bd4:	801a      	strh	r2, [r3, #0]
			param_changed = __TRUE;
 8004bd6:	4b31      	ldr	r3, [pc, #196]	; (8004c9c <AppIHMTask+0x260>)
 8004bd8:	2201      	movs	r2, #1
 8004bda:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004bdc:	f7fb ff7c 	bl	8000ad8 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	4b2f      	ldr	r3, [pc, #188]	; (8004ca0 <AppIHMTask+0x264>)
 8004be4:	601a      	str	r2, [r3, #0]
			Protocol_DMX_init(DMX_Adress,DMX_uart);
 8004be6:	4b30      	ldr	r3, [pc, #192]	; (8004ca8 <AppIHMTask+0x26c>)
 8004be8:	881a      	ldrh	r2, [r3, #0]
 8004bea:	4b30      	ldr	r3, [pc, #192]	; (8004cac <AppIHMTask+0x270>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4619      	mov	r1, r3
 8004bf0:	4610      	mov	r0, r2
 8004bf2:	f7fe fe47 	bl	8003884 <Protocol_DMX_init>
		if(Bp_Down == BP_CLICK)
 8004bf6:	4b27      	ldr	r3, [pc, #156]	; (8004c94 <AppIHMTask+0x258>)
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d119      	bne.n	8004c32 <AppIHMTask+0x1f6>
			if(DMX_Adress>1)
 8004bfe:	4b2a      	ldr	r3, [pc, #168]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c00:	881b      	ldrh	r3, [r3, #0]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d905      	bls.n	8004c12 <AppIHMTask+0x1d6>
				DMX_Adress--;
 8004c06:	4b28      	ldr	r3, [pc, #160]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c08:	881b      	ldrh	r3, [r3, #0]
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	4b26      	ldr	r3, [pc, #152]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c10:	801a      	strh	r2, [r3, #0]
			param_changed = __TRUE;
 8004c12:	4b22      	ldr	r3, [pc, #136]	; (8004c9c <AppIHMTask+0x260>)
 8004c14:	2201      	movs	r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004c18:	f7fb ff5e 	bl	8000ad8 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	4b20      	ldr	r3, [pc, #128]	; (8004ca0 <AppIHMTask+0x264>)
 8004c20:	601a      	str	r2, [r3, #0]
			Protocol_DMX_init(DMX_Adress,DMX_uart);
 8004c22:	4b21      	ldr	r3, [pc, #132]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c24:	881a      	ldrh	r2, [r3, #0]
 8004c26:	4b21      	ldr	r3, [pc, #132]	; (8004cac <AppIHMTask+0x270>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	f7fe fe29 	bl	8003884 <Protocol_DMX_init>
		if(Bp_Down == BP_1s)
 8004c32:	4b18      	ldr	r3, [pc, #96]	; (8004c94 <AppIHMTask+0x258>)
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d11d      	bne.n	8004c76 <AppIHMTask+0x23a>
			if(DMX_Adress>=11)
 8004c3a:	4b1b      	ldr	r3, [pc, #108]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c3c:	881b      	ldrh	r3, [r3, #0]
 8004c3e:	2b0a      	cmp	r3, #10
 8004c40:	d906      	bls.n	8004c50 <AppIHMTask+0x214>
				DMX_Adress-=10;
 8004c42:	4b19      	ldr	r3, [pc, #100]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c44:	881b      	ldrh	r3, [r3, #0]
 8004c46:	3b0a      	subs	r3, #10
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	4b17      	ldr	r3, [pc, #92]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c4c:	801a      	strh	r2, [r3, #0]
 8004c4e:	e002      	b.n	8004c56 <AppIHMTask+0x21a>
				DMX_Adress=1;
 8004c50:	4b15      	ldr	r3, [pc, #84]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c52:	2201      	movs	r2, #1
 8004c54:	801a      	strh	r2, [r3, #0]
			param_changed = __TRUE;
 8004c56:	4b11      	ldr	r3, [pc, #68]	; (8004c9c <AppIHMTask+0x260>)
 8004c58:	2201      	movs	r2, #1
 8004c5a:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004c5c:	f7fb ff3c 	bl	8000ad8 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	4b0f      	ldr	r3, [pc, #60]	; (8004ca0 <AppIHMTask+0x264>)
 8004c64:	601a      	str	r2, [r3, #0]
			Protocol_DMX_init(DMX_Adress,DMX_uart);
 8004c66:	4b10      	ldr	r3, [pc, #64]	; (8004ca8 <AppIHMTask+0x26c>)
 8004c68:	881a      	ldrh	r2, [r3, #0]
 8004c6a:	4b10      	ldr	r3, [pc, #64]	; (8004cac <AppIHMTask+0x270>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4619      	mov	r1, r3
 8004c70:	4610      	mov	r0, r2
 8004c72:	f7fe fe07 	bl	8003884 <Protocol_DMX_init>
		if(Bp_Ok == BP_CLICK)
 8004c76:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <AppIHMTask+0x25c>)
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	f040 80b0 	bne.w	8004de0 <AppIHMTask+0x3a4>
			Current_Display = DISP_PARAM;
 8004c80:	4b01      	ldr	r3, [pc, #4]	; (8004c88 <AppIHMTask+0x24c>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	701a      	strb	r2, [r3, #0]
}
 8004c86:	e0ab      	b.n	8004de0 <AppIHMTask+0x3a4>
 8004c88:	20000998 	.word	0x20000998
 8004c8c:	200009a4 	.word	0x200009a4
 8004c90:	200009a5 	.word	0x200009a5
 8004c94:	2000096c 	.word	0x2000096c
 8004c98:	2000098c 	.word	0x2000098c
 8004c9c:	200004ac 	.word	0x200004ac
 8004ca0:	20000954 	.word	0x20000954
 8004ca4:	20000980 	.word	0x20000980
 8004ca8:	200009ae 	.word	0x200009ae
 8004cac:	20000974 	.word	0x20000974
	else if(Current_Display==DISP_CONFIG_MANVALUE)
 8004cb0:	4b4c      	ldr	r3, [pc, #304]	; (8004de4 <AppIHMTask+0x3a8>)
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d167      	bne.n	8004d8a <AppIHMTask+0x34e>
		if(Bp_Up == BP_CLICK)
 8004cba:	4b4b      	ldr	r3, [pc, #300]	; (8004de8 <AppIHMTask+0x3ac>)
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d111      	bne.n	8004ce6 <AppIHMTask+0x2aa>
			if(Manu_value<100)
 8004cc2:	4b4a      	ldr	r3, [pc, #296]	; (8004dec <AppIHMTask+0x3b0>)
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	2b63      	cmp	r3, #99	; 0x63
 8004cc8:	d805      	bhi.n	8004cd6 <AppIHMTask+0x29a>
				Manu_value++;
 8004cca:	4b48      	ldr	r3, [pc, #288]	; (8004dec <AppIHMTask+0x3b0>)
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	b2da      	uxtb	r2, r3
 8004cd2:	4b46      	ldr	r3, [pc, #280]	; (8004dec <AppIHMTask+0x3b0>)
 8004cd4:	701a      	strb	r2, [r3, #0]
			param_changed = __TRUE;
 8004cd6:	4b46      	ldr	r3, [pc, #280]	; (8004df0 <AppIHMTask+0x3b4>)
 8004cd8:	2201      	movs	r2, #1
 8004cda:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004cdc:	f7fb fefc 	bl	8000ad8 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	4b44      	ldr	r3, [pc, #272]	; (8004df4 <AppIHMTask+0x3b8>)
 8004ce4:	601a      	str	r2, [r3, #0]
		if(Bp_Up == BP_1s)
 8004ce6:	4b40      	ldr	r3, [pc, #256]	; (8004de8 <AppIHMTask+0x3ac>)
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d115      	bne.n	8004d1a <AppIHMTask+0x2de>
			if(Manu_value<=90)
 8004cee:	4b3f      	ldr	r3, [pc, #252]	; (8004dec <AppIHMTask+0x3b0>)
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	2b5a      	cmp	r3, #90	; 0x5a
 8004cf4:	d806      	bhi.n	8004d04 <AppIHMTask+0x2c8>
				Manu_value+=10;
 8004cf6:	4b3d      	ldr	r3, [pc, #244]	; (8004dec <AppIHMTask+0x3b0>)
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	330a      	adds	r3, #10
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	4b3b      	ldr	r3, [pc, #236]	; (8004dec <AppIHMTask+0x3b0>)
 8004d00:	701a      	strb	r2, [r3, #0]
 8004d02:	e002      	b.n	8004d0a <AppIHMTask+0x2ce>
				Manu_value=100;
 8004d04:	4b39      	ldr	r3, [pc, #228]	; (8004dec <AppIHMTask+0x3b0>)
 8004d06:	2264      	movs	r2, #100	; 0x64
 8004d08:	701a      	strb	r2, [r3, #0]
			param_changed = __TRUE;
 8004d0a:	4b39      	ldr	r3, [pc, #228]	; (8004df0 <AppIHMTask+0x3b4>)
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004d10:	f7fb fee2 	bl	8000ad8 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	4b37      	ldr	r3, [pc, #220]	; (8004df4 <AppIHMTask+0x3b8>)
 8004d18:	601a      	str	r2, [r3, #0]
		if(Bp_Down == BP_CLICK)
 8004d1a:	4b37      	ldr	r3, [pc, #220]	; (8004df8 <AppIHMTask+0x3bc>)
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d111      	bne.n	8004d46 <AppIHMTask+0x30a>
			if(Manu_value>0)
 8004d22:	4b32      	ldr	r3, [pc, #200]	; (8004dec <AppIHMTask+0x3b0>)
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <AppIHMTask+0x2fa>
				Manu_value--;
 8004d2a:	4b30      	ldr	r3, [pc, #192]	; (8004dec <AppIHMTask+0x3b0>)
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	4b2e      	ldr	r3, [pc, #184]	; (8004dec <AppIHMTask+0x3b0>)
 8004d34:	701a      	strb	r2, [r3, #0]
			param_changed = __TRUE;
 8004d36:	4b2e      	ldr	r3, [pc, #184]	; (8004df0 <AppIHMTask+0x3b4>)
 8004d38:	2201      	movs	r2, #1
 8004d3a:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004d3c:	f7fb fecc 	bl	8000ad8 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	4b2c      	ldr	r3, [pc, #176]	; (8004df4 <AppIHMTask+0x3b8>)
 8004d44:	601a      	str	r2, [r3, #0]
		if(Bp_Down == BP_1s)
 8004d46:	4b2c      	ldr	r3, [pc, #176]	; (8004df8 <AppIHMTask+0x3bc>)
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d115      	bne.n	8004d7a <AppIHMTask+0x33e>
			if(Manu_value>=10)
 8004d4e:	4b27      	ldr	r3, [pc, #156]	; (8004dec <AppIHMTask+0x3b0>)
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	2b09      	cmp	r3, #9
 8004d54:	d906      	bls.n	8004d64 <AppIHMTask+0x328>
				Manu_value-=10;
 8004d56:	4b25      	ldr	r3, [pc, #148]	; (8004dec <AppIHMTask+0x3b0>)
 8004d58:	781b      	ldrb	r3, [r3, #0]
 8004d5a:	3b0a      	subs	r3, #10
 8004d5c:	b2da      	uxtb	r2, r3
 8004d5e:	4b23      	ldr	r3, [pc, #140]	; (8004dec <AppIHMTask+0x3b0>)
 8004d60:	701a      	strb	r2, [r3, #0]
 8004d62:	e002      	b.n	8004d6a <AppIHMTask+0x32e>
				Manu_value=0;
 8004d64:	4b21      	ldr	r3, [pc, #132]	; (8004dec <AppIHMTask+0x3b0>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]
			param_changed = __TRUE;
 8004d6a:	4b21      	ldr	r3, [pc, #132]	; (8004df0 <AppIHMTask+0x3b4>)
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004d70:	f7fb feb2 	bl	8000ad8 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	4b1f      	ldr	r3, [pc, #124]	; (8004df4 <AppIHMTask+0x3b8>)
 8004d78:	601a      	str	r2, [r3, #0]
		if(Bp_Ok == BP_CLICK)
 8004d7a:	4b20      	ldr	r3, [pc, #128]	; (8004dfc <AppIHMTask+0x3c0>)
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d12e      	bne.n	8004de0 <AppIHMTask+0x3a4>
			Current_Display = DISP_PARAM;
 8004d82:	4b18      	ldr	r3, [pc, #96]	; (8004de4 <AppIHMTask+0x3a8>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	701a      	strb	r2, [r3, #0]
}
 8004d88:	e02a      	b.n	8004de0 <AppIHMTask+0x3a4>
	else if(Current_Display==DISP_CONFIG_INVERT)
 8004d8a:	4b16      	ldr	r3, [pc, #88]	; (8004de4 <AppIHMTask+0x3a8>)
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d125      	bne.n	8004de0 <AppIHMTask+0x3a4>
		if(Bp_Up == BP_CLICK || Bp_Down == BP_CLICK)
 8004d94:	4b14      	ldr	r3, [pc, #80]	; (8004de8 <AppIHMTask+0x3ac>)
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d003      	beq.n	8004da4 <AppIHMTask+0x368>
 8004d9c:	4b16      	ldr	r3, [pc, #88]	; (8004df8 <AppIHMTask+0x3bc>)
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d112      	bne.n	8004dca <AppIHMTask+0x38e>
			param_changed=__TRUE;
 8004da4:	4b12      	ldr	r3, [pc, #72]	; (8004df0 <AppIHMTask+0x3b4>)
 8004da6:	2201      	movs	r2, #1
 8004da8:	601a      	str	r2, [r3, #0]
			tick_save_param = HAL_GetTick();
 8004daa:	f7fb fe95 	bl	8000ad8 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	4b10      	ldr	r3, [pc, #64]	; (8004df4 <AppIHMTask+0x3b8>)
 8004db2:	601a      	str	r2, [r3, #0]
			if(IsInverted)
 8004db4:	4b12      	ldr	r3, [pc, #72]	; (8004e00 <AppIHMTask+0x3c4>)
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <AppIHMTask+0x388>
				IsInverted = __FALSE;
 8004dbc:	4b10      	ldr	r3, [pc, #64]	; (8004e00 <AppIHMTask+0x3c4>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	701a      	strb	r2, [r3, #0]
 8004dc2:	e002      	b.n	8004dca <AppIHMTask+0x38e>
				IsInverted = __TRUE;
 8004dc4:	4b0e      	ldr	r3, [pc, #56]	; (8004e00 <AppIHMTask+0x3c4>)
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	701a      	strb	r2, [r3, #0]
		if(Bp_Ok == BP_CLICK)
 8004dca:	4b0c      	ldr	r3, [pc, #48]	; (8004dfc <AppIHMTask+0x3c0>)
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d106      	bne.n	8004de0 <AppIHMTask+0x3a4>
			Current_Display = DISP_PARAM;
 8004dd2:	4b04      	ldr	r3, [pc, #16]	; (8004de4 <AppIHMTask+0x3a8>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	701a      	strb	r2, [r3, #0]
}
 8004dd8:	e002      	b.n	8004de0 <AppIHMTask+0x3a4>
		}
 8004dda:	bf00      	nop
 8004ddc:	e000      	b.n	8004de0 <AppIHMTask+0x3a4>
				break;
 8004dde:	bf00      	nop
}
 8004de0:	bf00      	nop
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	20000998 	.word	0x20000998
 8004de8:	200009a4 	.word	0x200009a4
 8004dec:	20000960 	.word	0x20000960
 8004df0:	200004ac 	.word	0x200004ac
 8004df4:	20000954 	.word	0x20000954
 8004df8:	2000096c 	.word	0x2000096c
 8004dfc:	2000098c 	.word	0x2000098c
 8004e00:	20000958 	.word	0x20000958

08004e04 <UpdateServo>:

void UpdateServo()
{
 8004e04:	b5b0      	push	{r4, r5, r7, lr}
 8004e06:	af00      	add	r7, sp, #0
	PWM_SetDuty(SERVO_pwmtimer, SERVO1_Channel, OFFSET_SERVO+Protocol_DMX_GetValue(9));
 8004e08:	4b10      	ldr	r3, [pc, #64]	; (8004e4c <UpdateServo+0x48>)
 8004e0a:	681c      	ldr	r4, [r3, #0]
 8004e0c:	4b10      	ldr	r3, [pc, #64]	; (8004e50 <UpdateServo+0x4c>)
 8004e0e:	681d      	ldr	r5, [r3, #0]
 8004e10:	2009      	movs	r0, #9
 8004e12:	f7fe fe07 	bl	8003a24 <Protocol_DMX_GetValue>
 8004e16:	4603      	mov	r3, r0
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	33ff      	adds	r3, #255	; 0xff
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	461a      	mov	r2, r3
 8004e20:	4629      	mov	r1, r5
 8004e22:	4620      	mov	r0, r4
 8004e24:	f7fb fdd8 	bl	80009d8 <PWM_SetDuty>
	PWM_SetDuty(SERVO_pwmtimer, SERVO2_Channel, OFFSET_SERVO+Protocol_DMX_GetValue(10));
 8004e28:	4b08      	ldr	r3, [pc, #32]	; (8004e4c <UpdateServo+0x48>)
 8004e2a:	681c      	ldr	r4, [r3, #0]
 8004e2c:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <UpdateServo+0x50>)
 8004e2e:	681d      	ldr	r5, [r3, #0]
 8004e30:	200a      	movs	r0, #10
 8004e32:	f7fe fdf7 	bl	8003a24 <Protocol_DMX_GetValue>
 8004e36:	4603      	mov	r3, r0
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	33ff      	adds	r3, #255	; 0xff
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	461a      	mov	r2, r3
 8004e40:	4629      	mov	r1, r5
 8004e42:	4620      	mov	r0, r4
 8004e44:	f7fb fdc8 	bl	80009d8 <PWM_SetDuty>
}
 8004e48:	bf00      	nop
 8004e4a:	bdb0      	pop	{r4, r5, r7, pc}
 8004e4c:	200009a0 	.word	0x200009a0
 8004e50:	200009a8 	.word	0x200009a8
 8004e54:	2000094c 	.word	0x2000094c

08004e58 <App_Init>:

/* Public function -----------------------------------------------*/
void App_Init()
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
	Load_Param();
 8004e5c:	f7fe ff56 	bl	8003d0c <Load_Param>
	Display_Cursor = 0;
 8004e60:	4b54      	ldr	r3, [pc, #336]	; (8004fb4 <App_Init+0x15c>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	701a      	strb	r2, [r3, #0]

	PatchPWMtoLED(IsInverted);
 8004e66:	4b54      	ldr	r3, [pc, #336]	; (8004fb8 <App_Init+0x160>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7ff f830 	bl	8003ed0 <PatchPWMtoLED>

	switch(Current_Mode)
 8004e70:	4b52      	ldr	r3, [pc, #328]	; (8004fbc <App_Init+0x164>)
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d002      	beq.n	8004e7e <App_Init+0x26>
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d004      	beq.n	8004e86 <App_Init+0x2e>
 8004e7c:	e007      	b.n	8004e8e <App_Init+0x36>
	{
		case MODE_OFF:
			Current_Display = DISP_CONFIG_MODE;
 8004e7e:	4b50      	ldr	r3, [pc, #320]	; (8004fc0 <App_Init+0x168>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	701a      	strb	r2, [r3, #0]
			break;
 8004e84:	e007      	b.n	8004e96 <App_Init+0x3e>
		case MODE_MANU:
			Current_Display = DISP_CONFIG_MANVALUE;
 8004e86:	4b4e      	ldr	r3, [pc, #312]	; (8004fc0 <App_Init+0x168>)
 8004e88:	2204      	movs	r2, #4
 8004e8a:	701a      	strb	r2, [r3, #0]
			break;
 8004e8c:	e003      	b.n	8004e96 <App_Init+0x3e>
		default:
			Current_Display = DISP_CONFIG_ADDRESS;
 8004e8e:	4b4c      	ldr	r3, [pc, #304]	; (8004fc0 <App_Init+0x168>)
 8004e90:	2203      	movs	r2, #3
 8004e92:	701a      	strb	r2, [r3, #0]
			break;
 8004e94:	bf00      	nop
	}


	DMX_signal_OK = __FALSE;
 8004e96:	4b4b      	ldr	r3, [pc, #300]	; (8004fc4 <App_Init+0x16c>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	701a      	strb	r2, [r3, #0]

	HAL_TIM_PWM_Start( LED1_pwmtimer, LED1_PWMchannel );
 8004e9c:	4b4a      	ldr	r3, [pc, #296]	; (8004fc8 <App_Init+0x170>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	4b4a      	ldr	r3, [pc, #296]	; (8004fcc <App_Init+0x174>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	4610      	mov	r0, r2
 8004ea8:	f7fd faa4 	bl	80023f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start( LED2_pwmtimer, LED2_PWMchannel );
 8004eac:	4b48      	ldr	r3, [pc, #288]	; (8004fd0 <App_Init+0x178>)
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	4b48      	ldr	r3, [pc, #288]	; (8004fd4 <App_Init+0x17c>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	f7fd fa9c 	bl	80023f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start( LED3_pwmtimer, LED3_PWMchannel );
 8004ebc:	4b46      	ldr	r3, [pc, #280]	; (8004fd8 <App_Init+0x180>)
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	4b46      	ldr	r3, [pc, #280]	; (8004fdc <App_Init+0x184>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4610      	mov	r0, r2
 8004ec8:	f7fd fa94 	bl	80023f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start( LED4_pwmtimer, LED4_PWMchannel );
 8004ecc:	4b44      	ldr	r3, [pc, #272]	; (8004fe0 <App_Init+0x188>)
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	4b44      	ldr	r3, [pc, #272]	; (8004fe4 <App_Init+0x18c>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4610      	mov	r0, r2
 8004ed8:	f7fd fa8c 	bl	80023f4 <HAL_TIM_PWM_Start>


	PWM_SetDuty(LED1_pwmtimer,LED1_PWMchannel,0);		//PWM Off
 8004edc:	4b3a      	ldr	r3, [pc, #232]	; (8004fc8 <App_Init+0x170>)
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	4b3a      	ldr	r3, [pc, #232]	; (8004fcc <App_Init+0x174>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	f7fb fd76 	bl	80009d8 <PWM_SetDuty>
	PWM_SetDuty(LED2_pwmtimer,LED2_PWMchannel,0);		//PWM Off
 8004eec:	4b38      	ldr	r3, [pc, #224]	; (8004fd0 <App_Init+0x178>)
 8004eee:	6818      	ldr	r0, [r3, #0]
 8004ef0:	4b38      	ldr	r3, [pc, #224]	; (8004fd4 <App_Init+0x17c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	f7fb fd6e 	bl	80009d8 <PWM_SetDuty>
	PWM_SetDuty(LED3_pwmtimer,LED3_PWMchannel,0);		//PWM Off
 8004efc:	4b36      	ldr	r3, [pc, #216]	; (8004fd8 <App_Init+0x180>)
 8004efe:	6818      	ldr	r0, [r3, #0]
 8004f00:	4b36      	ldr	r3, [pc, #216]	; (8004fdc <App_Init+0x184>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2200      	movs	r2, #0
 8004f06:	4619      	mov	r1, r3
 8004f08:	f7fb fd66 	bl	80009d8 <PWM_SetDuty>
	PWM_SetDuty(LED4_pwmtimer,LED4_PWMchannel,0);		//PWM Off
 8004f0c:	4b34      	ldr	r3, [pc, #208]	; (8004fe0 <App_Init+0x188>)
 8004f0e:	6818      	ldr	r0, [r3, #0]
 8004f10:	4b34      	ldr	r3, [pc, #208]	; (8004fe4 <App_Init+0x18c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2200      	movs	r2, #0
 8004f16:	4619      	mov	r1, r3
 8004f18:	f7fb fd5e 	bl	80009d8 <PWM_SetDuty>

	//Servo
	SERVO_pwmtimer = &htim4;
 8004f1c:	4b32      	ldr	r3, [pc, #200]	; (8004fe8 <App_Init+0x190>)
 8004f1e:	4a33      	ldr	r2, [pc, #204]	; (8004fec <App_Init+0x194>)
 8004f20:	601a      	str	r2, [r3, #0]
	SERVO1_Channel = TIM_CHANNEL_1;
 8004f22:	4b33      	ldr	r3, [pc, #204]	; (8004ff0 <App_Init+0x198>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]
	SERVO2_Channel = TIM_CHANNEL_2;
 8004f28:	4b32      	ldr	r3, [pc, #200]	; (8004ff4 <App_Init+0x19c>)
 8004f2a:	2204      	movs	r2, #4
 8004f2c:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(SERVO_pwmtimer,SERVO1_Channel);
 8004f2e:	4b2e      	ldr	r3, [pc, #184]	; (8004fe8 <App_Init+0x190>)
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	4b2f      	ldr	r3, [pc, #188]	; (8004ff0 <App_Init+0x198>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4619      	mov	r1, r3
 8004f38:	4610      	mov	r0, r2
 8004f3a:	f7fd fa5b 	bl	80023f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(SERVO_pwmtimer,SERVO2_Channel);
 8004f3e:	4b2a      	ldr	r3, [pc, #168]	; (8004fe8 <App_Init+0x190>)
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	4b2c      	ldr	r3, [pc, #176]	; (8004ff4 <App_Init+0x19c>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4619      	mov	r1, r3
 8004f48:	4610      	mov	r0, r2
 8004f4a:	f7fd fa53 	bl	80023f4 <HAL_TIM_PWM_Start>
	PWM_SetDuty(SERVO_pwmtimer,SERVO1_Channel,OFFSET_SERVO);
 8004f4e:	4b26      	ldr	r3, [pc, #152]	; (8004fe8 <App_Init+0x190>)
 8004f50:	6818      	ldr	r0, [r3, #0]
 8004f52:	4b27      	ldr	r3, [pc, #156]	; (8004ff0 <App_Init+0x198>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	22ff      	movs	r2, #255	; 0xff
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f7fb fd3d 	bl	80009d8 <PWM_SetDuty>
	PWM_SetDuty(SERVO_pwmtimer,SERVO2_Channel,OFFSET_SERVO);
 8004f5e:	4b22      	ldr	r3, [pc, #136]	; (8004fe8 <App_Init+0x190>)
 8004f60:	6818      	ldr	r0, [r3, #0]
 8004f62:	4b24      	ldr	r3, [pc, #144]	; (8004ff4 <App_Init+0x19c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	22ff      	movs	r2, #255	; 0xff
 8004f68:	4619      	mov	r1, r3
 8004f6a:	f7fb fd35 	bl	80009d8 <PWM_SetDuty>

	GENE_I2C_Init(GPIOB, SDA_IO_Pin, GPIOB, SCL_IO_Pin);
 8004f6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f72:	4a21      	ldr	r2, [pc, #132]	; (8004ff8 <App_Init+0x1a0>)
 8004f74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f78:	481f      	ldr	r0, [pc, #124]	; (8004ff8 <App_Init+0x1a0>)
 8004f7a:	f7fe fd75 	bl	8003a68 <GENE_I2C_Init>
	Protocol_DMX_init(DMX_Adress,DMX_uart);
 8004f7e:	4b1f      	ldr	r3, [pc, #124]	; (8004ffc <App_Init+0x1a4>)
 8004f80:	881a      	ldrh	r2, [r3, #0]
 8004f82:	4b1f      	ldr	r3, [pc, #124]	; (8005000 <App_Init+0x1a8>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4619      	mov	r1, r3
 8004f88:	4610      	mov	r0, r2
 8004f8a:	f7fe fc7b 	bl	8003884 <Protocol_DMX_init>
	//SSD1306_Init(hi2c_display);  // initialise
	SSD1306_Init();  // initialise
 8004f8e:	f7fb f8dd 	bl	800014c <SSD1306_Init>

	Bp_Up = BP_OFF;
 8004f92:	4b1c      	ldr	r3, [pc, #112]	; (8005004 <App_Init+0x1ac>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	701a      	strb	r2, [r3, #0]
	Bp_Down = BP_OFF;
 8004f98:	4b1b      	ldr	r3, [pc, #108]	; (8005008 <App_Init+0x1b0>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	701a      	strb	r2, [r3, #0]
	Bp_Ok = BP_OFF;
 8004f9e:	4b1b      	ldr	r3, [pc, #108]	; (800500c <App_Init+0x1b4>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(Tick_Timer);
 8004fa4:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <App_Init+0x1b8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fd f9cc 	bl	8002346 <HAL_TIM_Base_Start_IT>
}
 8004fae:	bf00      	nop
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	200009a5 	.word	0x200009a5
 8004fb8:	20000958 	.word	0x20000958
 8004fbc:	20000980 	.word	0x20000980
 8004fc0:	20000998 	.word	0x20000998
 8004fc4:	20000961 	.word	0x20000961
 8004fc8:	2000097c 	.word	0x2000097c
 8004fcc:	2000095c 	.word	0x2000095c
 8004fd0:	20000990 	.word	0x20000990
 8004fd4:	20000968 	.word	0x20000968
 8004fd8:	20000970 	.word	0x20000970
 8004fdc:	20000984 	.word	0x20000984
 8004fe0:	20000988 	.word	0x20000988
 8004fe4:	20000994 	.word	0x20000994
 8004fe8:	200009a0 	.word	0x200009a0
 8004fec:	200009e4 	.word	0x200009e4
 8004ff0:	200009a8 	.word	0x200009a8
 8004ff4:	2000094c 	.word	0x2000094c
 8004ff8:	40010c00 	.word	0x40010c00
 8004ffc:	200009ae 	.word	0x200009ae
 8005000:	20000974 	.word	0x20000974
 8005004:	200009a4 	.word	0x200009a4
 8005008:	2000096c 	.word	0x2000096c
 800500c:	2000098c 	.word	0x2000098c
 8005010:	200009b0 	.word	0x200009b0

08005014 <ManageFan>:

void ManageFan()
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
	static uint8_t FAN_Duty;
	static uint32_t FAN_Mean;
	static uint8_t Cpt_Mean;

	//update FAN
	if(HAL_GetTick() > timeRefreshFan+REFRESH_FAN)
 8005018:	f7fb fd5e 	bl	8000ad8 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	4b2b      	ldr	r3, [pc, #172]	; (80050cc <ManageFan+0xb8>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	3364      	adds	r3, #100	; 0x64
 8005024:	429a      	cmp	r2, r3
 8005026:	d926      	bls.n	8005076 <ManageFan+0x62>
	{
		if(Cpt_Mean>0)
 8005028:	4b29      	ldr	r3, [pc, #164]	; (80050d0 <ManageFan+0xbc>)
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00e      	beq.n	800504e <ManageFan+0x3a>
		{
			FAN_Mean += Mean_Value;
 8005030:	4b28      	ldr	r3, [pc, #160]	; (80050d4 <ManageFan+0xc0>)
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	461a      	mov	r2, r3
 8005036:	4b28      	ldr	r3, [pc, #160]	; (80050d8 <ManageFan+0xc4>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4413      	add	r3, r2
 800503c:	4a26      	ldr	r2, [pc, #152]	; (80050d8 <ManageFan+0xc4>)
 800503e:	6013      	str	r3, [r2, #0]
			Cpt_Mean--;
 8005040:	4b23      	ldr	r3, [pc, #140]	; (80050d0 <ManageFan+0xbc>)
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	3b01      	subs	r3, #1
 8005046:	b2da      	uxtb	r2, r3
 8005048:	4b21      	ldr	r3, [pc, #132]	; (80050d0 <ManageFan+0xbc>)
 800504a:	701a      	strb	r2, [r3, #0]
 800504c:	e00e      	b.n	800506c <ManageFan+0x58>
		}
		else
		{
			Cpt_Mean=100;
 800504e:	4b20      	ldr	r3, [pc, #128]	; (80050d0 <ManageFan+0xbc>)
 8005050:	2264      	movs	r2, #100	; 0x64
 8005052:	701a      	strb	r2, [r3, #0]
			FAN_Duty = FAN_Mean/100;
 8005054:	4b20      	ldr	r3, [pc, #128]	; (80050d8 <ManageFan+0xc4>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a20      	ldr	r2, [pc, #128]	; (80050dc <ManageFan+0xc8>)
 800505a:	fba2 2303 	umull	r2, r3, r2, r3
 800505e:	095b      	lsrs	r3, r3, #5
 8005060:	b2da      	uxtb	r2, r3
 8005062:	4b1f      	ldr	r3, [pc, #124]	; (80050e0 <ManageFan+0xcc>)
 8005064:	701a      	strb	r2, [r3, #0]
			FAN_Mean=0;
 8005066:	4b1c      	ldr	r3, [pc, #112]	; (80050d8 <ManageFan+0xc4>)
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]
		}
		timeRefreshFan = HAL_GetTick();
 800506c:	f7fb fd34 	bl	8000ad8 <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	4b16      	ldr	r3, [pc, #88]	; (80050cc <ManageFan+0xb8>)
 8005074:	601a      	str	r2, [r3, #0]
	}

	if(FAN_Duty==0)											//power  0%
 8005076:	4b1a      	ldr	r3, [pc, #104]	; (80050e0 <ManageFan+0xcc>)
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d105      	bne.n	800508a <ManageFan+0x76>
		HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_RESET);
 800507e:	2200      	movs	r2, #0
 8005080:	2110      	movs	r1, #16
 8005082:	4818      	ldr	r0, [pc, #96]	; (80050e4 <ManageFan+0xd0>)
 8005084:	f7fc fc31 	bl	80018ea <HAL_GPIO_WritePin>
	else if(FAN_Duty>0 && HAL_GetTick()>timePWMFan+200)	//power > 0%
	{
		HAL_GPIO_TogglePin(FAN_GPIO_Port, FAN_Pin);
		timePWMFan = HAL_GetTick();
	}
}
 8005088:	e01e      	b.n	80050c8 <ManageFan+0xb4>
	else if(FAN_Duty>128)									//power > 50%
 800508a:	4b15      	ldr	r3, [pc, #84]	; (80050e0 <ManageFan+0xcc>)
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	2b80      	cmp	r3, #128	; 0x80
 8005090:	d905      	bls.n	800509e <ManageFan+0x8a>
		HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_SET);
 8005092:	2201      	movs	r2, #1
 8005094:	2110      	movs	r1, #16
 8005096:	4813      	ldr	r0, [pc, #76]	; (80050e4 <ManageFan+0xd0>)
 8005098:	f7fc fc27 	bl	80018ea <HAL_GPIO_WritePin>
}
 800509c:	e014      	b.n	80050c8 <ManageFan+0xb4>
	else if(FAN_Duty>0 && HAL_GetTick()>timePWMFan+200)	//power > 0%
 800509e:	4b10      	ldr	r3, [pc, #64]	; (80050e0 <ManageFan+0xcc>)
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d010      	beq.n	80050c8 <ManageFan+0xb4>
 80050a6:	f7fb fd17 	bl	8000ad8 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	4b0e      	ldr	r3, [pc, #56]	; (80050e8 <ManageFan+0xd4>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	33c8      	adds	r3, #200	; 0xc8
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d908      	bls.n	80050c8 <ManageFan+0xb4>
		HAL_GPIO_TogglePin(FAN_GPIO_Port, FAN_Pin);
 80050b6:	2110      	movs	r1, #16
 80050b8:	480a      	ldr	r0, [pc, #40]	; (80050e4 <ManageFan+0xd0>)
 80050ba:	f7fc fc2e 	bl	800191a <HAL_GPIO_TogglePin>
		timePWMFan = HAL_GetTick();
 80050be:	f7fb fd0b 	bl	8000ad8 <HAL_GetTick>
 80050c2:	4602      	mov	r2, r0
 80050c4:	4b08      	ldr	r3, [pc, #32]	; (80050e8 <ManageFan+0xd4>)
 80050c6:	601a      	str	r2, [r3, #0]
}
 80050c8:	bf00      	nop
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	200004c0 	.word	0x200004c0
 80050d0:	200004c4 	.word	0x200004c4
 80050d4:	20000959 	.word	0x20000959
 80050d8:	200004c8 	.word	0x200004c8
 80050dc:	51eb851f 	.word	0x51eb851f
 80050e0:	200004cc 	.word	0x200004cc
 80050e4:	40010c00 	.word	0x40010c00
 80050e8:	200004d0 	.word	0x200004d0

080050ec <App>:

void App()
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	af00      	add	r7, sp, #0
	static uint32_t timeRefreshDisplay=0;


	//Update Display
	if(HAL_GetTick() > timeRefreshDisplay+REFRESH_DISPLAY)
 80050f0:	f7fb fcf2 	bl	8000ad8 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	4b15      	ldr	r3, [pc, #84]	; (800514c <App+0x60>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	3364      	adds	r3, #100	; 0x64
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d90b      	bls.n	8005118 <App+0x2c>
	{
		timeRefreshDisplay = HAL_GetTick();
 8005100:	f7fb fcea 	bl	8000ad8 <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	4b11      	ldr	r3, [pc, #68]	; (800514c <App+0x60>)
 8005108:	601a      	str	r2, [r3, #0]
		Update_Display();
 800510a:	f7fe ff31 	bl	8003f70 <Update_Display>
		HAL_GPIO_TogglePin(GPIOC, LED_V_Pin);
 800510e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005112:	480f      	ldr	r0, [pc, #60]	; (8005150 <App+0x64>)
 8005114:	f7fc fc01 	bl	800191a <HAL_GPIO_TogglePin>
	}

	//Save Param if change
	if(HAL_GetTick()>(tick_save_param+DELAY_SAVE_PARAM) && param_changed==__TRUE)
 8005118:	f7fb fcde 	bl	8000ad8 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	4b0d      	ldr	r3, [pc, #52]	; (8005154 <App+0x68>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8005126:	429a      	cmp	r2, r3
 8005128:	d90d      	bls.n	8005146 <App+0x5a>
 800512a:	4b0b      	ldr	r3, [pc, #44]	; (8005158 <App+0x6c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d109      	bne.n	8005146 <App+0x5a>
	{
		param_changed = __FALSE;
 8005132:	4b09      	ldr	r3, [pc, #36]	; (8005158 <App+0x6c>)
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
		Write_Param();
 8005138:	f7fe fe2e 	bl	8003d98 <Write_Param>
		PatchPWMtoLED(IsInverted);
 800513c:	4b07      	ldr	r3, [pc, #28]	; (800515c <App+0x70>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	4618      	mov	r0, r3
 8005142:	f7fe fec5 	bl	8003ed0 <PatchPWMtoLED>
	}

}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	200004d4 	.word	0x200004d4
 8005150:	40011000 	.word	0x40011000
 8005154:	20000954 	.word	0x20000954
 8005158:	200004ac 	.word	0x200004ac
 800515c:	20000958 	.word	0x20000958

08005160 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
		AppLEDTask();
 8005168:	f7ff f9a6 	bl	80044b8 <AppLEDTask>
		AppIHMTask();
 800516c:	f7ff fc66 	bl	8004a3c <AppIHMTask>
		ManageFan();
 8005170:	f7ff ff50 	bl	8005014 <ManageFan>
		UpdateServo();
 8005174:	f7ff fe46 	bl	8004e04 <UpdateServo>
}
 8005178:	bf00      	nop
 800517a:	3708      	adds	r7, #8
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
	Protocol_DMX_UartCallback(huart);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f7fe fbdb 	bl	8003944 <Protocol_DMX_UartCallback>
}
 800518e:	bf00      	nop
 8005190:	3708      	adds	r7, #8
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
	...

08005198 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800519e:	1d3b      	adds	r3, r7, #4
 80051a0:	2200      	movs	r2, #0
 80051a2:	601a      	str	r2, [r3, #0]
 80051a4:	605a      	str	r2, [r3, #4]
 80051a6:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80051a8:	4b18      	ldr	r3, [pc, #96]	; (800520c <MX_ADC1_Init+0x74>)
 80051aa:	4a19      	ldr	r2, [pc, #100]	; (8005210 <MX_ADC1_Init+0x78>)
 80051ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80051ae:	4b17      	ldr	r3, [pc, #92]	; (800520c <MX_ADC1_Init+0x74>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80051b4:	4b15      	ldr	r3, [pc, #84]	; (800520c <MX_ADC1_Init+0x74>)
 80051b6:	2200      	movs	r2, #0
 80051b8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80051ba:	4b14      	ldr	r3, [pc, #80]	; (800520c <MX_ADC1_Init+0x74>)
 80051bc:	2200      	movs	r2, #0
 80051be:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80051c0:	4b12      	ldr	r3, [pc, #72]	; (800520c <MX_ADC1_Init+0x74>)
 80051c2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80051c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80051c8:	4b10      	ldr	r3, [pc, #64]	; (800520c <MX_ADC1_Init+0x74>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80051ce:	4b0f      	ldr	r3, [pc, #60]	; (800520c <MX_ADC1_Init+0x74>)
 80051d0:	2201      	movs	r2, #1
 80051d2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80051d4:	480d      	ldr	r0, [pc, #52]	; (800520c <MX_ADC1_Init+0x74>)
 80051d6:	f7fb fc89 	bl	8000aec <HAL_ADC_Init>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80051e0:	f000 f98a 	bl	80054f8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80051e4:	2309      	movs	r3, #9
 80051e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80051e8:	2301      	movs	r3, #1
 80051ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80051ec:	2300      	movs	r3, #0
 80051ee:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80051f0:	1d3b      	adds	r3, r7, #4
 80051f2:	4619      	mov	r1, r3
 80051f4:	4805      	ldr	r0, [pc, #20]	; (800520c <MX_ADC1_Init+0x74>)
 80051f6:	f7fb fd51 	bl	8000c9c <HAL_ADC_ConfigChannel>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d001      	beq.n	8005204 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8005200:	f000 f97a 	bl	80054f8 <Error_Handler>
  }

}
 8005204:	bf00      	nop
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	200009b4 	.word	0x200009b4
 8005210:	40012400 	.word	0x40012400

08005214 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b08a      	sub	sp, #40	; 0x28
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800521c:	f107 0318 	add.w	r3, r7, #24
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	605a      	str	r2, [r3, #4]
 8005226:	609a      	str	r2, [r3, #8]
 8005228:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a1f      	ldr	r2, [pc, #124]	; (80052ac <HAL_ADC_MspInit+0x98>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d137      	bne.n	80052a4 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005234:	4b1e      	ldr	r3, [pc, #120]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	4a1d      	ldr	r2, [pc, #116]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 800523a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800523e:	6193      	str	r3, [r2, #24]
 8005240:	4b1b      	ldr	r3, [pc, #108]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005248:	617b      	str	r3, [r7, #20]
 800524a:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800524c:	4b18      	ldr	r3, [pc, #96]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	4a17      	ldr	r2, [pc, #92]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 8005252:	f043 0304 	orr.w	r3, r3, #4
 8005256:	6193      	str	r3, [r2, #24]
 8005258:	4b15      	ldr	r3, [pc, #84]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	613b      	str	r3, [r7, #16]
 8005262:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005264:	4b12      	ldr	r3, [pc, #72]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	4a11      	ldr	r2, [pc, #68]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 800526a:	f043 0308 	orr.w	r3, r3, #8
 800526e:	6193      	str	r3, [r2, #24]
 8005270:	4b0f      	ldr	r3, [pc, #60]	; (80052b0 <HAL_ADC_MspInit+0x9c>)
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	60fb      	str	r3, [r7, #12]
 800527a:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = CURRENT1_Pin|CURRENT2_Pin|CURRENT3_Pin|CURRENT4_Pin;
 800527c:	2333      	movs	r3, #51	; 0x33
 800527e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005280:	2303      	movs	r3, #3
 8005282:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005284:	f107 0318 	add.w	r3, r7, #24
 8005288:	4619      	mov	r1, r3
 800528a:	480a      	ldr	r0, [pc, #40]	; (80052b4 <HAL_ADC_MspInit+0xa0>)
 800528c:	f7fc f9bc 	bl	8001608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VOLTAGE_Pin;
 8005290:	2302      	movs	r3, #2
 8005292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005294:	2303      	movs	r3, #3
 8005296:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8005298:	f107 0318 	add.w	r3, r7, #24
 800529c:	4619      	mov	r1, r3
 800529e:	4806      	ldr	r0, [pc, #24]	; (80052b8 <HAL_ADC_MspInit+0xa4>)
 80052a0:	f7fc f9b2 	bl	8001608 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80052a4:	bf00      	nop
 80052a6:	3728      	adds	r7, #40	; 0x28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40012400 	.word	0x40012400
 80052b0:	40021000 	.word	0x40021000
 80052b4:	40010800 	.word	0x40010800
 80052b8:	40010c00 	.word	0x40010c00

080052bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b088      	sub	sp, #32
 80052c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c2:	f107 0310 	add.w	r3, r7, #16
 80052c6:	2200      	movs	r2, #0
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	605a      	str	r2, [r3, #4]
 80052cc:	609a      	str	r2, [r3, #8]
 80052ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80052d0:	4b45      	ldr	r3, [pc, #276]	; (80053e8 <MX_GPIO_Init+0x12c>)
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	4a44      	ldr	r2, [pc, #272]	; (80053e8 <MX_GPIO_Init+0x12c>)
 80052d6:	f043 0310 	orr.w	r3, r3, #16
 80052da:	6193      	str	r3, [r2, #24]
 80052dc:	4b42      	ldr	r3, [pc, #264]	; (80053e8 <MX_GPIO_Init+0x12c>)
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	f003 0310 	and.w	r3, r3, #16
 80052e4:	60fb      	str	r3, [r7, #12]
 80052e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80052e8:	4b3f      	ldr	r3, [pc, #252]	; (80053e8 <MX_GPIO_Init+0x12c>)
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	4a3e      	ldr	r2, [pc, #248]	; (80053e8 <MX_GPIO_Init+0x12c>)
 80052ee:	f043 0320 	orr.w	r3, r3, #32
 80052f2:	6193      	str	r3, [r2, #24]
 80052f4:	4b3c      	ldr	r3, [pc, #240]	; (80053e8 <MX_GPIO_Init+0x12c>)
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	f003 0320 	and.w	r3, r3, #32
 80052fc:	60bb      	str	r3, [r7, #8]
 80052fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005300:	4b39      	ldr	r3, [pc, #228]	; (80053e8 <MX_GPIO_Init+0x12c>)
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	4a38      	ldr	r2, [pc, #224]	; (80053e8 <MX_GPIO_Init+0x12c>)
 8005306:	f043 0304 	orr.w	r3, r3, #4
 800530a:	6193      	str	r3, [r2, #24]
 800530c:	4b36      	ldr	r3, [pc, #216]	; (80053e8 <MX_GPIO_Init+0x12c>)
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	f003 0304 	and.w	r3, r3, #4
 8005314:	607b      	str	r3, [r7, #4]
 8005316:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005318:	4b33      	ldr	r3, [pc, #204]	; (80053e8 <MX_GPIO_Init+0x12c>)
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	4a32      	ldr	r2, [pc, #200]	; (80053e8 <MX_GPIO_Init+0x12c>)
 800531e:	f043 0308 	orr.w	r3, r3, #8
 8005322:	6193      	str	r3, [r2, #24]
 8005324:	4b30      	ldr	r3, [pc, #192]	; (80053e8 <MX_GPIO_Init+0x12c>)
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	603b      	str	r3, [r7, #0]
 800532e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_V_Pin|LED_R_Pin|RE_DE_Pin, GPIO_PIN_RESET);
 8005330:	2200      	movs	r2, #0
 8005332:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8005336:	482d      	ldr	r0, [pc, #180]	; (80053ec <MX_GPIO_Init+0x130>)
 8005338:	f7fc fad7 	bl	80018ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, REL1_Pin|REL2_Pin|FAN_Pin, GPIO_PIN_RESET);
 800533c:	2200      	movs	r2, #0
 800533e:	f24c 0110 	movw	r1, #49168	; 0xc010
 8005342:	482b      	ldr	r0, [pc, #172]	; (80053f0 <MX_GPIO_Init+0x134>)
 8005344:	f7fc fad1 	bl	80018ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCL_IO_Pin|SDA_IO_Pin, GPIO_PIN_SET);
 8005348:	2201      	movs	r2, #1
 800534a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800534e:	4828      	ldr	r0, [pc, #160]	; (80053f0 <MX_GPIO_Init+0x134>)
 8005350:	f7fc facb 	bl	80018ea <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_V_Pin|LED_R_Pin|RE_DE_Pin;
 8005354:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005358:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800535a:	2301      	movs	r3, #1
 800535c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800535e:	2300      	movs	r3, #0
 8005360:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005362:	2302      	movs	r3, #2
 8005364:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005366:	f107 0310 	add.w	r3, r7, #16
 800536a:	4619      	mov	r1, r3
 800536c:	481f      	ldr	r0, [pc, #124]	; (80053ec <MX_GPIO_Init+0x130>)
 800536e:	f7fc f94b 	bl	8001608 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8005372:	23c0      	movs	r3, #192	; 0xc0
 8005374:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005376:	2300      	movs	r3, #0
 8005378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800537a:	2300      	movs	r3, #0
 800537c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800537e:	f107 0310 	add.w	r3, r7, #16
 8005382:	4619      	mov	r1, r3
 8005384:	481b      	ldr	r0, [pc, #108]	; (80053f4 <MX_GPIO_Init+0x138>)
 8005386:	f7fc f93f 	bl	8001608 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = T1_Pin|T2_Pin|T3_Pin;
 800538a:	f243 0301 	movw	r3, #12289	; 0x3001
 800538e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005390:	2300      	movs	r3, #0
 8005392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005394:	2300      	movs	r3, #0
 8005396:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005398:	f107 0310 	add.w	r3, r7, #16
 800539c:	4619      	mov	r1, r3
 800539e:	4814      	ldr	r0, [pc, #80]	; (80053f0 <MX_GPIO_Init+0x134>)
 80053a0:	f7fc f932 	bl	8001608 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = REL1_Pin|REL2_Pin|FAN_Pin|SDA_IO_Pin;
 80053a4:	f24c 2310 	movw	r3, #49680	; 0xc210
 80053a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053aa:	2301      	movs	r3, #1
 80053ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ae:	2300      	movs	r3, #0
 80053b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053b2:	2302      	movs	r3, #2
 80053b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053b6:	f107 0310 	add.w	r3, r7, #16
 80053ba:	4619      	mov	r1, r3
 80053bc:	480c      	ldr	r0, [pc, #48]	; (80053f0 <MX_GPIO_Init+0x134>)
 80053be:	f7fc f923 	bl	8001608 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCL_IO_Pin;
 80053c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80053c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80053c8:	2311      	movs	r3, #17
 80053ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053cc:	2300      	movs	r3, #0
 80053ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053d0:	2302      	movs	r3, #2
 80053d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SCL_IO_GPIO_Port, &GPIO_InitStruct);
 80053d4:	f107 0310 	add.w	r3, r7, #16
 80053d8:	4619      	mov	r1, r3
 80053da:	4805      	ldr	r0, [pc, #20]	; (80053f0 <MX_GPIO_Init+0x134>)
 80053dc:	f7fc f914 	bl	8001608 <HAL_GPIO_Init>

}
 80053e0:	bf00      	nop
 80053e2:	3720      	adds	r7, #32
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40021000 	.word	0x40021000
 80053ec:	40011000 	.word	0x40011000
 80053f0:	40010c00 	.word	0x40010c00
 80053f4:	40010800 	.word	0x40010800

080053f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80053fc:	f7fb fb14 	bl	8000a28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005400:	f000 f822 	bl	8005448 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005404:	f7ff ff5a 	bl	80052bc <MX_GPIO_Init>
  MX_TIM2_Init();
 8005408:	f000 f99c 	bl	8005744 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800540c:	f000 fb7e 	bl	8005b0c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005410:	f000 fba6 	bl	8005b60 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8005414:	f7ff fec0 	bl	8005198 <MX_ADC1_Init>
  MX_TIM1_Init();
 8005418:	f000 f944 	bl	80056a4 <MX_TIM1_Init>
  MX_TIM4_Init();
 800541c:	f000 fa28 	bl	8005870 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  DMX_uart = &huart2;
 8005420:	4b05      	ldr	r3, [pc, #20]	; (8005438 <main+0x40>)
 8005422:	4a06      	ldr	r2, [pc, #24]	; (800543c <main+0x44>)
 8005424:	601a      	str	r2, [r3, #0]

  Tick_Timer = &htim1;
 8005426:	4b06      	ldr	r3, [pc, #24]	; (8005440 <main+0x48>)
 8005428:	4a06      	ldr	r2, [pc, #24]	; (8005444 <main+0x4c>)
 800542a:	601a      	str	r2, [r3, #0]

  //hi2c_display = &hi2c1;

  App_Init();
 800542c:	f7ff fd14 	bl	8004e58 <App_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	App();
 8005430:	f7ff fe5c 	bl	80050ec <App>
 8005434:	e7fc      	b.n	8005430 <main+0x38>
 8005436:	bf00      	nop
 8005438:	20000974 	.word	0x20000974
 800543c:	20000ae4 	.word	0x20000ae4
 8005440:	200009b0 	.word	0x200009b0
 8005444:	20000a24 	.word	0x20000a24

08005448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b094      	sub	sp, #80	; 0x50
 800544c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800544e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005452:	2228      	movs	r2, #40	; 0x28
 8005454:	2100      	movs	r1, #0
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fc8a 	bl	8005d70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800545c:	f107 0314 	add.w	r3, r7, #20
 8005460:	2200      	movs	r2, #0
 8005462:	601a      	str	r2, [r3, #0]
 8005464:	605a      	str	r2, [r3, #4]
 8005466:	609a      	str	r2, [r3, #8]
 8005468:	60da      	str	r2, [r3, #12]
 800546a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800546c:	1d3b      	adds	r3, r7, #4
 800546e:	2200      	movs	r2, #0
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	605a      	str	r2, [r3, #4]
 8005474:	609a      	str	r2, [r3, #8]
 8005476:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005478:	2301      	movs	r3, #1
 800547a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800547c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005480:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005482:	2300      	movs	r3, #0
 8005484:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005486:	2301      	movs	r3, #1
 8005488:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800548a:	2302      	movs	r3, #2
 800548c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800548e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005492:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8005494:	2300      	movs	r3, #0
 8005496:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005498:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800549c:	4618      	mov	r0, r3
 800549e:	f7fc fa55 	bl	800194c <HAL_RCC_OscConfig>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <SystemClock_Config+0x64>
  {
    Error_Handler();
 80054a8:	f000 f826 	bl	80054f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054ac:	230f      	movs	r3, #15
 80054ae:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054b0:	2302      	movs	r3, #2
 80054b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054b4:	2300      	movs	r3, #0
 80054b6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80054b8:	2300      	movs	r3, #0
 80054ba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80054bc:	2300      	movs	r3, #0
 80054be:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80054c0:	f107 0314 	add.w	r3, r7, #20
 80054c4:	2100      	movs	r1, #0
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fc fcc0 	bl	8001e4c <HAL_RCC_ClockConfig>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80054d2:	f000 f811 	bl	80054f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80054d6:	2302      	movs	r3, #2
 80054d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80054de:	1d3b      	adds	r3, r7, #4
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7fc fe4f 	bl	8002184 <HAL_RCCEx_PeriphCLKConfig>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80054ec:	f000 f804 	bl	80054f8 <Error_Handler>
  }
}
 80054f0:	bf00      	nop
 80054f2:	3750      	adds	r7, #80	; 0x50
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80054f8:	b480      	push	{r7}
 80054fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80054fc:	bf00      	nop
 80054fe:	46bd      	mov	sp, r7
 8005500:	bc80      	pop	{r7}
 8005502:	4770      	bx	lr

08005504 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005504:	b480      	push	{r7}
 8005506:	b085      	sub	sp, #20
 8005508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800550a:	4b15      	ldr	r3, [pc, #84]	; (8005560 <HAL_MspInit+0x5c>)
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	4a14      	ldr	r2, [pc, #80]	; (8005560 <HAL_MspInit+0x5c>)
 8005510:	f043 0301 	orr.w	r3, r3, #1
 8005514:	6193      	str	r3, [r2, #24]
 8005516:	4b12      	ldr	r3, [pc, #72]	; (8005560 <HAL_MspInit+0x5c>)
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	60bb      	str	r3, [r7, #8]
 8005520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005522:	4b0f      	ldr	r3, [pc, #60]	; (8005560 <HAL_MspInit+0x5c>)
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	4a0e      	ldr	r2, [pc, #56]	; (8005560 <HAL_MspInit+0x5c>)
 8005528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800552c:	61d3      	str	r3, [r2, #28]
 800552e:	4b0c      	ldr	r3, [pc, #48]	; (8005560 <HAL_MspInit+0x5c>)
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005536:	607b      	str	r3, [r7, #4]
 8005538:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800553a:	4b0a      	ldr	r3, [pc, #40]	; (8005564 <HAL_MspInit+0x60>)
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005546:	60fb      	str	r3, [r7, #12]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800554e:	60fb      	str	r3, [r7, #12]
 8005550:	4a04      	ldr	r2, [pc, #16]	; (8005564 <HAL_MspInit+0x60>)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005556:	bf00      	nop
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	bc80      	pop	{r7}
 800555e:	4770      	bx	lr
 8005560:	40021000 	.word	0x40021000
 8005564:	40010000 	.word	0x40010000

08005568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800556c:	bf00      	nop
 800556e:	46bd      	mov	sp, r7
 8005570:	bc80      	pop	{r7}
 8005572:	4770      	bx	lr

08005574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005574:	b480      	push	{r7}
 8005576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005578:	e7fe      	b.n	8005578 <HardFault_Handler+0x4>

0800557a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800557a:	b480      	push	{r7}
 800557c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800557e:	e7fe      	b.n	800557e <MemManage_Handler+0x4>

08005580 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005580:	b480      	push	{r7}
 8005582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005584:	e7fe      	b.n	8005584 <BusFault_Handler+0x4>

08005586 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005586:	b480      	push	{r7}
 8005588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800558a:	e7fe      	b.n	800558a <UsageFault_Handler+0x4>

0800558c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800558c:	b480      	push	{r7}
 800558e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005590:	bf00      	nop
 8005592:	46bd      	mov	sp, r7
 8005594:	bc80      	pop	{r7}
 8005596:	4770      	bx	lr

08005598 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005598:	b480      	push	{r7}
 800559a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800559c:	bf00      	nop
 800559e:	46bd      	mov	sp, r7
 80055a0:	bc80      	pop	{r7}
 80055a2:	4770      	bx	lr

080055a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80055a8:	bf00      	nop
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bc80      	pop	{r7}
 80055ae:	4770      	bx	lr

080055b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80055b4:	f7fb fa7e 	bl	8000ab4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80055b8:	bf00      	nop
 80055ba:	bd80      	pop	{r7, pc}

080055bc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80055c0:	4802      	ldr	r0, [pc, #8]	; (80055cc <TIM1_UP_IRQHandler+0x10>)
 80055c2:	f7fc ff49 	bl	8002458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80055c6:	bf00      	nop
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	20000a24 	.word	0x20000a24

080055d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80055d4:	4802      	ldr	r0, [pc, #8]	; (80055e0 <USART2_IRQHandler+0x10>)
 80055d6:	f7fd fd85 	bl	80030e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80055da:	bf00      	nop
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	20000ae4 	.word	0x20000ae4

080055e4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80055ec:	4b11      	ldr	r3, [pc, #68]	; (8005634 <_sbrk+0x50>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d102      	bne.n	80055fa <_sbrk+0x16>
		heap_end = &end;
 80055f4:	4b0f      	ldr	r3, [pc, #60]	; (8005634 <_sbrk+0x50>)
 80055f6:	4a10      	ldr	r2, [pc, #64]	; (8005638 <_sbrk+0x54>)
 80055f8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80055fa:	4b0e      	ldr	r3, [pc, #56]	; (8005634 <_sbrk+0x50>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005600:	4b0c      	ldr	r3, [pc, #48]	; (8005634 <_sbrk+0x50>)
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4413      	add	r3, r2
 8005608:	466a      	mov	r2, sp
 800560a:	4293      	cmp	r3, r2
 800560c:	d907      	bls.n	800561e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800560e:	f000 fb85 	bl	8005d1c <__errno>
 8005612:	4602      	mov	r2, r0
 8005614:	230c      	movs	r3, #12
 8005616:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005618:	f04f 33ff 	mov.w	r3, #4294967295
 800561c:	e006      	b.n	800562c <_sbrk+0x48>
	}

	heap_end += incr;
 800561e:	4b05      	ldr	r3, [pc, #20]	; (8005634 <_sbrk+0x50>)
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4413      	add	r3, r2
 8005626:	4a03      	ldr	r2, [pc, #12]	; (8005634 <_sbrk+0x50>)
 8005628:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800562a:	68fb      	ldr	r3, [r7, #12]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	200004d8 	.word	0x200004d8
 8005638:	20000b28 	.word	0x20000b28

0800563c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005640:	4b15      	ldr	r3, [pc, #84]	; (8005698 <SystemInit+0x5c>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a14      	ldr	r2, [pc, #80]	; (8005698 <SystemInit+0x5c>)
 8005646:	f043 0301 	orr.w	r3, r3, #1
 800564a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800564c:	4b12      	ldr	r3, [pc, #72]	; (8005698 <SystemInit+0x5c>)
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	4911      	ldr	r1, [pc, #68]	; (8005698 <SystemInit+0x5c>)
 8005652:	4b12      	ldr	r3, [pc, #72]	; (800569c <SystemInit+0x60>)
 8005654:	4013      	ands	r3, r2
 8005656:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005658:	4b0f      	ldr	r3, [pc, #60]	; (8005698 <SystemInit+0x5c>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a0e      	ldr	r2, [pc, #56]	; (8005698 <SystemInit+0x5c>)
 800565e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005666:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005668:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <SystemInit+0x5c>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a0a      	ldr	r2, [pc, #40]	; (8005698 <SystemInit+0x5c>)
 800566e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005672:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005674:	4b08      	ldr	r3, [pc, #32]	; (8005698 <SystemInit+0x5c>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	4a07      	ldr	r2, [pc, #28]	; (8005698 <SystemInit+0x5c>)
 800567a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800567e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005680:	4b05      	ldr	r3, [pc, #20]	; (8005698 <SystemInit+0x5c>)
 8005682:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005686:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005688:	4b05      	ldr	r3, [pc, #20]	; (80056a0 <SystemInit+0x64>)
 800568a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800568e:	609a      	str	r2, [r3, #8]
#endif 
}
 8005690:	bf00      	nop
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr
 8005698:	40021000 	.word	0x40021000
 800569c:	f8ff0000 	.word	0xf8ff0000
 80056a0:	e000ed00 	.word	0xe000ed00

080056a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80056aa:	f107 0308 	add.w	r3, r7, #8
 80056ae:	2200      	movs	r2, #0
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	605a      	str	r2, [r3, #4]
 80056b4:	609a      	str	r2, [r3, #8]
 80056b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056b8:	463b      	mov	r3, r7
 80056ba:	2200      	movs	r2, #0
 80056bc:	601a      	str	r2, [r3, #0]
 80056be:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80056c0:	4b1e      	ldr	r3, [pc, #120]	; (800573c <MX_TIM1_Init+0x98>)
 80056c2:	4a1f      	ldr	r2, [pc, #124]	; (8005740 <MX_TIM1_Init+0x9c>)
 80056c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63000;
 80056c6:	4b1d      	ldr	r3, [pc, #116]	; (800573c <MX_TIM1_Init+0x98>)
 80056c8:	f24f 6218 	movw	r2, #63000	; 0xf618
 80056cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056ce:	4b1b      	ldr	r3, [pc, #108]	; (800573c <MX_TIM1_Init+0x98>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5;
 80056d4:	4b19      	ldr	r3, [pc, #100]	; (800573c <MX_TIM1_Init+0x98>)
 80056d6:	2205      	movs	r2, #5
 80056d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056da:	4b18      	ldr	r3, [pc, #96]	; (800573c <MX_TIM1_Init+0x98>)
 80056dc:	2200      	movs	r2, #0
 80056de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80056e0:	4b16      	ldr	r3, [pc, #88]	; (800573c <MX_TIM1_Init+0x98>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80056e6:	4b15      	ldr	r3, [pc, #84]	; (800573c <MX_TIM1_Init+0x98>)
 80056e8:	2280      	movs	r2, #128	; 0x80
 80056ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80056ec:	4813      	ldr	r0, [pc, #76]	; (800573c <MX_TIM1_Init+0x98>)
 80056ee:	f7fc fdff 	bl	80022f0 <HAL_TIM_Base_Init>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80056f8:	f7ff fefe 	bl	80054f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005700:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005702:	f107 0308 	add.w	r3, r7, #8
 8005706:	4619      	mov	r1, r3
 8005708:	480c      	ldr	r0, [pc, #48]	; (800573c <MX_TIM1_Init+0x98>)
 800570a:	f7fd f873 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8005714:	f7ff fef0 	bl	80054f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005718:	2300      	movs	r3, #0
 800571a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800571c:	2300      	movs	r3, #0
 800571e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005720:	463b      	mov	r3, r7
 8005722:	4619      	mov	r1, r3
 8005724:	4805      	ldr	r0, [pc, #20]	; (800573c <MX_TIM1_Init+0x98>)
 8005726:	f7fd fbe5 	bl	8002ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d001      	beq.n	8005734 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8005730:	f7ff fee2 	bl	80054f8 <Error_Handler>
  }

}
 8005734:	bf00      	nop
 8005736:	3718      	adds	r7, #24
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	20000a24 	.word	0x20000a24
 8005740:	40012c00 	.word	0x40012c00

08005744 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b08e      	sub	sp, #56	; 0x38
 8005748:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800574a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800574e:	2200      	movs	r2, #0
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	605a      	str	r2, [r3, #4]
 8005754:	609a      	str	r2, [r3, #8]
 8005756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005758:	f107 0320 	add.w	r3, r7, #32
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005762:	1d3b      	adds	r3, r7, #4
 8005764:	2200      	movs	r2, #0
 8005766:	601a      	str	r2, [r3, #0]
 8005768:	605a      	str	r2, [r3, #4]
 800576a:	609a      	str	r2, [r3, #8]
 800576c:	60da      	str	r2, [r3, #12]
 800576e:	611a      	str	r2, [r3, #16]
 8005770:	615a      	str	r2, [r3, #20]
 8005772:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8005774:	4b3d      	ldr	r3, [pc, #244]	; (800586c <MX_TIM2_Init+0x128>)
 8005776:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800577a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 120;
 800577c:	4b3b      	ldr	r3, [pc, #236]	; (800586c <MX_TIM2_Init+0x128>)
 800577e:	2278      	movs	r2, #120	; 0x78
 8005780:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005782:	4b3a      	ldr	r3, [pc, #232]	; (800586c <MX_TIM2_Init+0x128>)
 8005784:	2200      	movs	r2, #0
 8005786:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8005788:	4b38      	ldr	r3, [pc, #224]	; (800586c <MX_TIM2_Init+0x128>)
 800578a:	22ff      	movs	r2, #255	; 0xff
 800578c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800578e:	4b37      	ldr	r3, [pc, #220]	; (800586c <MX_TIM2_Init+0x128>)
 8005790:	2200      	movs	r2, #0
 8005792:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005794:	4b35      	ldr	r3, [pc, #212]	; (800586c <MX_TIM2_Init+0x128>)
 8005796:	2200      	movs	r2, #0
 8005798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800579a:	4834      	ldr	r0, [pc, #208]	; (800586c <MX_TIM2_Init+0x128>)
 800579c:	f7fc fda8 	bl	80022f0 <HAL_TIM_Base_Init>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80057a6:	f7ff fea7 	bl	80054f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80057aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057ae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80057b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057b4:	4619      	mov	r1, r3
 80057b6:	482d      	ldr	r0, [pc, #180]	; (800586c <MX_TIM2_Init+0x128>)
 80057b8:	f7fd f81c 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80057c2:	f7ff fe99 	bl	80054f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80057c6:	4829      	ldr	r0, [pc, #164]	; (800586c <MX_TIM2_Init+0x128>)
 80057c8:	f7fc fde0 	bl	800238c <HAL_TIM_PWM_Init>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d001      	beq.n	80057d6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80057d2:	f7ff fe91 	bl	80054f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057d6:	2300      	movs	r3, #0
 80057d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057da:	2300      	movs	r3, #0
 80057dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80057de:	f107 0320 	add.w	r3, r7, #32
 80057e2:	4619      	mov	r1, r3
 80057e4:	4821      	ldr	r0, [pc, #132]	; (800586c <MX_TIM2_Init+0x128>)
 80057e6:	f7fd fb85 	bl	8002ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d001      	beq.n	80057f4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80057f0:	f7ff fe82 	bl	80054f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80057f4:	2360      	movs	r3, #96	; 0x60
 80057f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80057f8:	2300      	movs	r3, #0
 80057fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005800:	2300      	movs	r3, #0
 8005802:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005804:	1d3b      	adds	r3, r7, #4
 8005806:	2200      	movs	r2, #0
 8005808:	4619      	mov	r1, r3
 800580a:	4818      	ldr	r0, [pc, #96]	; (800586c <MX_TIM2_Init+0x128>)
 800580c:	f7fc ff2c 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8005816:	f7ff fe6f 	bl	80054f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800581a:	1d3b      	adds	r3, r7, #4
 800581c:	2204      	movs	r2, #4
 800581e:	4619      	mov	r1, r3
 8005820:	4812      	ldr	r0, [pc, #72]	; (800586c <MX_TIM2_Init+0x128>)
 8005822:	f7fc ff21 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800582c:	f7ff fe64 	bl	80054f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005830:	1d3b      	adds	r3, r7, #4
 8005832:	2208      	movs	r2, #8
 8005834:	4619      	mov	r1, r3
 8005836:	480d      	ldr	r0, [pc, #52]	; (800586c <MX_TIM2_Init+0x128>)
 8005838:	f7fc ff16 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 8005842:	f7ff fe59 	bl	80054f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005846:	1d3b      	adds	r3, r7, #4
 8005848:	220c      	movs	r2, #12
 800584a:	4619      	mov	r1, r3
 800584c:	4807      	ldr	r0, [pc, #28]	; (800586c <MX_TIM2_Init+0x128>)
 800584e:	f7fc ff0b 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 8005858:	f7ff fe4e 	bl	80054f8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800585c:	4803      	ldr	r0, [pc, #12]	; (800586c <MX_TIM2_Init+0x128>)
 800585e:	f000 f8d5 	bl	8005a0c <HAL_TIM_MspPostInit>

}
 8005862:	bf00      	nop
 8005864:	3738      	adds	r7, #56	; 0x38
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	20000a64 	.word	0x20000a64

08005870 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b08e      	sub	sp, #56	; 0x38
 8005874:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005876:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800587a:	2200      	movs	r2, #0
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	605a      	str	r2, [r3, #4]
 8005880:	609a      	str	r2, [r3, #8]
 8005882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005884:	f107 0320 	add.w	r3, r7, #32
 8005888:	2200      	movs	r2, #0
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800588e:	1d3b      	adds	r3, r7, #4
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	605a      	str	r2, [r3, #4]
 8005896:	609a      	str	r2, [r3, #8]
 8005898:	60da      	str	r2, [r3, #12]
 800589a:	611a      	str	r2, [r3, #16]
 800589c:	615a      	str	r2, [r3, #20]
 800589e:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 80058a0:	4b32      	ldr	r3, [pc, #200]	; (800596c <MX_TIM4_Init+0xfc>)
 80058a2:	4a33      	ldr	r2, [pc, #204]	; (8005970 <MX_TIM4_Init+0x100>)
 80058a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 80058a6:	4b31      	ldr	r3, [pc, #196]	; (800596c <MX_TIM4_Init+0xfc>)
 80058a8:	223f      	movs	r2, #63	; 0x3f
 80058aa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058ac:	4b2f      	ldr	r3, [pc, #188]	; (800596c <MX_TIM4_Init+0xfc>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5100;
 80058b2:	4b2e      	ldr	r3, [pc, #184]	; (800596c <MX_TIM4_Init+0xfc>)
 80058b4:	f241 32ec 	movw	r2, #5100	; 0x13ec
 80058b8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058ba:	4b2c      	ldr	r3, [pc, #176]	; (800596c <MX_TIM4_Init+0xfc>)
 80058bc:	2200      	movs	r2, #0
 80058be:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058c0:	4b2a      	ldr	r3, [pc, #168]	; (800596c <MX_TIM4_Init+0xfc>)
 80058c2:	2280      	movs	r2, #128	; 0x80
 80058c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80058c6:	4829      	ldr	r0, [pc, #164]	; (800596c <MX_TIM4_Init+0xfc>)
 80058c8:	f7fc fd12 	bl	80022f0 <HAL_TIM_Base_Init>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80058d2:	f7ff fe11 	bl	80054f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058da:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80058dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058e0:	4619      	mov	r1, r3
 80058e2:	4822      	ldr	r0, [pc, #136]	; (800596c <MX_TIM4_Init+0xfc>)
 80058e4:	f7fc ff86 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80058ee:	f7ff fe03 	bl	80054f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80058f2:	481e      	ldr	r0, [pc, #120]	; (800596c <MX_TIM4_Init+0xfc>)
 80058f4:	f7fc fd4a 	bl	800238c <HAL_TIM_PWM_Init>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d001      	beq.n	8005902 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80058fe:	f7ff fdfb 	bl	80054f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005902:	2300      	movs	r3, #0
 8005904:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005906:	2300      	movs	r3, #0
 8005908:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800590a:	f107 0320 	add.w	r3, r7, #32
 800590e:	4619      	mov	r1, r3
 8005910:	4816      	ldr	r0, [pc, #88]	; (800596c <MX_TIM4_Init+0xfc>)
 8005912:	f7fd faef 	bl	8002ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800591c:	f7ff fdec 	bl	80054f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005920:	2360      	movs	r3, #96	; 0x60
 8005922:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005924:	2300      	movs	r3, #0
 8005926:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005928:	2300      	movs	r3, #0
 800592a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800592c:	2300      	movs	r3, #0
 800592e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005930:	1d3b      	adds	r3, r7, #4
 8005932:	2200      	movs	r2, #0
 8005934:	4619      	mov	r1, r3
 8005936:	480d      	ldr	r0, [pc, #52]	; (800596c <MX_TIM4_Init+0xfc>)
 8005938:	f7fc fe96 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d001      	beq.n	8005946 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8005942:	f7ff fdd9 	bl	80054f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005946:	1d3b      	adds	r3, r7, #4
 8005948:	2204      	movs	r2, #4
 800594a:	4619      	mov	r1, r3
 800594c:	4807      	ldr	r0, [pc, #28]	; (800596c <MX_TIM4_Init+0xfc>)
 800594e:	f7fc fe8b 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d001      	beq.n	800595c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8005958:	f7ff fdce 	bl	80054f8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 800595c:	4803      	ldr	r0, [pc, #12]	; (800596c <MX_TIM4_Init+0xfc>)
 800595e:	f000 f855 	bl	8005a0c <HAL_TIM_MspPostInit>

}
 8005962:	bf00      	nop
 8005964:	3738      	adds	r7, #56	; 0x38
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	200009e4 	.word	0x200009e4
 8005970:	40000800 	.word	0x40000800

08005974 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a1f      	ldr	r2, [pc, #124]	; (8005a00 <HAL_TIM_Base_MspInit+0x8c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d114      	bne.n	80059b0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005986:	4b1f      	ldr	r3, [pc, #124]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	4a1e      	ldr	r2, [pc, #120]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 800598c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005990:	6193      	str	r3, [r2, #24]
 8005992:	4b1c      	ldr	r3, [pc, #112]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800599a:	617b      	str	r3, [r7, #20]
 800599c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 2, 0);
 800599e:	2200      	movs	r2, #0
 80059a0:	2102      	movs	r1, #2
 80059a2:	2019      	movs	r0, #25
 80059a4:	f7fb fb83 	bl	80010ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80059a8:	2019      	movs	r0, #25
 80059aa:	f7fb fb9c 	bl	80010e6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80059ae:	e022      	b.n	80059f6 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM2)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059b8:	d10c      	bne.n	80059d4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80059ba:	4b12      	ldr	r3, [pc, #72]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 80059bc:	69db      	ldr	r3, [r3, #28]
 80059be:	4a11      	ldr	r2, [pc, #68]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 80059c0:	f043 0301 	orr.w	r3, r3, #1
 80059c4:	61d3      	str	r3, [r2, #28]
 80059c6:	4b0f      	ldr	r3, [pc, #60]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	613b      	str	r3, [r7, #16]
 80059d0:	693b      	ldr	r3, [r7, #16]
}
 80059d2:	e010      	b.n	80059f6 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM4)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a0b      	ldr	r2, [pc, #44]	; (8005a08 <HAL_TIM_Base_MspInit+0x94>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d10b      	bne.n	80059f6 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80059de:	4b09      	ldr	r3, [pc, #36]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	4a08      	ldr	r2, [pc, #32]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 80059e4:	f043 0304 	orr.w	r3, r3, #4
 80059e8:	61d3      	str	r3, [r2, #28]
 80059ea:	4b06      	ldr	r3, [pc, #24]	; (8005a04 <HAL_TIM_Base_MspInit+0x90>)
 80059ec:	69db      	ldr	r3, [r3, #28]
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	60fb      	str	r3, [r7, #12]
 80059f4:	68fb      	ldr	r3, [r7, #12]
}
 80059f6:	bf00      	nop
 80059f8:	3718      	adds	r7, #24
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	40012c00 	.word	0x40012c00
 8005a04:	40021000 	.word	0x40021000
 8005a08:	40000800 	.word	0x40000800

08005a0c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b08a      	sub	sp, #40	; 0x28
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a14:	f107 0314 	add.w	r3, r7, #20
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
 8005a1c:	605a      	str	r2, [r3, #4]
 8005a1e:	609a      	str	r2, [r3, #8]
 8005a20:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a2a:	d144      	bne.n	8005ab6 <HAL_TIM_MspPostInit+0xaa>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a2c:	4b32      	ldr	r3, [pc, #200]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	4a31      	ldr	r2, [pc, #196]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005a32:	f043 0308 	orr.w	r3, r3, #8
 8005a36:	6193      	str	r3, [r2, #24]
 8005a38:	4b2f      	ldr	r3, [pc, #188]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	613b      	str	r3, [r7, #16]
 8005a42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a44:	4b2c      	ldr	r3, [pc, #176]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	4a2b      	ldr	r2, [pc, #172]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005a4a:	f043 0304 	orr.w	r3, r3, #4
 8005a4e:	6193      	str	r3, [r2, #24]
 8005a50:	4b29      	ldr	r3, [pc, #164]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	f003 0304 	and.w	r3, r3, #4
 8005a58:	60fb      	str	r3, [r7, #12]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8005a5c:	f640 4308 	movw	r3, #3080	; 0xc08
 8005a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a62:	2302      	movs	r3, #2
 8005a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a66:	2302      	movs	r3, #2
 8005a68:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a6a:	f107 0314 	add.w	r3, r7, #20
 8005a6e:	4619      	mov	r1, r3
 8005a70:	4822      	ldr	r0, [pc, #136]	; (8005afc <HAL_TIM_MspPostInit+0xf0>)
 8005a72:	f7fb fdc9 	bl	8001608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005a76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a80:	2302      	movs	r3, #2
 8005a82:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a84:	f107 0314 	add.w	r3, r7, #20
 8005a88:	4619      	mov	r1, r3
 8005a8a:	481d      	ldr	r0, [pc, #116]	; (8005b00 <HAL_TIM_MspPostInit+0xf4>)
 8005a8c:	f7fb fdbc 	bl	8001608 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8005a90:	4b1c      	ldr	r3, [pc, #112]	; (8005b04 <HAL_TIM_MspPostInit+0xf8>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	627b      	str	r3, [r7, #36]	; 0x24
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8005aa4:	627b      	str	r3, [r7, #36]	; 0x24
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005aac:	627b      	str	r3, [r7, #36]	; 0x24
 8005aae:	4a15      	ldr	r2, [pc, #84]	; (8005b04 <HAL_TIM_MspPostInit+0xf8>)
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab2:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005ab4:	e01c      	b.n	8005af0 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM4)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a13      	ldr	r2, [pc, #76]	; (8005b08 <HAL_TIM_MspPostInit+0xfc>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d117      	bne.n	8005af0 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ac0:	4b0d      	ldr	r3, [pc, #52]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	4a0c      	ldr	r2, [pc, #48]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005ac6:	f043 0308 	orr.w	r3, r3, #8
 8005aca:	6193      	str	r3, [r2, #24]
 8005acc:	4b0a      	ldr	r3, [pc, #40]	; (8005af8 <HAL_TIM_MspPostInit+0xec>)
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	60bb      	str	r3, [r7, #8]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = S1_Pin|S2_Pin;
 8005ad8:	23c0      	movs	r3, #192	; 0xc0
 8005ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005adc:	2302      	movs	r3, #2
 8005ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ae4:	f107 0314 	add.w	r3, r7, #20
 8005ae8:	4619      	mov	r1, r3
 8005aea:	4804      	ldr	r0, [pc, #16]	; (8005afc <HAL_TIM_MspPostInit+0xf0>)
 8005aec:	f7fb fd8c 	bl	8001608 <HAL_GPIO_Init>
}
 8005af0:	bf00      	nop
 8005af2:	3728      	adds	r7, #40	; 0x28
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	40021000 	.word	0x40021000
 8005afc:	40010c00 	.word	0x40010c00
 8005b00:	40010800 	.word	0x40010800
 8005b04:	40010000 	.word	0x40010000
 8005b08:	40000800 	.word	0x40000800

08005b0c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8005b10:	4b11      	ldr	r3, [pc, #68]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b12:	4a12      	ldr	r2, [pc, #72]	; (8005b5c <MX_USART1_UART_Init+0x50>)
 8005b14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005b16:	4b10      	ldr	r3, [pc, #64]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005b1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005b1e:	4b0e      	ldr	r3, [pc, #56]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005b24:	4b0c      	ldr	r3, [pc, #48]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005b2a:	4b0b      	ldr	r3, [pc, #44]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005b30:	4b09      	ldr	r3, [pc, #36]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b32:	220c      	movs	r2, #12
 8005b34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b36:	4b08      	ldr	r3, [pc, #32]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b3c:	4b06      	ldr	r3, [pc, #24]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005b42:	4805      	ldr	r0, [pc, #20]	; (8005b58 <MX_USART1_UART_Init+0x4c>)
 8005b44:	f7fd fa2c 	bl	8002fa0 <HAL_UART_Init>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005b4e:	f7ff fcd3 	bl	80054f8 <Error_Handler>
  }

}
 8005b52:	bf00      	nop
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	20000aa4 	.word	0x20000aa4
 8005b5c:	40013800 	.word	0x40013800

08005b60 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005b64:	4b11      	ldr	r3, [pc, #68]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b66:	4a12      	ldr	r2, [pc, #72]	; (8005bb0 <MX_USART2_UART_Init+0x50>)
 8005b68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 8005b6a:	4b10      	ldr	r3, [pc, #64]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b6c:	4a11      	ldr	r2, [pc, #68]	; (8005bb4 <MX_USART2_UART_Init+0x54>)
 8005b6e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005b70:	4b0e      	ldr	r3, [pc, #56]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b72:	2200      	movs	r2, #0
 8005b74:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8005b76:	4b0d      	ldr	r3, [pc, #52]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005b7e:	4b0b      	ldr	r3, [pc, #44]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8005b84:	4b09      	ldr	r3, [pc, #36]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b86:	2204      	movs	r2, #4
 8005b88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b8a:	4b08      	ldr	r3, [pc, #32]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b90:	4b06      	ldr	r3, [pc, #24]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b92:	2200      	movs	r2, #0
 8005b94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b96:	4805      	ldr	r0, [pc, #20]	; (8005bac <MX_USART2_UART_Init+0x4c>)
 8005b98:	f7fd fa02 	bl	8002fa0 <HAL_UART_Init>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005ba2:	f7ff fca9 	bl	80054f8 <Error_Handler>
  }

}
 8005ba6:	bf00      	nop
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	20000ae4 	.word	0x20000ae4
 8005bb0:	40004400 	.word	0x40004400
 8005bb4:	0003d090 	.word	0x0003d090

08005bb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b08a      	sub	sp, #40	; 0x28
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bc0:	f107 0318 	add.w	r3, r7, #24
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	601a      	str	r2, [r3, #0]
 8005bc8:	605a      	str	r2, [r3, #4]
 8005bca:	609a      	str	r2, [r3, #8]
 8005bcc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a3b      	ldr	r2, [pc, #236]	; (8005cc0 <HAL_UART_MspInit+0x108>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d132      	bne.n	8005c3e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005bd8:	4b3a      	ldr	r3, [pc, #232]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	4a39      	ldr	r2, [pc, #228]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005be2:	6193      	str	r3, [r2, #24]
 8005be4:	4b37      	ldr	r3, [pc, #220]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bec:	617b      	str	r3, [r7, #20]
 8005bee:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bf0:	4b34      	ldr	r3, [pc, #208]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	4a33      	ldr	r2, [pc, #204]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005bf6:	f043 0304 	orr.w	r3, r3, #4
 8005bfa:	6193      	str	r3, [r2, #24]
 8005bfc:	4b31      	ldr	r3, [pc, #196]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	613b      	str	r3, [r7, #16]
 8005c06:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_DUBUG_Pin;
 8005c08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c0e:	2302      	movs	r3, #2
 8005c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c12:	2303      	movs	r3, #3
 8005c14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(USART_TX_DUBUG_GPIO_Port, &GPIO_InitStruct);
 8005c16:	f107 0318 	add.w	r3, r7, #24
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	482a      	ldr	r0, [pc, #168]	; (8005cc8 <HAL_UART_MspInit+0x110>)
 8005c1e:	f7fb fcf3 	bl	8001608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_DUBUG_Pin;
 8005c22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(USART_RX_DUBUG_GPIO_Port, &GPIO_InitStruct);
 8005c30:	f107 0318 	add.w	r3, r7, #24
 8005c34:	4619      	mov	r1, r3
 8005c36:	4824      	ldr	r0, [pc, #144]	; (8005cc8 <HAL_UART_MspInit+0x110>)
 8005c38:	f7fb fce6 	bl	8001608 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005c3c:	e03c      	b.n	8005cb8 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a22      	ldr	r2, [pc, #136]	; (8005ccc <HAL_UART_MspInit+0x114>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d137      	bne.n	8005cb8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c48:	4b1e      	ldr	r3, [pc, #120]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005c4a:	69db      	ldr	r3, [r3, #28]
 8005c4c:	4a1d      	ldr	r2, [pc, #116]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005c4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c52:	61d3      	str	r3, [r2, #28]
 8005c54:	4b1b      	ldr	r3, [pc, #108]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005c56:	69db      	ldr	r3, [r3, #28]
 8005c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c5c:	60fb      	str	r3, [r7, #12]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c60:	4b18      	ldr	r3, [pc, #96]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	4a17      	ldr	r2, [pc, #92]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005c66:	f043 0304 	orr.w	r3, r3, #4
 8005c6a:	6193      	str	r3, [r2, #24]
 8005c6c:	4b15      	ldr	r3, [pc, #84]	; (8005cc4 <HAL_UART_MspInit+0x10c>)
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	f003 0304 	and.w	r3, r3, #4
 8005c74:	60bb      	str	r3, [r7, #8]
 8005c76:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DMX_OUT_Pin;
 8005c78:	2304      	movs	r3, #4
 8005c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c7c:	2302      	movs	r3, #2
 8005c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c80:	2303      	movs	r3, #3
 8005c82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DMX_OUT_GPIO_Port, &GPIO_InitStruct);
 8005c84:	f107 0318 	add.w	r3, r7, #24
 8005c88:	4619      	mov	r1, r3
 8005c8a:	480f      	ldr	r0, [pc, #60]	; (8005cc8 <HAL_UART_MspInit+0x110>)
 8005c8c:	f7fb fcbc 	bl	8001608 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DMX_IN_Pin;
 8005c90:	2308      	movs	r3, #8
 8005c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c94:	2300      	movs	r3, #0
 8005c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(DMX_IN_GPIO_Port, &GPIO_InitStruct);
 8005c9c:	f107 0318 	add.w	r3, r7, #24
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	4809      	ldr	r0, [pc, #36]	; (8005cc8 <HAL_UART_MspInit+0x110>)
 8005ca4:	f7fb fcb0 	bl	8001608 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2101      	movs	r1, #1
 8005cac:	2026      	movs	r0, #38	; 0x26
 8005cae:	f7fb f9fe 	bl	80010ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005cb2:	2026      	movs	r0, #38	; 0x26
 8005cb4:	f7fb fa17 	bl	80010e6 <HAL_NVIC_EnableIRQ>
}
 8005cb8:	bf00      	nop
 8005cba:	3728      	adds	r7, #40	; 0x28
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	40013800 	.word	0x40013800
 8005cc4:	40021000 	.word	0x40021000
 8005cc8:	40010800 	.word	0x40010800
 8005ccc:	40004400 	.word	0x40004400

08005cd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005cd0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005cd2:	e003      	b.n	8005cdc <LoopCopyDataInit>

08005cd4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005cd4:	4b0b      	ldr	r3, [pc, #44]	; (8005d04 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005cd6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005cd8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005cda:	3104      	adds	r1, #4

08005cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005cdc:	480a      	ldr	r0, [pc, #40]	; (8005d08 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005cde:	4b0b      	ldr	r3, [pc, #44]	; (8005d0c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005ce0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005ce2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005ce4:	d3f6      	bcc.n	8005cd4 <CopyDataInit>
  ldr r2, =_sbss
 8005ce6:	4a0a      	ldr	r2, [pc, #40]	; (8005d10 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005ce8:	e002      	b.n	8005cf0 <LoopFillZerobss>

08005cea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005cea:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005cec:	f842 3b04 	str.w	r3, [r2], #4

08005cf0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005cf0:	4b08      	ldr	r3, [pc, #32]	; (8005d14 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005cf2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005cf4:	d3f9      	bcc.n	8005cea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005cf6:	f7ff fca1 	bl	800563c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005cfa:	f000 f815 	bl	8005d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005cfe:	f7ff fb7b 	bl	80053f8 <main>
  bx lr
 8005d02:	4770      	bx	lr
  ldr r3, =_sidata
 8005d04:	08008ec0 	.word	0x08008ec0
  ldr r0, =_sdata
 8005d08:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005d0c:	20000088 	.word	0x20000088
  ldr r2, =_sbss
 8005d10:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 8005d14:	20000b28 	.word	0x20000b28

08005d18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005d18:	e7fe      	b.n	8005d18 <ADC1_2_IRQHandler>
	...

08005d1c <__errno>:
 8005d1c:	4b01      	ldr	r3, [pc, #4]	; (8005d24 <__errno+0x8>)
 8005d1e:	6818      	ldr	r0, [r3, #0]
 8005d20:	4770      	bx	lr
 8005d22:	bf00      	nop
 8005d24:	20000024 	.word	0x20000024

08005d28 <__libc_init_array>:
 8005d28:	b570      	push	{r4, r5, r6, lr}
 8005d2a:	2500      	movs	r5, #0
 8005d2c:	4e0c      	ldr	r6, [pc, #48]	; (8005d60 <__libc_init_array+0x38>)
 8005d2e:	4c0d      	ldr	r4, [pc, #52]	; (8005d64 <__libc_init_array+0x3c>)
 8005d30:	1ba4      	subs	r4, r4, r6
 8005d32:	10a4      	asrs	r4, r4, #2
 8005d34:	42a5      	cmp	r5, r4
 8005d36:	d109      	bne.n	8005d4c <__libc_init_array+0x24>
 8005d38:	f000 fc34 	bl	80065a4 <_init>
 8005d3c:	2500      	movs	r5, #0
 8005d3e:	4e0a      	ldr	r6, [pc, #40]	; (8005d68 <__libc_init_array+0x40>)
 8005d40:	4c0a      	ldr	r4, [pc, #40]	; (8005d6c <__libc_init_array+0x44>)
 8005d42:	1ba4      	subs	r4, r4, r6
 8005d44:	10a4      	asrs	r4, r4, #2
 8005d46:	42a5      	cmp	r5, r4
 8005d48:	d105      	bne.n	8005d56 <__libc_init_array+0x2e>
 8005d4a:	bd70      	pop	{r4, r5, r6, pc}
 8005d4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d50:	4798      	blx	r3
 8005d52:	3501      	adds	r5, #1
 8005d54:	e7ee      	b.n	8005d34 <__libc_init_array+0xc>
 8005d56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d5a:	4798      	blx	r3
 8005d5c:	3501      	adds	r5, #1
 8005d5e:	e7f2      	b.n	8005d46 <__libc_init_array+0x1e>
 8005d60:	08008eb8 	.word	0x08008eb8
 8005d64:	08008eb8 	.word	0x08008eb8
 8005d68:	08008eb8 	.word	0x08008eb8
 8005d6c:	08008ebc 	.word	0x08008ebc

08005d70 <memset>:
 8005d70:	4603      	mov	r3, r0
 8005d72:	4402      	add	r2, r0
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d100      	bne.n	8005d7a <memset+0xa>
 8005d78:	4770      	bx	lr
 8005d7a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d7e:	e7f9      	b.n	8005d74 <memset+0x4>

08005d80 <siprintf>:
 8005d80:	b40e      	push	{r1, r2, r3}
 8005d82:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d86:	b500      	push	{lr}
 8005d88:	b09c      	sub	sp, #112	; 0x70
 8005d8a:	ab1d      	add	r3, sp, #116	; 0x74
 8005d8c:	9002      	str	r0, [sp, #8]
 8005d8e:	9006      	str	r0, [sp, #24]
 8005d90:	9107      	str	r1, [sp, #28]
 8005d92:	9104      	str	r1, [sp, #16]
 8005d94:	4808      	ldr	r0, [pc, #32]	; (8005db8 <siprintf+0x38>)
 8005d96:	4909      	ldr	r1, [pc, #36]	; (8005dbc <siprintf+0x3c>)
 8005d98:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d9c:	9105      	str	r1, [sp, #20]
 8005d9e:	6800      	ldr	r0, [r0, #0]
 8005da0:	a902      	add	r1, sp, #8
 8005da2:	9301      	str	r3, [sp, #4]
 8005da4:	f000 f866 	bl	8005e74 <_svfiprintf_r>
 8005da8:	2200      	movs	r2, #0
 8005daa:	9b02      	ldr	r3, [sp, #8]
 8005dac:	701a      	strb	r2, [r3, #0]
 8005dae:	b01c      	add	sp, #112	; 0x70
 8005db0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005db4:	b003      	add	sp, #12
 8005db6:	4770      	bx	lr
 8005db8:	20000024 	.word	0x20000024
 8005dbc:	ffff0208 	.word	0xffff0208

08005dc0 <__ssputs_r>:
 8005dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dc4:	688e      	ldr	r6, [r1, #8]
 8005dc6:	4682      	mov	sl, r0
 8005dc8:	429e      	cmp	r6, r3
 8005dca:	460c      	mov	r4, r1
 8005dcc:	4690      	mov	r8, r2
 8005dce:	4699      	mov	r9, r3
 8005dd0:	d837      	bhi.n	8005e42 <__ssputs_r+0x82>
 8005dd2:	898a      	ldrh	r2, [r1, #12]
 8005dd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005dd8:	d031      	beq.n	8005e3e <__ssputs_r+0x7e>
 8005dda:	2302      	movs	r3, #2
 8005ddc:	6825      	ldr	r5, [r4, #0]
 8005dde:	6909      	ldr	r1, [r1, #16]
 8005de0:	1a6f      	subs	r7, r5, r1
 8005de2:	6965      	ldr	r5, [r4, #20]
 8005de4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005de8:	fb95 f5f3 	sdiv	r5, r5, r3
 8005dec:	f109 0301 	add.w	r3, r9, #1
 8005df0:	443b      	add	r3, r7
 8005df2:	429d      	cmp	r5, r3
 8005df4:	bf38      	it	cc
 8005df6:	461d      	movcc	r5, r3
 8005df8:	0553      	lsls	r3, r2, #21
 8005dfa:	d530      	bpl.n	8005e5e <__ssputs_r+0x9e>
 8005dfc:	4629      	mov	r1, r5
 8005dfe:	f000 fb37 	bl	8006470 <_malloc_r>
 8005e02:	4606      	mov	r6, r0
 8005e04:	b950      	cbnz	r0, 8005e1c <__ssputs_r+0x5c>
 8005e06:	230c      	movs	r3, #12
 8005e08:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0c:	f8ca 3000 	str.w	r3, [sl]
 8005e10:	89a3      	ldrh	r3, [r4, #12]
 8005e12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e16:	81a3      	strh	r3, [r4, #12]
 8005e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e1c:	463a      	mov	r2, r7
 8005e1e:	6921      	ldr	r1, [r4, #16]
 8005e20:	f000 fab6 	bl	8006390 <memcpy>
 8005e24:	89a3      	ldrh	r3, [r4, #12]
 8005e26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005e2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e2e:	81a3      	strh	r3, [r4, #12]
 8005e30:	6126      	str	r6, [r4, #16]
 8005e32:	443e      	add	r6, r7
 8005e34:	6026      	str	r6, [r4, #0]
 8005e36:	464e      	mov	r6, r9
 8005e38:	6165      	str	r5, [r4, #20]
 8005e3a:	1bed      	subs	r5, r5, r7
 8005e3c:	60a5      	str	r5, [r4, #8]
 8005e3e:	454e      	cmp	r6, r9
 8005e40:	d900      	bls.n	8005e44 <__ssputs_r+0x84>
 8005e42:	464e      	mov	r6, r9
 8005e44:	4632      	mov	r2, r6
 8005e46:	4641      	mov	r1, r8
 8005e48:	6820      	ldr	r0, [r4, #0]
 8005e4a:	f000 faac 	bl	80063a6 <memmove>
 8005e4e:	68a3      	ldr	r3, [r4, #8]
 8005e50:	2000      	movs	r0, #0
 8005e52:	1b9b      	subs	r3, r3, r6
 8005e54:	60a3      	str	r3, [r4, #8]
 8005e56:	6823      	ldr	r3, [r4, #0]
 8005e58:	441e      	add	r6, r3
 8005e5a:	6026      	str	r6, [r4, #0]
 8005e5c:	e7dc      	b.n	8005e18 <__ssputs_r+0x58>
 8005e5e:	462a      	mov	r2, r5
 8005e60:	f000 fb60 	bl	8006524 <_realloc_r>
 8005e64:	4606      	mov	r6, r0
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d1e2      	bne.n	8005e30 <__ssputs_r+0x70>
 8005e6a:	6921      	ldr	r1, [r4, #16]
 8005e6c:	4650      	mov	r0, sl
 8005e6e:	f000 fab3 	bl	80063d8 <_free_r>
 8005e72:	e7c8      	b.n	8005e06 <__ssputs_r+0x46>

08005e74 <_svfiprintf_r>:
 8005e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e78:	461d      	mov	r5, r3
 8005e7a:	898b      	ldrh	r3, [r1, #12]
 8005e7c:	b09d      	sub	sp, #116	; 0x74
 8005e7e:	061f      	lsls	r7, r3, #24
 8005e80:	4680      	mov	r8, r0
 8005e82:	460c      	mov	r4, r1
 8005e84:	4616      	mov	r6, r2
 8005e86:	d50f      	bpl.n	8005ea8 <_svfiprintf_r+0x34>
 8005e88:	690b      	ldr	r3, [r1, #16]
 8005e8a:	b96b      	cbnz	r3, 8005ea8 <_svfiprintf_r+0x34>
 8005e8c:	2140      	movs	r1, #64	; 0x40
 8005e8e:	f000 faef 	bl	8006470 <_malloc_r>
 8005e92:	6020      	str	r0, [r4, #0]
 8005e94:	6120      	str	r0, [r4, #16]
 8005e96:	b928      	cbnz	r0, 8005ea4 <_svfiprintf_r+0x30>
 8005e98:	230c      	movs	r3, #12
 8005e9a:	f8c8 3000 	str.w	r3, [r8]
 8005e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005ea2:	e0c8      	b.n	8006036 <_svfiprintf_r+0x1c2>
 8005ea4:	2340      	movs	r3, #64	; 0x40
 8005ea6:	6163      	str	r3, [r4, #20]
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	9309      	str	r3, [sp, #36]	; 0x24
 8005eac:	2320      	movs	r3, #32
 8005eae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005eb2:	2330      	movs	r3, #48	; 0x30
 8005eb4:	f04f 0b01 	mov.w	fp, #1
 8005eb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ebc:	9503      	str	r5, [sp, #12]
 8005ebe:	4637      	mov	r7, r6
 8005ec0:	463d      	mov	r5, r7
 8005ec2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005ec6:	b10b      	cbz	r3, 8005ecc <_svfiprintf_r+0x58>
 8005ec8:	2b25      	cmp	r3, #37	; 0x25
 8005eca:	d13e      	bne.n	8005f4a <_svfiprintf_r+0xd6>
 8005ecc:	ebb7 0a06 	subs.w	sl, r7, r6
 8005ed0:	d00b      	beq.n	8005eea <_svfiprintf_r+0x76>
 8005ed2:	4653      	mov	r3, sl
 8005ed4:	4632      	mov	r2, r6
 8005ed6:	4621      	mov	r1, r4
 8005ed8:	4640      	mov	r0, r8
 8005eda:	f7ff ff71 	bl	8005dc0 <__ssputs_r>
 8005ede:	3001      	adds	r0, #1
 8005ee0:	f000 80a4 	beq.w	800602c <_svfiprintf_r+0x1b8>
 8005ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ee6:	4453      	add	r3, sl
 8005ee8:	9309      	str	r3, [sp, #36]	; 0x24
 8005eea:	783b      	ldrb	r3, [r7, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f000 809d 	beq.w	800602c <_svfiprintf_r+0x1b8>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005efc:	9304      	str	r3, [sp, #16]
 8005efe:	9307      	str	r3, [sp, #28]
 8005f00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f04:	931a      	str	r3, [sp, #104]	; 0x68
 8005f06:	462f      	mov	r7, r5
 8005f08:	2205      	movs	r2, #5
 8005f0a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005f0e:	4850      	ldr	r0, [pc, #320]	; (8006050 <_svfiprintf_r+0x1dc>)
 8005f10:	f000 fa30 	bl	8006374 <memchr>
 8005f14:	9b04      	ldr	r3, [sp, #16]
 8005f16:	b9d0      	cbnz	r0, 8005f4e <_svfiprintf_r+0xda>
 8005f18:	06d9      	lsls	r1, r3, #27
 8005f1a:	bf44      	itt	mi
 8005f1c:	2220      	movmi	r2, #32
 8005f1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f22:	071a      	lsls	r2, r3, #28
 8005f24:	bf44      	itt	mi
 8005f26:	222b      	movmi	r2, #43	; 0x2b
 8005f28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f2c:	782a      	ldrb	r2, [r5, #0]
 8005f2e:	2a2a      	cmp	r2, #42	; 0x2a
 8005f30:	d015      	beq.n	8005f5e <_svfiprintf_r+0xea>
 8005f32:	462f      	mov	r7, r5
 8005f34:	2000      	movs	r0, #0
 8005f36:	250a      	movs	r5, #10
 8005f38:	9a07      	ldr	r2, [sp, #28]
 8005f3a:	4639      	mov	r1, r7
 8005f3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f40:	3b30      	subs	r3, #48	; 0x30
 8005f42:	2b09      	cmp	r3, #9
 8005f44:	d94d      	bls.n	8005fe2 <_svfiprintf_r+0x16e>
 8005f46:	b1b8      	cbz	r0, 8005f78 <_svfiprintf_r+0x104>
 8005f48:	e00f      	b.n	8005f6a <_svfiprintf_r+0xf6>
 8005f4a:	462f      	mov	r7, r5
 8005f4c:	e7b8      	b.n	8005ec0 <_svfiprintf_r+0x4c>
 8005f4e:	4a40      	ldr	r2, [pc, #256]	; (8006050 <_svfiprintf_r+0x1dc>)
 8005f50:	463d      	mov	r5, r7
 8005f52:	1a80      	subs	r0, r0, r2
 8005f54:	fa0b f000 	lsl.w	r0, fp, r0
 8005f58:	4318      	orrs	r0, r3
 8005f5a:	9004      	str	r0, [sp, #16]
 8005f5c:	e7d3      	b.n	8005f06 <_svfiprintf_r+0x92>
 8005f5e:	9a03      	ldr	r2, [sp, #12]
 8005f60:	1d11      	adds	r1, r2, #4
 8005f62:	6812      	ldr	r2, [r2, #0]
 8005f64:	9103      	str	r1, [sp, #12]
 8005f66:	2a00      	cmp	r2, #0
 8005f68:	db01      	blt.n	8005f6e <_svfiprintf_r+0xfa>
 8005f6a:	9207      	str	r2, [sp, #28]
 8005f6c:	e004      	b.n	8005f78 <_svfiprintf_r+0x104>
 8005f6e:	4252      	negs	r2, r2
 8005f70:	f043 0302 	orr.w	r3, r3, #2
 8005f74:	9207      	str	r2, [sp, #28]
 8005f76:	9304      	str	r3, [sp, #16]
 8005f78:	783b      	ldrb	r3, [r7, #0]
 8005f7a:	2b2e      	cmp	r3, #46	; 0x2e
 8005f7c:	d10c      	bne.n	8005f98 <_svfiprintf_r+0x124>
 8005f7e:	787b      	ldrb	r3, [r7, #1]
 8005f80:	2b2a      	cmp	r3, #42	; 0x2a
 8005f82:	d133      	bne.n	8005fec <_svfiprintf_r+0x178>
 8005f84:	9b03      	ldr	r3, [sp, #12]
 8005f86:	3702      	adds	r7, #2
 8005f88:	1d1a      	adds	r2, r3, #4
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	9203      	str	r2, [sp, #12]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	bfb8      	it	lt
 8005f92:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f96:	9305      	str	r3, [sp, #20]
 8005f98:	4d2e      	ldr	r5, [pc, #184]	; (8006054 <_svfiprintf_r+0x1e0>)
 8005f9a:	2203      	movs	r2, #3
 8005f9c:	7839      	ldrb	r1, [r7, #0]
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	f000 f9e8 	bl	8006374 <memchr>
 8005fa4:	b138      	cbz	r0, 8005fb6 <_svfiprintf_r+0x142>
 8005fa6:	2340      	movs	r3, #64	; 0x40
 8005fa8:	1b40      	subs	r0, r0, r5
 8005faa:	fa03 f000 	lsl.w	r0, r3, r0
 8005fae:	9b04      	ldr	r3, [sp, #16]
 8005fb0:	3701      	adds	r7, #1
 8005fb2:	4303      	orrs	r3, r0
 8005fb4:	9304      	str	r3, [sp, #16]
 8005fb6:	7839      	ldrb	r1, [r7, #0]
 8005fb8:	2206      	movs	r2, #6
 8005fba:	4827      	ldr	r0, [pc, #156]	; (8006058 <_svfiprintf_r+0x1e4>)
 8005fbc:	1c7e      	adds	r6, r7, #1
 8005fbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fc2:	f000 f9d7 	bl	8006374 <memchr>
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	d038      	beq.n	800603c <_svfiprintf_r+0x1c8>
 8005fca:	4b24      	ldr	r3, [pc, #144]	; (800605c <_svfiprintf_r+0x1e8>)
 8005fcc:	bb13      	cbnz	r3, 8006014 <_svfiprintf_r+0x1a0>
 8005fce:	9b03      	ldr	r3, [sp, #12]
 8005fd0:	3307      	adds	r3, #7
 8005fd2:	f023 0307 	bic.w	r3, r3, #7
 8005fd6:	3308      	adds	r3, #8
 8005fd8:	9303      	str	r3, [sp, #12]
 8005fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fdc:	444b      	add	r3, r9
 8005fde:	9309      	str	r3, [sp, #36]	; 0x24
 8005fe0:	e76d      	b.n	8005ebe <_svfiprintf_r+0x4a>
 8005fe2:	fb05 3202 	mla	r2, r5, r2, r3
 8005fe6:	2001      	movs	r0, #1
 8005fe8:	460f      	mov	r7, r1
 8005fea:	e7a6      	b.n	8005f3a <_svfiprintf_r+0xc6>
 8005fec:	2300      	movs	r3, #0
 8005fee:	250a      	movs	r5, #10
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	3701      	adds	r7, #1
 8005ff4:	9305      	str	r3, [sp, #20]
 8005ff6:	4638      	mov	r0, r7
 8005ff8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ffc:	3a30      	subs	r2, #48	; 0x30
 8005ffe:	2a09      	cmp	r2, #9
 8006000:	d903      	bls.n	800600a <_svfiprintf_r+0x196>
 8006002:	2b00      	cmp	r3, #0
 8006004:	d0c8      	beq.n	8005f98 <_svfiprintf_r+0x124>
 8006006:	9105      	str	r1, [sp, #20]
 8006008:	e7c6      	b.n	8005f98 <_svfiprintf_r+0x124>
 800600a:	fb05 2101 	mla	r1, r5, r1, r2
 800600e:	2301      	movs	r3, #1
 8006010:	4607      	mov	r7, r0
 8006012:	e7f0      	b.n	8005ff6 <_svfiprintf_r+0x182>
 8006014:	ab03      	add	r3, sp, #12
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	4622      	mov	r2, r4
 800601a:	4b11      	ldr	r3, [pc, #68]	; (8006060 <_svfiprintf_r+0x1ec>)
 800601c:	a904      	add	r1, sp, #16
 800601e:	4640      	mov	r0, r8
 8006020:	f3af 8000 	nop.w
 8006024:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006028:	4681      	mov	r9, r0
 800602a:	d1d6      	bne.n	8005fda <_svfiprintf_r+0x166>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	065b      	lsls	r3, r3, #25
 8006030:	f53f af35 	bmi.w	8005e9e <_svfiprintf_r+0x2a>
 8006034:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006036:	b01d      	add	sp, #116	; 0x74
 8006038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603c:	ab03      	add	r3, sp, #12
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	4622      	mov	r2, r4
 8006042:	4b07      	ldr	r3, [pc, #28]	; (8006060 <_svfiprintf_r+0x1ec>)
 8006044:	a904      	add	r1, sp, #16
 8006046:	4640      	mov	r0, r8
 8006048:	f000 f882 	bl	8006150 <_printf_i>
 800604c:	e7ea      	b.n	8006024 <_svfiprintf_r+0x1b0>
 800604e:	bf00      	nop
 8006050:	08008e84 	.word	0x08008e84
 8006054:	08008e8a 	.word	0x08008e8a
 8006058:	08008e8e 	.word	0x08008e8e
 800605c:	00000000 	.word	0x00000000
 8006060:	08005dc1 	.word	0x08005dc1

08006064 <_printf_common>:
 8006064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006068:	4691      	mov	r9, r2
 800606a:	461f      	mov	r7, r3
 800606c:	688a      	ldr	r2, [r1, #8]
 800606e:	690b      	ldr	r3, [r1, #16]
 8006070:	4606      	mov	r6, r0
 8006072:	4293      	cmp	r3, r2
 8006074:	bfb8      	it	lt
 8006076:	4613      	movlt	r3, r2
 8006078:	f8c9 3000 	str.w	r3, [r9]
 800607c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006080:	460c      	mov	r4, r1
 8006082:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006086:	b112      	cbz	r2, 800608e <_printf_common+0x2a>
 8006088:	3301      	adds	r3, #1
 800608a:	f8c9 3000 	str.w	r3, [r9]
 800608e:	6823      	ldr	r3, [r4, #0]
 8006090:	0699      	lsls	r1, r3, #26
 8006092:	bf42      	ittt	mi
 8006094:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006098:	3302      	addmi	r3, #2
 800609a:	f8c9 3000 	strmi.w	r3, [r9]
 800609e:	6825      	ldr	r5, [r4, #0]
 80060a0:	f015 0506 	ands.w	r5, r5, #6
 80060a4:	d107      	bne.n	80060b6 <_printf_common+0x52>
 80060a6:	f104 0a19 	add.w	sl, r4, #25
 80060aa:	68e3      	ldr	r3, [r4, #12]
 80060ac:	f8d9 2000 	ldr.w	r2, [r9]
 80060b0:	1a9b      	subs	r3, r3, r2
 80060b2:	42ab      	cmp	r3, r5
 80060b4:	dc29      	bgt.n	800610a <_printf_common+0xa6>
 80060b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80060ba:	6822      	ldr	r2, [r4, #0]
 80060bc:	3300      	adds	r3, #0
 80060be:	bf18      	it	ne
 80060c0:	2301      	movne	r3, #1
 80060c2:	0692      	lsls	r2, r2, #26
 80060c4:	d42e      	bmi.n	8006124 <_printf_common+0xc0>
 80060c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060ca:	4639      	mov	r1, r7
 80060cc:	4630      	mov	r0, r6
 80060ce:	47c0      	blx	r8
 80060d0:	3001      	adds	r0, #1
 80060d2:	d021      	beq.n	8006118 <_printf_common+0xb4>
 80060d4:	6823      	ldr	r3, [r4, #0]
 80060d6:	68e5      	ldr	r5, [r4, #12]
 80060d8:	f003 0306 	and.w	r3, r3, #6
 80060dc:	2b04      	cmp	r3, #4
 80060de:	bf18      	it	ne
 80060e0:	2500      	movne	r5, #0
 80060e2:	f8d9 2000 	ldr.w	r2, [r9]
 80060e6:	f04f 0900 	mov.w	r9, #0
 80060ea:	bf08      	it	eq
 80060ec:	1aad      	subeq	r5, r5, r2
 80060ee:	68a3      	ldr	r3, [r4, #8]
 80060f0:	6922      	ldr	r2, [r4, #16]
 80060f2:	bf08      	it	eq
 80060f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060f8:	4293      	cmp	r3, r2
 80060fa:	bfc4      	itt	gt
 80060fc:	1a9b      	subgt	r3, r3, r2
 80060fe:	18ed      	addgt	r5, r5, r3
 8006100:	341a      	adds	r4, #26
 8006102:	454d      	cmp	r5, r9
 8006104:	d11a      	bne.n	800613c <_printf_common+0xd8>
 8006106:	2000      	movs	r0, #0
 8006108:	e008      	b.n	800611c <_printf_common+0xb8>
 800610a:	2301      	movs	r3, #1
 800610c:	4652      	mov	r2, sl
 800610e:	4639      	mov	r1, r7
 8006110:	4630      	mov	r0, r6
 8006112:	47c0      	blx	r8
 8006114:	3001      	adds	r0, #1
 8006116:	d103      	bne.n	8006120 <_printf_common+0xbc>
 8006118:	f04f 30ff 	mov.w	r0, #4294967295
 800611c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006120:	3501      	adds	r5, #1
 8006122:	e7c2      	b.n	80060aa <_printf_common+0x46>
 8006124:	2030      	movs	r0, #48	; 0x30
 8006126:	18e1      	adds	r1, r4, r3
 8006128:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800612c:	1c5a      	adds	r2, r3, #1
 800612e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006132:	4422      	add	r2, r4
 8006134:	3302      	adds	r3, #2
 8006136:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800613a:	e7c4      	b.n	80060c6 <_printf_common+0x62>
 800613c:	2301      	movs	r3, #1
 800613e:	4622      	mov	r2, r4
 8006140:	4639      	mov	r1, r7
 8006142:	4630      	mov	r0, r6
 8006144:	47c0      	blx	r8
 8006146:	3001      	adds	r0, #1
 8006148:	d0e6      	beq.n	8006118 <_printf_common+0xb4>
 800614a:	f109 0901 	add.w	r9, r9, #1
 800614e:	e7d8      	b.n	8006102 <_printf_common+0x9e>

08006150 <_printf_i>:
 8006150:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006154:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006158:	460c      	mov	r4, r1
 800615a:	7e09      	ldrb	r1, [r1, #24]
 800615c:	b085      	sub	sp, #20
 800615e:	296e      	cmp	r1, #110	; 0x6e
 8006160:	4617      	mov	r7, r2
 8006162:	4606      	mov	r6, r0
 8006164:	4698      	mov	r8, r3
 8006166:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006168:	f000 80b3 	beq.w	80062d2 <_printf_i+0x182>
 800616c:	d822      	bhi.n	80061b4 <_printf_i+0x64>
 800616e:	2963      	cmp	r1, #99	; 0x63
 8006170:	d036      	beq.n	80061e0 <_printf_i+0x90>
 8006172:	d80a      	bhi.n	800618a <_printf_i+0x3a>
 8006174:	2900      	cmp	r1, #0
 8006176:	f000 80b9 	beq.w	80062ec <_printf_i+0x19c>
 800617a:	2958      	cmp	r1, #88	; 0x58
 800617c:	f000 8083 	beq.w	8006286 <_printf_i+0x136>
 8006180:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006184:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006188:	e032      	b.n	80061f0 <_printf_i+0xa0>
 800618a:	2964      	cmp	r1, #100	; 0x64
 800618c:	d001      	beq.n	8006192 <_printf_i+0x42>
 800618e:	2969      	cmp	r1, #105	; 0x69
 8006190:	d1f6      	bne.n	8006180 <_printf_i+0x30>
 8006192:	6820      	ldr	r0, [r4, #0]
 8006194:	6813      	ldr	r3, [r2, #0]
 8006196:	0605      	lsls	r5, r0, #24
 8006198:	f103 0104 	add.w	r1, r3, #4
 800619c:	d52a      	bpl.n	80061f4 <_printf_i+0xa4>
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6011      	str	r1, [r2, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	da03      	bge.n	80061ae <_printf_i+0x5e>
 80061a6:	222d      	movs	r2, #45	; 0x2d
 80061a8:	425b      	negs	r3, r3
 80061aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80061ae:	486f      	ldr	r0, [pc, #444]	; (800636c <_printf_i+0x21c>)
 80061b0:	220a      	movs	r2, #10
 80061b2:	e039      	b.n	8006228 <_printf_i+0xd8>
 80061b4:	2973      	cmp	r1, #115	; 0x73
 80061b6:	f000 809d 	beq.w	80062f4 <_printf_i+0x1a4>
 80061ba:	d808      	bhi.n	80061ce <_printf_i+0x7e>
 80061bc:	296f      	cmp	r1, #111	; 0x6f
 80061be:	d020      	beq.n	8006202 <_printf_i+0xb2>
 80061c0:	2970      	cmp	r1, #112	; 0x70
 80061c2:	d1dd      	bne.n	8006180 <_printf_i+0x30>
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	f043 0320 	orr.w	r3, r3, #32
 80061ca:	6023      	str	r3, [r4, #0]
 80061cc:	e003      	b.n	80061d6 <_printf_i+0x86>
 80061ce:	2975      	cmp	r1, #117	; 0x75
 80061d0:	d017      	beq.n	8006202 <_printf_i+0xb2>
 80061d2:	2978      	cmp	r1, #120	; 0x78
 80061d4:	d1d4      	bne.n	8006180 <_printf_i+0x30>
 80061d6:	2378      	movs	r3, #120	; 0x78
 80061d8:	4865      	ldr	r0, [pc, #404]	; (8006370 <_printf_i+0x220>)
 80061da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061de:	e055      	b.n	800628c <_printf_i+0x13c>
 80061e0:	6813      	ldr	r3, [r2, #0]
 80061e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061e6:	1d19      	adds	r1, r3, #4
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	6011      	str	r1, [r2, #0]
 80061ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061f0:	2301      	movs	r3, #1
 80061f2:	e08c      	b.n	800630e <_printf_i+0x1be>
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061fa:	6011      	str	r1, [r2, #0]
 80061fc:	bf18      	it	ne
 80061fe:	b21b      	sxthne	r3, r3
 8006200:	e7cf      	b.n	80061a2 <_printf_i+0x52>
 8006202:	6813      	ldr	r3, [r2, #0]
 8006204:	6825      	ldr	r5, [r4, #0]
 8006206:	1d18      	adds	r0, r3, #4
 8006208:	6010      	str	r0, [r2, #0]
 800620a:	0628      	lsls	r0, r5, #24
 800620c:	d501      	bpl.n	8006212 <_printf_i+0xc2>
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	e002      	b.n	8006218 <_printf_i+0xc8>
 8006212:	0668      	lsls	r0, r5, #25
 8006214:	d5fb      	bpl.n	800620e <_printf_i+0xbe>
 8006216:	881b      	ldrh	r3, [r3, #0]
 8006218:	296f      	cmp	r1, #111	; 0x6f
 800621a:	bf14      	ite	ne
 800621c:	220a      	movne	r2, #10
 800621e:	2208      	moveq	r2, #8
 8006220:	4852      	ldr	r0, [pc, #328]	; (800636c <_printf_i+0x21c>)
 8006222:	2100      	movs	r1, #0
 8006224:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006228:	6865      	ldr	r5, [r4, #4]
 800622a:	2d00      	cmp	r5, #0
 800622c:	60a5      	str	r5, [r4, #8]
 800622e:	f2c0 8095 	blt.w	800635c <_printf_i+0x20c>
 8006232:	6821      	ldr	r1, [r4, #0]
 8006234:	f021 0104 	bic.w	r1, r1, #4
 8006238:	6021      	str	r1, [r4, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d13d      	bne.n	80062ba <_printf_i+0x16a>
 800623e:	2d00      	cmp	r5, #0
 8006240:	f040 808e 	bne.w	8006360 <_printf_i+0x210>
 8006244:	4665      	mov	r5, ip
 8006246:	2a08      	cmp	r2, #8
 8006248:	d10b      	bne.n	8006262 <_printf_i+0x112>
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	07db      	lsls	r3, r3, #31
 800624e:	d508      	bpl.n	8006262 <_printf_i+0x112>
 8006250:	6923      	ldr	r3, [r4, #16]
 8006252:	6862      	ldr	r2, [r4, #4]
 8006254:	429a      	cmp	r2, r3
 8006256:	bfde      	ittt	le
 8006258:	2330      	movle	r3, #48	; 0x30
 800625a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800625e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006262:	ebac 0305 	sub.w	r3, ip, r5
 8006266:	6123      	str	r3, [r4, #16]
 8006268:	f8cd 8000 	str.w	r8, [sp]
 800626c:	463b      	mov	r3, r7
 800626e:	aa03      	add	r2, sp, #12
 8006270:	4621      	mov	r1, r4
 8006272:	4630      	mov	r0, r6
 8006274:	f7ff fef6 	bl	8006064 <_printf_common>
 8006278:	3001      	adds	r0, #1
 800627a:	d14d      	bne.n	8006318 <_printf_i+0x1c8>
 800627c:	f04f 30ff 	mov.w	r0, #4294967295
 8006280:	b005      	add	sp, #20
 8006282:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006286:	4839      	ldr	r0, [pc, #228]	; (800636c <_printf_i+0x21c>)
 8006288:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800628c:	6813      	ldr	r3, [r2, #0]
 800628e:	6821      	ldr	r1, [r4, #0]
 8006290:	1d1d      	adds	r5, r3, #4
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6015      	str	r5, [r2, #0]
 8006296:	060a      	lsls	r2, r1, #24
 8006298:	d50b      	bpl.n	80062b2 <_printf_i+0x162>
 800629a:	07ca      	lsls	r2, r1, #31
 800629c:	bf44      	itt	mi
 800629e:	f041 0120 	orrmi.w	r1, r1, #32
 80062a2:	6021      	strmi	r1, [r4, #0]
 80062a4:	b91b      	cbnz	r3, 80062ae <_printf_i+0x15e>
 80062a6:	6822      	ldr	r2, [r4, #0]
 80062a8:	f022 0220 	bic.w	r2, r2, #32
 80062ac:	6022      	str	r2, [r4, #0]
 80062ae:	2210      	movs	r2, #16
 80062b0:	e7b7      	b.n	8006222 <_printf_i+0xd2>
 80062b2:	064d      	lsls	r5, r1, #25
 80062b4:	bf48      	it	mi
 80062b6:	b29b      	uxthmi	r3, r3
 80062b8:	e7ef      	b.n	800629a <_printf_i+0x14a>
 80062ba:	4665      	mov	r5, ip
 80062bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80062c0:	fb02 3311 	mls	r3, r2, r1, r3
 80062c4:	5cc3      	ldrb	r3, [r0, r3]
 80062c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80062ca:	460b      	mov	r3, r1
 80062cc:	2900      	cmp	r1, #0
 80062ce:	d1f5      	bne.n	80062bc <_printf_i+0x16c>
 80062d0:	e7b9      	b.n	8006246 <_printf_i+0xf6>
 80062d2:	6813      	ldr	r3, [r2, #0]
 80062d4:	6825      	ldr	r5, [r4, #0]
 80062d6:	1d18      	adds	r0, r3, #4
 80062d8:	6961      	ldr	r1, [r4, #20]
 80062da:	6010      	str	r0, [r2, #0]
 80062dc:	0628      	lsls	r0, r5, #24
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	d501      	bpl.n	80062e6 <_printf_i+0x196>
 80062e2:	6019      	str	r1, [r3, #0]
 80062e4:	e002      	b.n	80062ec <_printf_i+0x19c>
 80062e6:	066a      	lsls	r2, r5, #25
 80062e8:	d5fb      	bpl.n	80062e2 <_printf_i+0x192>
 80062ea:	8019      	strh	r1, [r3, #0]
 80062ec:	2300      	movs	r3, #0
 80062ee:	4665      	mov	r5, ip
 80062f0:	6123      	str	r3, [r4, #16]
 80062f2:	e7b9      	b.n	8006268 <_printf_i+0x118>
 80062f4:	6813      	ldr	r3, [r2, #0]
 80062f6:	1d19      	adds	r1, r3, #4
 80062f8:	6011      	str	r1, [r2, #0]
 80062fa:	681d      	ldr	r5, [r3, #0]
 80062fc:	6862      	ldr	r2, [r4, #4]
 80062fe:	2100      	movs	r1, #0
 8006300:	4628      	mov	r0, r5
 8006302:	f000 f837 	bl	8006374 <memchr>
 8006306:	b108      	cbz	r0, 800630c <_printf_i+0x1bc>
 8006308:	1b40      	subs	r0, r0, r5
 800630a:	6060      	str	r0, [r4, #4]
 800630c:	6863      	ldr	r3, [r4, #4]
 800630e:	6123      	str	r3, [r4, #16]
 8006310:	2300      	movs	r3, #0
 8006312:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006316:	e7a7      	b.n	8006268 <_printf_i+0x118>
 8006318:	6923      	ldr	r3, [r4, #16]
 800631a:	462a      	mov	r2, r5
 800631c:	4639      	mov	r1, r7
 800631e:	4630      	mov	r0, r6
 8006320:	47c0      	blx	r8
 8006322:	3001      	adds	r0, #1
 8006324:	d0aa      	beq.n	800627c <_printf_i+0x12c>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	079b      	lsls	r3, r3, #30
 800632a:	d413      	bmi.n	8006354 <_printf_i+0x204>
 800632c:	68e0      	ldr	r0, [r4, #12]
 800632e:	9b03      	ldr	r3, [sp, #12]
 8006330:	4298      	cmp	r0, r3
 8006332:	bfb8      	it	lt
 8006334:	4618      	movlt	r0, r3
 8006336:	e7a3      	b.n	8006280 <_printf_i+0x130>
 8006338:	2301      	movs	r3, #1
 800633a:	464a      	mov	r2, r9
 800633c:	4639      	mov	r1, r7
 800633e:	4630      	mov	r0, r6
 8006340:	47c0      	blx	r8
 8006342:	3001      	adds	r0, #1
 8006344:	d09a      	beq.n	800627c <_printf_i+0x12c>
 8006346:	3501      	adds	r5, #1
 8006348:	68e3      	ldr	r3, [r4, #12]
 800634a:	9a03      	ldr	r2, [sp, #12]
 800634c:	1a9b      	subs	r3, r3, r2
 800634e:	42ab      	cmp	r3, r5
 8006350:	dcf2      	bgt.n	8006338 <_printf_i+0x1e8>
 8006352:	e7eb      	b.n	800632c <_printf_i+0x1dc>
 8006354:	2500      	movs	r5, #0
 8006356:	f104 0919 	add.w	r9, r4, #25
 800635a:	e7f5      	b.n	8006348 <_printf_i+0x1f8>
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1ac      	bne.n	80062ba <_printf_i+0x16a>
 8006360:	7803      	ldrb	r3, [r0, #0]
 8006362:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006366:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800636a:	e76c      	b.n	8006246 <_printf_i+0xf6>
 800636c:	08008e95 	.word	0x08008e95
 8006370:	08008ea6 	.word	0x08008ea6

08006374 <memchr>:
 8006374:	b510      	push	{r4, lr}
 8006376:	b2c9      	uxtb	r1, r1
 8006378:	4402      	add	r2, r0
 800637a:	4290      	cmp	r0, r2
 800637c:	4603      	mov	r3, r0
 800637e:	d101      	bne.n	8006384 <memchr+0x10>
 8006380:	2300      	movs	r3, #0
 8006382:	e003      	b.n	800638c <memchr+0x18>
 8006384:	781c      	ldrb	r4, [r3, #0]
 8006386:	3001      	adds	r0, #1
 8006388:	428c      	cmp	r4, r1
 800638a:	d1f6      	bne.n	800637a <memchr+0x6>
 800638c:	4618      	mov	r0, r3
 800638e:	bd10      	pop	{r4, pc}

08006390 <memcpy>:
 8006390:	b510      	push	{r4, lr}
 8006392:	1e43      	subs	r3, r0, #1
 8006394:	440a      	add	r2, r1
 8006396:	4291      	cmp	r1, r2
 8006398:	d100      	bne.n	800639c <memcpy+0xc>
 800639a:	bd10      	pop	{r4, pc}
 800639c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063a4:	e7f7      	b.n	8006396 <memcpy+0x6>

080063a6 <memmove>:
 80063a6:	4288      	cmp	r0, r1
 80063a8:	b510      	push	{r4, lr}
 80063aa:	eb01 0302 	add.w	r3, r1, r2
 80063ae:	d807      	bhi.n	80063c0 <memmove+0x1a>
 80063b0:	1e42      	subs	r2, r0, #1
 80063b2:	4299      	cmp	r1, r3
 80063b4:	d00a      	beq.n	80063cc <memmove+0x26>
 80063b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063ba:	f802 4f01 	strb.w	r4, [r2, #1]!
 80063be:	e7f8      	b.n	80063b2 <memmove+0xc>
 80063c0:	4283      	cmp	r3, r0
 80063c2:	d9f5      	bls.n	80063b0 <memmove+0xa>
 80063c4:	1881      	adds	r1, r0, r2
 80063c6:	1ad2      	subs	r2, r2, r3
 80063c8:	42d3      	cmn	r3, r2
 80063ca:	d100      	bne.n	80063ce <memmove+0x28>
 80063cc:	bd10      	pop	{r4, pc}
 80063ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80063d2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80063d6:	e7f7      	b.n	80063c8 <memmove+0x22>

080063d8 <_free_r>:
 80063d8:	b538      	push	{r3, r4, r5, lr}
 80063da:	4605      	mov	r5, r0
 80063dc:	2900      	cmp	r1, #0
 80063de:	d043      	beq.n	8006468 <_free_r+0x90>
 80063e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063e4:	1f0c      	subs	r4, r1, #4
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	bfb8      	it	lt
 80063ea:	18e4      	addlt	r4, r4, r3
 80063ec:	f000 f8d0 	bl	8006590 <__malloc_lock>
 80063f0:	4a1e      	ldr	r2, [pc, #120]	; (800646c <_free_r+0x94>)
 80063f2:	6813      	ldr	r3, [r2, #0]
 80063f4:	4610      	mov	r0, r2
 80063f6:	b933      	cbnz	r3, 8006406 <_free_r+0x2e>
 80063f8:	6063      	str	r3, [r4, #4]
 80063fa:	6014      	str	r4, [r2, #0]
 80063fc:	4628      	mov	r0, r5
 80063fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006402:	f000 b8c6 	b.w	8006592 <__malloc_unlock>
 8006406:	42a3      	cmp	r3, r4
 8006408:	d90b      	bls.n	8006422 <_free_r+0x4a>
 800640a:	6821      	ldr	r1, [r4, #0]
 800640c:	1862      	adds	r2, r4, r1
 800640e:	4293      	cmp	r3, r2
 8006410:	bf01      	itttt	eq
 8006412:	681a      	ldreq	r2, [r3, #0]
 8006414:	685b      	ldreq	r3, [r3, #4]
 8006416:	1852      	addeq	r2, r2, r1
 8006418:	6022      	streq	r2, [r4, #0]
 800641a:	6063      	str	r3, [r4, #4]
 800641c:	6004      	str	r4, [r0, #0]
 800641e:	e7ed      	b.n	80063fc <_free_r+0x24>
 8006420:	4613      	mov	r3, r2
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	b10a      	cbz	r2, 800642a <_free_r+0x52>
 8006426:	42a2      	cmp	r2, r4
 8006428:	d9fa      	bls.n	8006420 <_free_r+0x48>
 800642a:	6819      	ldr	r1, [r3, #0]
 800642c:	1858      	adds	r0, r3, r1
 800642e:	42a0      	cmp	r0, r4
 8006430:	d10b      	bne.n	800644a <_free_r+0x72>
 8006432:	6820      	ldr	r0, [r4, #0]
 8006434:	4401      	add	r1, r0
 8006436:	1858      	adds	r0, r3, r1
 8006438:	4282      	cmp	r2, r0
 800643a:	6019      	str	r1, [r3, #0]
 800643c:	d1de      	bne.n	80063fc <_free_r+0x24>
 800643e:	6810      	ldr	r0, [r2, #0]
 8006440:	6852      	ldr	r2, [r2, #4]
 8006442:	4401      	add	r1, r0
 8006444:	6019      	str	r1, [r3, #0]
 8006446:	605a      	str	r2, [r3, #4]
 8006448:	e7d8      	b.n	80063fc <_free_r+0x24>
 800644a:	d902      	bls.n	8006452 <_free_r+0x7a>
 800644c:	230c      	movs	r3, #12
 800644e:	602b      	str	r3, [r5, #0]
 8006450:	e7d4      	b.n	80063fc <_free_r+0x24>
 8006452:	6820      	ldr	r0, [r4, #0]
 8006454:	1821      	adds	r1, r4, r0
 8006456:	428a      	cmp	r2, r1
 8006458:	bf01      	itttt	eq
 800645a:	6811      	ldreq	r1, [r2, #0]
 800645c:	6852      	ldreq	r2, [r2, #4]
 800645e:	1809      	addeq	r1, r1, r0
 8006460:	6021      	streq	r1, [r4, #0]
 8006462:	6062      	str	r2, [r4, #4]
 8006464:	605c      	str	r4, [r3, #4]
 8006466:	e7c9      	b.n	80063fc <_free_r+0x24>
 8006468:	bd38      	pop	{r3, r4, r5, pc}
 800646a:	bf00      	nop
 800646c:	200004dc 	.word	0x200004dc

08006470 <_malloc_r>:
 8006470:	b570      	push	{r4, r5, r6, lr}
 8006472:	1ccd      	adds	r5, r1, #3
 8006474:	f025 0503 	bic.w	r5, r5, #3
 8006478:	3508      	adds	r5, #8
 800647a:	2d0c      	cmp	r5, #12
 800647c:	bf38      	it	cc
 800647e:	250c      	movcc	r5, #12
 8006480:	2d00      	cmp	r5, #0
 8006482:	4606      	mov	r6, r0
 8006484:	db01      	blt.n	800648a <_malloc_r+0x1a>
 8006486:	42a9      	cmp	r1, r5
 8006488:	d903      	bls.n	8006492 <_malloc_r+0x22>
 800648a:	230c      	movs	r3, #12
 800648c:	6033      	str	r3, [r6, #0]
 800648e:	2000      	movs	r0, #0
 8006490:	bd70      	pop	{r4, r5, r6, pc}
 8006492:	f000 f87d 	bl	8006590 <__malloc_lock>
 8006496:	4a21      	ldr	r2, [pc, #132]	; (800651c <_malloc_r+0xac>)
 8006498:	6814      	ldr	r4, [r2, #0]
 800649a:	4621      	mov	r1, r4
 800649c:	b991      	cbnz	r1, 80064c4 <_malloc_r+0x54>
 800649e:	4c20      	ldr	r4, [pc, #128]	; (8006520 <_malloc_r+0xb0>)
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	b91b      	cbnz	r3, 80064ac <_malloc_r+0x3c>
 80064a4:	4630      	mov	r0, r6
 80064a6:	f000 f863 	bl	8006570 <_sbrk_r>
 80064aa:	6020      	str	r0, [r4, #0]
 80064ac:	4629      	mov	r1, r5
 80064ae:	4630      	mov	r0, r6
 80064b0:	f000 f85e 	bl	8006570 <_sbrk_r>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d124      	bne.n	8006502 <_malloc_r+0x92>
 80064b8:	230c      	movs	r3, #12
 80064ba:	4630      	mov	r0, r6
 80064bc:	6033      	str	r3, [r6, #0]
 80064be:	f000 f868 	bl	8006592 <__malloc_unlock>
 80064c2:	e7e4      	b.n	800648e <_malloc_r+0x1e>
 80064c4:	680b      	ldr	r3, [r1, #0]
 80064c6:	1b5b      	subs	r3, r3, r5
 80064c8:	d418      	bmi.n	80064fc <_malloc_r+0x8c>
 80064ca:	2b0b      	cmp	r3, #11
 80064cc:	d90f      	bls.n	80064ee <_malloc_r+0x7e>
 80064ce:	600b      	str	r3, [r1, #0]
 80064d0:	18cc      	adds	r4, r1, r3
 80064d2:	50cd      	str	r5, [r1, r3]
 80064d4:	4630      	mov	r0, r6
 80064d6:	f000 f85c 	bl	8006592 <__malloc_unlock>
 80064da:	f104 000b 	add.w	r0, r4, #11
 80064de:	1d23      	adds	r3, r4, #4
 80064e0:	f020 0007 	bic.w	r0, r0, #7
 80064e4:	1ac3      	subs	r3, r0, r3
 80064e6:	d0d3      	beq.n	8006490 <_malloc_r+0x20>
 80064e8:	425a      	negs	r2, r3
 80064ea:	50e2      	str	r2, [r4, r3]
 80064ec:	e7d0      	b.n	8006490 <_malloc_r+0x20>
 80064ee:	684b      	ldr	r3, [r1, #4]
 80064f0:	428c      	cmp	r4, r1
 80064f2:	bf16      	itet	ne
 80064f4:	6063      	strne	r3, [r4, #4]
 80064f6:	6013      	streq	r3, [r2, #0]
 80064f8:	460c      	movne	r4, r1
 80064fa:	e7eb      	b.n	80064d4 <_malloc_r+0x64>
 80064fc:	460c      	mov	r4, r1
 80064fe:	6849      	ldr	r1, [r1, #4]
 8006500:	e7cc      	b.n	800649c <_malloc_r+0x2c>
 8006502:	1cc4      	adds	r4, r0, #3
 8006504:	f024 0403 	bic.w	r4, r4, #3
 8006508:	42a0      	cmp	r0, r4
 800650a:	d005      	beq.n	8006518 <_malloc_r+0xa8>
 800650c:	1a21      	subs	r1, r4, r0
 800650e:	4630      	mov	r0, r6
 8006510:	f000 f82e 	bl	8006570 <_sbrk_r>
 8006514:	3001      	adds	r0, #1
 8006516:	d0cf      	beq.n	80064b8 <_malloc_r+0x48>
 8006518:	6025      	str	r5, [r4, #0]
 800651a:	e7db      	b.n	80064d4 <_malloc_r+0x64>
 800651c:	200004dc 	.word	0x200004dc
 8006520:	200004e0 	.word	0x200004e0

08006524 <_realloc_r>:
 8006524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006526:	4607      	mov	r7, r0
 8006528:	4614      	mov	r4, r2
 800652a:	460e      	mov	r6, r1
 800652c:	b921      	cbnz	r1, 8006538 <_realloc_r+0x14>
 800652e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006532:	4611      	mov	r1, r2
 8006534:	f7ff bf9c 	b.w	8006470 <_malloc_r>
 8006538:	b922      	cbnz	r2, 8006544 <_realloc_r+0x20>
 800653a:	f7ff ff4d 	bl	80063d8 <_free_r>
 800653e:	4625      	mov	r5, r4
 8006540:	4628      	mov	r0, r5
 8006542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006544:	f000 f826 	bl	8006594 <_malloc_usable_size_r>
 8006548:	42a0      	cmp	r0, r4
 800654a:	d20f      	bcs.n	800656c <_realloc_r+0x48>
 800654c:	4621      	mov	r1, r4
 800654e:	4638      	mov	r0, r7
 8006550:	f7ff ff8e 	bl	8006470 <_malloc_r>
 8006554:	4605      	mov	r5, r0
 8006556:	2800      	cmp	r0, #0
 8006558:	d0f2      	beq.n	8006540 <_realloc_r+0x1c>
 800655a:	4631      	mov	r1, r6
 800655c:	4622      	mov	r2, r4
 800655e:	f7ff ff17 	bl	8006390 <memcpy>
 8006562:	4631      	mov	r1, r6
 8006564:	4638      	mov	r0, r7
 8006566:	f7ff ff37 	bl	80063d8 <_free_r>
 800656a:	e7e9      	b.n	8006540 <_realloc_r+0x1c>
 800656c:	4635      	mov	r5, r6
 800656e:	e7e7      	b.n	8006540 <_realloc_r+0x1c>

08006570 <_sbrk_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	2300      	movs	r3, #0
 8006574:	4c05      	ldr	r4, [pc, #20]	; (800658c <_sbrk_r+0x1c>)
 8006576:	4605      	mov	r5, r0
 8006578:	4608      	mov	r0, r1
 800657a:	6023      	str	r3, [r4, #0]
 800657c:	f7ff f832 	bl	80055e4 <_sbrk>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d102      	bne.n	800658a <_sbrk_r+0x1a>
 8006584:	6823      	ldr	r3, [r4, #0]
 8006586:	b103      	cbz	r3, 800658a <_sbrk_r+0x1a>
 8006588:	602b      	str	r3, [r5, #0]
 800658a:	bd38      	pop	{r3, r4, r5, pc}
 800658c:	20000b24 	.word	0x20000b24

08006590 <__malloc_lock>:
 8006590:	4770      	bx	lr

08006592 <__malloc_unlock>:
 8006592:	4770      	bx	lr

08006594 <_malloc_usable_size_r>:
 8006594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006598:	1f18      	subs	r0, r3, #4
 800659a:	2b00      	cmp	r3, #0
 800659c:	bfbc      	itt	lt
 800659e:	580b      	ldrlt	r3, [r1, r0]
 80065a0:	18c0      	addlt	r0, r0, r3
 80065a2:	4770      	bx	lr

080065a4 <_init>:
 80065a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a6:	bf00      	nop
 80065a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065aa:	bc08      	pop	{r3}
 80065ac:	469e      	mov	lr, r3
 80065ae:	4770      	bx	lr

080065b0 <_fini>:
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	bf00      	nop
 80065b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b6:	bc08      	pop	{r3}
 80065b8:	469e      	mov	lr, r3
 80065ba:	4770      	bx	lr
