<profile>

<section name = "Vivado HLS Report for 'copy_input_fmem2buff_9'" level="0">
<item name = "Date">Sun Apr 28 16:05:09 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">mobile_net_hls_v1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.20, 3.675, 0.52</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">797, 977, 797, 977, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">796, 976, 398 ~ 488, -, -, 2, no</column>
<column name=" + Loop 1.1">396, 486, 22 ~ 27, -, -, 18, no</column>
<column name="  ++ zds1">18, 18, 1, 1, 1, 18, yes</column>
<column name="  ++ zds2">17, 17, 3, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 271, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 176, -</column>
<column name="Register">-, -, 180, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="base_addr1_d1_6_fu_326_p2">+, 0, 0, 26, 19, 9</column>
<column name="base_addr1_d2_1_fu_344_p2">+, 0, 0, 26, 19, 5</column>
<column name="base_addr1_fu_239_p2">+, 0, 0, 25, 6, 18</column>
<column name="i_6_fu_356_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_7_fu_338_p2">+, 0, 0, 15, 5, 1</column>
<column name="sum2_fu_311_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp_22_fu_302_p2">+, 0, 0, 27, 20, 20</column>
<column name="tn_8_fu_262_p2">+, 0, 0, 9, 2, 1</column>
<column name="tr_1_fu_274_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_257_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond3_fu_350_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="exitcond4_fu_268_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="exitcond_fu_332_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="tmp_19_fu_280_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="tmp_20_fu_286_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="or_cond_fu_292_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">62, 15, 1, 15</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_inputs_ARREADY">9, 2, 1, 2</column>
<column name="base_addr1_d2_reg_158">9, 2, 19, 38</column>
<column name="base_addr1_d_reg_179">9, 2, 19, 38</column>
<column name="i2_reg_201">9, 2, 5, 10</column>
<column name="i_reg_212">9, 2, 5, 10</column>
<column name="input_buffer_V_din">15, 3, 16, 48</column>
<column name="inputs_blk_n_AR">9, 2, 1, 2</column>
<column name="inputs_blk_n_R">9, 2, 1, 2</column>
<column name="tn_reg_168">9, 2, 2, 4</column>
<column name="tr_reg_190">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_inputs_ARREADY">1, 0, 1, 0</column>
<column name="base_addr1_d2_reg_158">19, 0, 19, 0</column>
<column name="base_addr1_d_reg_179">19, 0, 19, 0</column>
<column name="exitcond_reg_414">1, 0, 1, 0</column>
<column name="exitcond_reg_414_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i2_reg_201">5, 0, 5, 0</column>
<column name="i_reg_212">5, 0, 5, 0</column>
<column name="inputs_addr_reg_403">32, 0, 32, 0</column>
<column name="inputs_offset_cast_c_reg_372">18, 0, 20, 2</column>
<column name="or_cond_reg_399">1, 0, 1, 0</column>
<column name="sext_cast_reg_377">31, 0, 33, 2</column>
<column name="tmp_567_reg_423">16, 0, 16, 0</column>
<column name="tn_8_reg_385">2, 0, 2, 0</column>
<column name="tn_reg_168">2, 0, 2, 0</column>
<column name="tr_1_reg_394">5, 0, 5, 0</column>
<column name="tr_reg_190">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, copy_input_fmem2buff.9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, copy_input_fmem2buff.9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, copy_input_fmem2buff.9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, copy_input_fmem2buff.9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, copy_input_fmem2buff.9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, copy_input_fmem2buff.9, return value</column>
<column name="m_axi_inputs_AWVALID">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWREADY">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWADDR">out, 32, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWID">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWLEN">out, 32, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWSIZE">out, 3, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWBURST">out, 2, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWLOCK">out, 2, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWCACHE">out, 4, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWPROT">out, 3, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWQOS">out, 4, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWREGION">out, 4, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_AWUSER">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_WVALID">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_WREADY">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_WDATA">out, 16, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_WSTRB">out, 2, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_WLAST">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_WID">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_WUSER">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARVALID">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARREADY">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARADDR">out, 32, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARID">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARLEN">out, 32, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARSIZE">out, 3, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARBURST">out, 2, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARLOCK">out, 2, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARCACHE">out, 4, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARPROT">out, 3, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARQOS">out, 4, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARREGION">out, 4, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_ARUSER">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_RVALID">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_RREADY">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_RDATA">in, 16, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_RLAST">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_RID">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_RUSER">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_RRESP">in, 2, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_BVALID">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_BREADY">out, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_BRESP">in, 2, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_BID">in, 1, m_axi, inputs, pointer</column>
<column name="m_axi_inputs_BUSER">in, 1, m_axi, inputs, pointer</column>
<column name="inputs_offset">in, 31, ap_none, inputs_offset, scalar</column>
<column name="inputs_offset1">in, 18, ap_none, inputs_offset1, scalar</column>
<column name="input_buffer_V_din">out, 16, ap_fifo, input_buffer_V, pointer</column>
<column name="input_buffer_V_full_n">in, 1, ap_fifo, input_buffer_V, pointer</column>
<column name="input_buffer_V_write">out, 1, ap_fifo, input_buffer_V, pointer</column>
<column name="n">in, 10, ap_none, n, scalar</column>
<column name="nLoops">in, 2, ap_none, nLoops, scalar</column>
<column name="input_cntl_V_din">out, 1, ap_fifo, input_cntl_V, pointer</column>
<column name="input_cntl_V_full_n">in, 1, ap_fifo, input_cntl_V, pointer</column>
<column name="input_cntl_V_write">out, 1, ap_fifo, input_cntl_V, pointer</column>
</table>
</item>
</section>
</profile>
