# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_5.srcs/sources_1/new/Gate.v" \
"../../../../Lab_5.srcs/sources_1/new/gpio.v" \
"../../../../Lab_5.srcs/sources_1/new/gpio_ad.v" \
"../../../../single_cycle_mips_source_initial/datapath/mux4.v" \
"../../../../Lab_5.srcs/sim_4/new/tb_gpio.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
