# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
# File: C:\Users\tyler\Documents\ee125\lab5\kitchen_timer\kitchen_timer.csv
# Generated on: Mon May 14 18:20:56 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clear,Input,PIN_W9,3A,B3A_N0,,,,,,,,,,,,,,
clk,Input,PIN_M9,3B,B3B_N0,,,,,,,,,,,,,,
led,Output,PIN_L1,2A,B2A_N0,,,,,,,,,,,,,,
set_time,Input,PIN_M6,3A,B3A_N0,,,,,,,,,,,,,,
ssd_out_1[6],Output,PIN_U20,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_1[5],Output,PIN_Y20,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_1[4],Output,PIN_V20,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_1[3],Output,PIN_U16,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_1[2],Output,PIN_U15,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_1[1],Output,PIN_Y15,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_1[0],Output,PIN_P9,3B,B3B_N0,,,,,,,,,,,,,,
ssd_out_2[6],Output,PIN_N9,3B,B3B_N0,,,,,,,,,,,,,,
ssd_out_2[5],Output,PIN_M8,3B,B3B_N0,,,,,,,,,,,,,,
ssd_out_2[4],Output,PIN_T14,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_2[3],Output,PIN_P14,4A,B4A_N0,,,,,,,,,,,,,,
ssd_out_2[2],Output,PIN_C1,2A,B2A_N0,,,,,,,,,,,,,,
ssd_out_2[1],Output,PIN_C2,2A,B2A_N0,,,,,,,,,,,,,,
ssd_out_2[0],Output,PIN_W19,4A,B4A_N0,,,,,,,,,,,,,,
start,Input,PIN_M7,3A,B3A_N0,,,,,,,,,,,,,,
