#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000001fe560 .scope module, "inputRegister_tb" "inputRegister_tb" 2 6;
 .timescale -9 -9;
v0000000001182770_0 .var "clear_bar", 0 0;
v0000000001181d70_0 .var "clk", 0 0;
v0000000001181af0_0 .var "mode", 0 0;
v00000000011824f0_0 .var "parallel_in", 7 0;
v0000000001183030_0 .var "preset_bar", 0 0;
v00000000011815f0_0 .var "serial_in", 0 0;
v0000000001182d10_0 .net "serial_out", 0 0, L_000000000118aaa0;  1 drivers
S_00000000001fe6f0 .scope module, "IR" "InputRegister" 2 11, 3 27 0, S_00000000001fe560;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v0000000001181c30_0 .net "clear_bar", 0 0, v0000000001182770_0;  1 drivers
v0000000001181f50_0 .net "clk", 0 0, v0000000001181d70_0;  1 drivers
v00000000011823b0_0 .net "mode", 0 0, v0000000001181af0_0;  1 drivers
v0000000001182130_0 .net "parallel_in", 7 0, v00000000011824f0_0;  1 drivers
v0000000001182310_0 .net "preset_bar", 0 0, v0000000001183030_0;  1 drivers
v00000000011826d0_0 .net "s", 6 0, L_0000000001181230;  1 drivers
v0000000001182450_0 .net "serial_in", 0 0, v00000000011815f0_0;  1 drivers
v0000000001182ef0_0 .net "serial_out", 0 0, L_000000000118aaa0;  alias, 1 drivers
L_0000000001181910 .part v00000000011824f0_0, 0, 1;
L_0000000001182810 .part v00000000011824f0_0, 1, 1;
L_0000000001182590 .part L_0000000001181230, 0, 1;
L_0000000001182db0 .part v00000000011824f0_0, 2, 1;
L_00000000011828b0 .part L_0000000001181230, 1, 1;
L_0000000001181cd0 .part v00000000011824f0_0, 3, 1;
L_0000000001181b90 .part L_0000000001181230, 2, 1;
L_0000000001181730 .part v00000000011824f0_0, 4, 1;
L_00000000011817d0 .part L_0000000001181230, 3, 1;
L_0000000001182f90 .part v00000000011824f0_0, 5, 1;
L_0000000001181ff0 .part L_0000000001181230, 4, 1;
L_0000000001182950 .part v00000000011824f0_0, 6, 1;
L_00000000011830d0 .part L_0000000001181230, 5, 1;
LS_0000000001181230_0_0 .concat8 [ 1 1 1 1], L_0000000001184a70, L_0000000001183d50, L_0000000001187790, L_0000000001187aa0;
LS_0000000001181230_0_4 .concat8 [ 1 1 1 0], L_0000000001187480, L_0000000001188830, L_0000000001188210;
L_0000000001181230 .concat8 [ 4 3 0 0], LS_0000000001181230_0_0, LS_0000000001181230_0_4;
L_0000000001181870 .part v00000000011824f0_0, 7, 1;
L_00000000011819b0 .part L_0000000001181230, 6, 1;
S_00000000001fe880 .scope module, "u0" "InputRegister_unit" 3 43, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v0000000001175f40_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001175ea0_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001175fe0_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v0000000001175d60_0 .net "parallel_in", 0 0, L_0000000001181910;  1 drivers
v0000000001175860_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v00000000011761c0_0 .net "s1", 0 0, L_0000000001184760;  1 drivers
v0000000001176c60_0 .net "serial_in", 0 0, v00000000011815f0_0;  alias, 1 drivers
v00000000011763a0_0 .net "serial_out", 0 0, L_0000000001184a70;  1 drivers
S_00000000010f24e0 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_00000000001fe880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_0000000001184370 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_0000000001184a00 .functor NOT 1, L_0000000001184760, C4<0>, C4<0>, C4<0>;
L_00000000011841b0 .functor NAND 1, L_0000000001184760, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001183ea0 .functor NAND 1, L_0000000001184a00, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001183c70 .functor NAND 1, L_00000000011841b0, L_0000000001184060, v0000000001183030_0, C4<1>;
L_0000000001184060 .functor NAND 1, L_0000000001183ea0, L_0000000001183c70, v0000000001182770_0, C4<1>;
L_0000000001184990 .functor NAND 1, L_0000000001183c70, L_0000000001184370, C4<1>, C4<1>;
L_0000000001183ce0 .functor NAND 1, L_0000000001184060, L_0000000001184370, C4<1>, C4<1>;
L_0000000001184a70 .functor NAND 1, L_0000000001184990, L_0000000001183e30, C4<1>, C4<1>;
L_0000000001183e30 .functor NAND 1, L_0000000001183ce0, L_0000000001184a70, C4<1>, C4<1>;
v0000000001118960_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001116ac0_0 .net "CLKn", 0 0, L_0000000001184370;  1 drivers
v0000000001116ca0_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001116e80_0 .net "D", 0 0, L_0000000001184760;  alias, 1 drivers
v0000000001117420_0 .net "Dn", 0 0, L_0000000001184a00;  1 drivers
v0000000001117060_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001117100_0 .net "Q", 0 0, L_0000000001184a70;  alias, 1 drivers
v00000000011174c0_0 .net "Qn", 0 0, L_0000000001183e30;  1 drivers
v0000000001117560_0 .net "s1", 0 0, L_00000000011841b0;  1 drivers
v00000000011179c0_0 .net "s2", 0 0, L_0000000001183ea0;  1 drivers
v0000000001113d60_0 .net "s3", 0 0, L_0000000001183c70;  1 drivers
v00000000011141c0_0 .net "s4", 0 0, L_0000000001184060;  1 drivers
v0000000001112c80_0 .net "s5", 0 0, L_0000000001184990;  1 drivers
v0000000001110c40_0 .net "s6", 0 0, L_0000000001183ce0;  1 drivers
S_00000000010f2670 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_00000000001fe880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_0000000001184300 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_0000000001183dc0 .functor AND 1, v0000000001181af0_0, L_0000000001181910, C4<1>, C4<1>;
L_0000000001184140 .functor AND 1, L_0000000001184300, v00000000011815f0_0, C4<1>, C4<1>;
L_0000000001184760 .functor OR 1, L_0000000001183dc0, L_0000000001184140, C4<0>, C4<0>;
v00000000011769e0_0 .net "s0", 0 0, L_0000000001183dc0;  1 drivers
v00000000011764e0_0 .net "s1", 0 0, L_0000000001184140;  1 drivers
v0000000001177160_0 .net "u", 0 0, L_0000000001181910;  alias, 1 drivers
v0000000001175680_0 .net "v", 0 0, v00000000011815f0_0;  alias, 1 drivers
v0000000001176120_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v0000000001175c20_0 .net "x_bar", 0 0, L_0000000001184300;  1 drivers
v00000000011755e0_0 .net "z", 0 0, L_0000000001184760;  alias, 1 drivers
S_00000000010f2800 .scope module, "u1" "InputRegister_unit" 3 52, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v0000000001175cc0_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001176a80_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001176580_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v00000000011772a0_0 .net "parallel_in", 0 0, L_0000000001182810;  1 drivers
v00000000011766c0_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001176760_0 .net "s1", 0 0, L_0000000001183f10;  1 drivers
v0000000001177200_0 .net "serial_in", 0 0, L_0000000001182590;  1 drivers
v0000000001176b20_0 .net "serial_out", 0 0, L_0000000001183d50;  1 drivers
S_00000000010e97a0 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_00000000010f2800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_0000000001184450 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_00000000011844c0 .functor NOT 1, L_0000000001183f10, C4<0>, C4<0>, C4<0>;
L_0000000001184530 .functor NAND 1, L_0000000001183f10, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001183f80 .functor NAND 1, L_00000000011844c0, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001184b50 .functor NAND 1, L_0000000001184530, L_00000000011840d0, v0000000001183030_0, C4<1>;
L_00000000011840d0 .functor NAND 1, L_0000000001183f80, L_0000000001184b50, v0000000001182770_0, C4<1>;
L_00000000011845a0 .functor NAND 1, L_0000000001184b50, L_0000000001184450, C4<1>, C4<1>;
L_0000000001184840 .functor NAND 1, L_00000000011840d0, L_0000000001184450, C4<1>, C4<1>;
L_0000000001183d50 .functor NAND 1, L_00000000011845a0, L_00000000011848b0, C4<1>, C4<1>;
L_00000000011848b0 .functor NAND 1, L_0000000001184840, L_0000000001183d50, C4<1>, C4<1>;
v0000000001176620_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001176800_0 .net "CLKn", 0 0, L_0000000001184450;  1 drivers
v0000000001177340_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001176e40_0 .net "D", 0 0, L_0000000001183f10;  alias, 1 drivers
v0000000001175b80_0 .net "Dn", 0 0, L_00000000011844c0;  1 drivers
v0000000001175900_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v00000000011773e0_0 .net "Q", 0 0, L_0000000001183d50;  alias, 1 drivers
v00000000011759a0_0 .net "Qn", 0 0, L_00000000011848b0;  1 drivers
v0000000001176080_0 .net "s1", 0 0, L_0000000001184530;  1 drivers
v0000000001176ee0_0 .net "s2", 0 0, L_0000000001183f80;  1 drivers
v0000000001175720_0 .net "s3", 0 0, L_0000000001184b50;  1 drivers
v0000000001175540_0 .net "s4", 0 0, L_00000000011840d0;  1 drivers
v00000000011757c0_0 .net "s5", 0 0, L_00000000011845a0;  1 drivers
v00000000011768a0_0 .net "s6", 0 0, L_0000000001184840;  1 drivers
S_00000000010e9930 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_00000000010f2800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_00000000011843e0 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_00000000011847d0 .functor AND 1, v0000000001181af0_0, L_0000000001182810, C4<1>, C4<1>;
L_0000000001184ae0 .functor AND 1, L_00000000011843e0, L_0000000001182590, C4<1>, C4<1>;
L_0000000001183f10 .functor OR 1, L_00000000011847d0, L_0000000001184ae0, C4<0>, C4<0>;
v0000000001176260_0 .net "s0", 0 0, L_00000000011847d0;  1 drivers
v0000000001175a40_0 .net "s1", 0 0, L_0000000001184ae0;  1 drivers
v0000000001175ae0_0 .net "u", 0 0, L_0000000001182810;  alias, 1 drivers
v0000000001176940_0 .net "v", 0 0, L_0000000001182590;  alias, 1 drivers
v0000000001176440_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v0000000001176300_0 .net "x_bar", 0 0, L_00000000011843e0;  1 drivers
v0000000001175e00_0 .net "z", 0 0, L_0000000001183f10;  alias, 1 drivers
S_00000000010e9ac0 .scope module, "u2" "InputRegister_unit" 3 61, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v0000000001178ef0_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v00000000011783b0_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001178450_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v00000000011792b0_0 .net "parallel_in", 0 0, L_0000000001182db0;  1 drivers
v00000000011777d0_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001177cd0_0 .net "s1", 0 0, L_0000000001184920;  1 drivers
v0000000001178630_0 .net "serial_in", 0 0, L_00000000011828b0;  1 drivers
v0000000001177e10_0 .net "serial_out", 0 0, L_0000000001187790;  1 drivers
S_00000000010e9ea0 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_00000000010e9ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_0000000001184220 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_0000000001184680 .functor NOT 1, L_0000000001184920, C4<0>, C4<0>, C4<0>;
L_00000000011846f0 .functor NAND 1, L_0000000001184920, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001186ed0 .functor NAND 1, L_0000000001184680, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001187950 .functor NAND 1, L_00000000011846f0, L_0000000001187b80, v0000000001183030_0, C4<1>;
L_0000000001187b80 .functor NAND 1, L_0000000001186ed0, L_0000000001187950, v0000000001182770_0, C4<1>;
L_0000000001187870 .functor NAND 1, L_0000000001187950, L_0000000001184220, C4<1>, C4<1>;
L_00000000011871e0 .functor NAND 1, L_0000000001187b80, L_0000000001184220, C4<1>, C4<1>;
L_0000000001187790 .functor NAND 1, L_0000000001187870, L_00000000011878e0, C4<1>, C4<1>;
L_00000000011878e0 .functor NAND 1, L_00000000011871e0, L_0000000001187790, C4<1>, C4<1>;
v0000000001176bc0_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001176d00_0 .net "CLKn", 0 0, L_0000000001184220;  1 drivers
v0000000001176da0_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001176f80_0 .net "D", 0 0, L_0000000001184920;  alias, 1 drivers
v0000000001177020_0 .net "Dn", 0 0, L_0000000001184680;  1 drivers
v00000000011770c0_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v00000000011786d0_0 .net "Q", 0 0, L_0000000001187790;  alias, 1 drivers
v0000000001178090_0 .net "Qn", 0 0, L_00000000011878e0;  1 drivers
v00000000011793f0_0 .net "s1", 0 0, L_00000000011846f0;  1 drivers
v0000000001179210_0 .net "s2", 0 0, L_0000000001186ed0;  1 drivers
v00000000011784f0_0 .net "s3", 0 0, L_0000000001187950;  1 drivers
v00000000011775f0_0 .net "s4", 0 0, L_0000000001187b80;  1 drivers
v0000000001178810_0 .net "s5", 0 0, L_0000000001187870;  1 drivers
v0000000001178270_0 .net "s6", 0 0, L_00000000011871e0;  1 drivers
S_00000000010ea030 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_00000000010e9ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_0000000001183ff0 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_0000000001184290 .functor AND 1, v0000000001181af0_0, L_0000000001182db0, C4<1>, C4<1>;
L_0000000001184610 .functor AND 1, L_0000000001183ff0, L_00000000011828b0, C4<1>, C4<1>;
L_0000000001184920 .functor OR 1, L_0000000001184290, L_0000000001184610, C4<0>, C4<0>;
v00000000011779b0_0 .net "s0", 0 0, L_0000000001184290;  1 drivers
v00000000011781d0_0 .net "s1", 0 0, L_0000000001184610;  1 drivers
v0000000001178310_0 .net "u", 0 0, L_0000000001182db0;  alias, 1 drivers
v0000000001179350_0 .net "v", 0 0, L_00000000011828b0;  alias, 1 drivers
v0000000001177550_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v0000000001178590_0 .net "x_bar", 0 0, L_0000000001183ff0;  1 drivers
v0000000001177690_0 .net "z", 0 0, L_0000000001184920;  alias, 1 drivers
S_00000000010ea1c0 .scope module, "u3" "InputRegister_unit" 3 70, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v0000000001178db0_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001178e50_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001178f90_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v0000000001179030_0 .net "parallel_in", 0 0, L_0000000001181cd0;  1 drivers
v00000000011790d0_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001179170_0 .net "s1", 0 0, L_0000000001187800;  1 drivers
v000000000117b700_0 .net "serial_in", 0 0, L_0000000001181b90;  1 drivers
v000000000117a6c0_0 .net "serial_out", 0 0, L_0000000001187aa0;  1 drivers
S_0000000001179590 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_00000000010ea1c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_0000000001187560 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_0000000001187a30 .functor NOT 1, L_0000000001187800, C4<0>, C4<0>, C4<0>;
L_0000000001186d80 .functor NAND 1, L_0000000001187800, v0000000001181d70_0, C4<1>, C4<1>;
L_00000000011875d0 .functor NAND 1, L_0000000001187a30, v0000000001181d70_0, C4<1>, C4<1>;
L_00000000011879c0 .functor NAND 1, L_0000000001186d80, L_0000000001186e60, v0000000001183030_0, C4<1>;
L_0000000001186e60 .functor NAND 1, L_00000000011875d0, L_00000000011879c0, v0000000001182770_0, C4<1>;
L_0000000001187410 .functor NAND 1, L_00000000011879c0, L_0000000001187560, C4<1>, C4<1>;
L_00000000011872c0 .functor NAND 1, L_0000000001186e60, L_0000000001187560, C4<1>, C4<1>;
L_0000000001187aa0 .functor NAND 1, L_0000000001187410, L_0000000001187b10, C4<1>, C4<1>;
L_0000000001187b10 .functor NAND 1, L_00000000011872c0, L_0000000001187aa0, C4<1>, C4<1>;
v00000000011788b0_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001178770_0 .net "CLKn", 0 0, L_0000000001187560;  1 drivers
v0000000001177870_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001177910_0 .net "D", 0 0, L_0000000001187800;  alias, 1 drivers
v0000000001177a50_0 .net "Dn", 0 0, L_0000000001187a30;  1 drivers
v0000000001178a90_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001178950_0 .net "Q", 0 0, L_0000000001187aa0;  alias, 1 drivers
v00000000011789f0_0 .net "Qn", 0 0, L_0000000001187b10;  1 drivers
v0000000001177ff0_0 .net "s1", 0 0, L_0000000001186d80;  1 drivers
v0000000001177c30_0 .net "s2", 0 0, L_00000000011875d0;  1 drivers
v0000000001178b30_0 .net "s3", 0 0, L_00000000011879c0;  1 drivers
v0000000001178bd0_0 .net "s4", 0 0, L_0000000001186e60;  1 drivers
v0000000001178c70_0 .net "s5", 0 0, L_0000000001187410;  1 drivers
v0000000001177730_0 .net "s6", 0 0, L_00000000011872c0;  1 drivers
S_0000000001179720 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_00000000010ea1c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_00000000011874f0 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_0000000001187250 .functor AND 1, v0000000001181af0_0, L_0000000001181cd0, C4<1>, C4<1>;
L_0000000001186df0 .functor AND 1, L_00000000011874f0, L_0000000001181b90, C4<1>, C4<1>;
L_0000000001187800 .functor OR 1, L_0000000001187250, L_0000000001186df0, C4<0>, C4<0>;
v0000000001177af0_0 .net "s0", 0 0, L_0000000001187250;  1 drivers
v0000000001178d10_0 .net "s1", 0 0, L_0000000001186df0;  1 drivers
v0000000001178130_0 .net "u", 0 0, L_0000000001181cd0;  alias, 1 drivers
v0000000001177b90_0 .net "v", 0 0, L_0000000001181b90;  alias, 1 drivers
v0000000001177d70_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v0000000001177eb0_0 .net "x_bar", 0 0, L_00000000011874f0;  1 drivers
v0000000001177f50_0 .net "z", 0 0, L_0000000001187800;  alias, 1 drivers
S_000000000117b8c0 .scope module, "u4" "InputRegister_unit" 3 79, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v000000000117a800_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v000000000117a4e0_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v000000000117b0c0_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v000000000117a760_0 .net "parallel_in", 0 0, L_0000000001181730;  1 drivers
v000000000117a8a0_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v000000000117b5c0_0 .net "s1", 0 0, L_0000000001186d10;  1 drivers
v0000000001179e00_0 .net "serial_in", 0 0, L_00000000011817d0;  1 drivers
v0000000001179ea0_0 .net "serial_out", 0 0, L_0000000001187480;  1 drivers
S_000000000117bad0 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_000000000117b8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_0000000001187090 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_0000000001186f40 .functor NOT 1, L_0000000001186d10, C4<0>, C4<0>, C4<0>;
L_0000000001186fb0 .functor NAND 1, L_0000000001186d10, v0000000001181d70_0, C4<1>, C4<1>;
L_00000000011876b0 .functor NAND 1, L_0000000001186f40, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001187020 .functor NAND 1, L_0000000001186fb0, L_0000000001187100, v0000000001183030_0, C4<1>;
L_0000000001187100 .functor NAND 1, L_00000000011876b0, L_0000000001187020, v0000000001182770_0, C4<1>;
L_00000000011873a0 .functor NAND 1, L_0000000001187020, L_0000000001187090, C4<1>, C4<1>;
L_0000000001187170 .functor NAND 1, L_0000000001187100, L_0000000001187090, C4<1>, C4<1>;
L_0000000001187480 .functor NAND 1, L_00000000011873a0, L_0000000001187720, C4<1>, C4<1>;
L_0000000001187720 .functor NAND 1, L_0000000001187170, L_0000000001187480, C4<1>, C4<1>;
v000000000117a080_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v0000000001179cc0_0 .net "CLKn", 0 0, L_0000000001187090;  1 drivers
v000000000117a3a0_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v000000000117b020_0 .net "D", 0 0, L_0000000001186d10;  alias, 1 drivers
v000000000117a1c0_0 .net "Dn", 0 0, L_0000000001186f40;  1 drivers
v000000000117af80_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001179ae0_0 .net "Q", 0 0, L_0000000001187480;  alias, 1 drivers
v000000000117b520_0 .net "Qn", 0 0, L_0000000001187720;  1 drivers
v000000000117abc0_0 .net "s1", 0 0, L_0000000001186fb0;  1 drivers
v0000000001179b80_0 .net "s2", 0 0, L_00000000011876b0;  1 drivers
v000000000117b160_0 .net "s3", 0 0, L_0000000001187020;  1 drivers
v000000000117b340_0 .net "s4", 0 0, L_0000000001187100;  1 drivers
v00000000011799a0_0 .net "s5", 0 0, L_00000000011873a0;  1 drivers
v0000000001179d60_0 .net "s6", 0 0, L_0000000001187170;  1 drivers
S_000000000117c9c0 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_000000000117b8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_0000000001186ca0 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_0000000001187330 .functor AND 1, v0000000001181af0_0, L_0000000001181730, C4<1>, C4<1>;
L_0000000001187640 .functor AND 1, L_0000000001186ca0, L_00000000011817d0, C4<1>, C4<1>;
L_0000000001186d10 .functor OR 1, L_0000000001187330, L_0000000001187640, C4<0>, C4<0>;
v000000000117b2a0_0 .net "s0", 0 0, L_0000000001187330;  1 drivers
v0000000001179a40_0 .net "s1", 0 0, L_0000000001187640;  1 drivers
v0000000001179c20_0 .net "u", 0 0, L_0000000001181730;  alias, 1 drivers
v000000000117b200_0 .net "v", 0 0, L_00000000011817d0;  alias, 1 drivers
v000000000117aee0_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v000000000117a260_0 .net "x_bar", 0 0, L_0000000001186ca0;  1 drivers
v000000000117a120_0 .net "z", 0 0, L_0000000001186d10;  alias, 1 drivers
S_000000000117c1f0 .scope module, "u5" "InputRegister_unit" 3 88, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v000000000117fd10_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v000000000117eeb0_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v000000000117f810_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v000000000117f270_0 .net "parallel_in", 0 0, L_0000000001182f90;  1 drivers
v000000000117e5f0_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v000000000117fb30_0 .net "s1", 0 0, L_0000000001188d70;  1 drivers
v000000000117e410_0 .net "serial_in", 0 0, L_0000000001181ff0;  1 drivers
v000000000117f9f0_0 .net "serial_out", 0 0, L_0000000001188830;  1 drivers
S_000000000117c510 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_000000000117c1f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_00000000011880c0 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_0000000001188e50 .functor NOT 1, L_0000000001188d70, C4<0>, C4<0>, C4<0>;
L_00000000011883d0 .functor NAND 1, L_0000000001188d70, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001188910 .functor NAND 1, L_0000000001188e50, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001188750 .functor NAND 1, L_00000000011883d0, L_0000000001188bb0, v0000000001183030_0, C4<1>;
L_0000000001188bb0 .functor NAND 1, L_0000000001188910, L_0000000001188750, v0000000001182770_0, C4<1>;
L_0000000001188d00 .functor NAND 1, L_0000000001188750, L_00000000011880c0, C4<1>, C4<1>;
L_00000000011887c0 .functor NAND 1, L_0000000001188bb0, L_00000000011880c0, C4<1>, C4<1>;
L_0000000001188830 .functor NAND 1, L_0000000001188d00, L_0000000001188ec0, C4<1>, C4<1>;
L_0000000001188ec0 .functor NAND 1, L_00000000011887c0, L_0000000001188830, C4<1>, C4<1>;
v000000000117b3e0_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v000000000117b480_0 .net "CLKn", 0 0, L_00000000011880c0;  1 drivers
v000000000117aa80_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v000000000117a440_0 .net "D", 0 0, L_0000000001188d70;  alias, 1 drivers
v000000000117b7a0_0 .net "Dn", 0 0, L_0000000001188e50;  1 drivers
v000000000117b660_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001179900_0 .net "Q", 0 0, L_0000000001188830;  alias, 1 drivers
v0000000001179f40_0 .net "Qn", 0 0, L_0000000001188ec0;  1 drivers
v0000000001179fe0_0 .net "s1", 0 0, L_00000000011883d0;  1 drivers
v000000000117ada0_0 .net "s2", 0 0, L_0000000001188910;  1 drivers
v000000000117ae40_0 .net "s3", 0 0, L_0000000001188750;  1 drivers
v000000000117a300_0 .net "s4", 0 0, L_0000000001188bb0;  1 drivers
v000000000117a580_0 .net "s5", 0 0, L_0000000001188d00;  1 drivers
v000000000117a620_0 .net "s6", 0 0, L_00000000011887c0;  1 drivers
S_000000000117cce0 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_000000000117c1f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_00000000011889f0 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_0000000001188b40 .functor AND 1, v0000000001181af0_0, L_0000000001182f90, C4<1>, C4<1>;
L_0000000001188de0 .functor AND 1, L_00000000011889f0, L_0000000001181ff0, C4<1>, C4<1>;
L_0000000001188d70 .functor OR 1, L_0000000001188b40, L_0000000001188de0, C4<0>, C4<0>;
v000000000117a940_0 .net "s0", 0 0, L_0000000001188b40;  1 drivers
v000000000117a9e0_0 .net "s1", 0 0, L_0000000001188de0;  1 drivers
v000000000117ab20_0 .net "u", 0 0, L_0000000001182f90;  alias, 1 drivers
v000000000117ac60_0 .net "v", 0 0, L_0000000001181ff0;  alias, 1 drivers
v000000000117ad00_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v000000000117f770_0 .net "x_bar", 0 0, L_00000000011889f0;  1 drivers
v000000000117e870_0 .net "z", 0 0, L_0000000001188d70;  alias, 1 drivers
S_000000000117cb50 .scope module, "u6" "InputRegister_unit" 3 97, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v000000000117e4b0_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v000000000117fef0_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v000000000117e550_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v000000000117ef50_0 .net "parallel_in", 0 0, L_0000000001182950;  1 drivers
v0000000001180030_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v000000000117e690_0 .net "s1", 0 0, L_0000000001188c90;  1 drivers
v000000000117e190_0 .net "serial_in", 0 0, L_00000000011830d0;  1 drivers
v000000000117e730_0 .net "serial_out", 0 0, L_0000000001188210;  1 drivers
S_000000000117c830 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_000000000117cb50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_0000000001188f30 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_0000000001188c20 .functor NOT 1, L_0000000001188c90, C4<0>, C4<0>, C4<0>;
L_0000000001188600 .functor NAND 1, L_0000000001188c90, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001188130 .functor NAND 1, L_0000000001188c20, v0000000001181d70_0, C4<1>, C4<1>;
L_0000000001188980 .functor NAND 1, L_0000000001188600, L_0000000001188fa0, v0000000001183030_0, C4<1>;
L_0000000001188fa0 .functor NAND 1, L_0000000001188130, L_0000000001188980, v0000000001182770_0, C4<1>;
L_00000000011881a0 .functor NAND 1, L_0000000001188980, L_0000000001188f30, C4<1>, C4<1>;
L_0000000001188a60 .functor NAND 1, L_0000000001188fa0, L_0000000001188f30, C4<1>, C4<1>;
L_0000000001188210 .functor NAND 1, L_00000000011881a0, L_0000000001188280, C4<1>, C4<1>;
L_0000000001188280 .functor NAND 1, L_0000000001188a60, L_0000000001188210, C4<1>, C4<1>;
v000000000117f130_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v000000000117fbd0_0 .net "CLKn", 0 0, L_0000000001188f30;  1 drivers
v000000000117e910_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v000000000117e230_0 .net "D", 0 0, L_0000000001188c90;  alias, 1 drivers
v000000000117fa90_0 .net "Dn", 0 0, L_0000000001188c20;  1 drivers
v000000000117f8b0_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v000000000117fc70_0 .net "Q", 0 0, L_0000000001188210;  alias, 1 drivers
v000000000117f950_0 .net "Qn", 0 0, L_0000000001188280;  1 drivers
v000000000117eaf0_0 .net "s1", 0 0, L_0000000001188600;  1 drivers
v000000000117eb90_0 .net "s2", 0 0, L_0000000001188130;  1 drivers
v000000000117ed70_0 .net "s3", 0 0, L_0000000001188980;  1 drivers
v000000000117f310_0 .net "s4", 0 0, L_0000000001188fa0;  1 drivers
v000000000117f090_0 .net "s5", 0 0, L_00000000011881a0;  1 drivers
v000000000117ee10_0 .net "s6", 0 0, L_0000000001188a60;  1 drivers
S_000000000117bed0 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_000000000117cb50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_00000000011886e0 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_00000000011888a0 .functor AND 1, v0000000001181af0_0, L_0000000001182950, C4<1>, C4<1>;
L_0000000001188ad0 .functor AND 1, L_00000000011886e0, L_00000000011830d0, C4<1>, C4<1>;
L_0000000001188c90 .functor OR 1, L_00000000011888a0, L_0000000001188ad0, C4<0>, C4<0>;
v000000000117fdb0_0 .net "s0", 0 0, L_00000000011888a0;  1 drivers
v000000000117fe50_0 .net "s1", 0 0, L_0000000001188ad0;  1 drivers
v000000000117ecd0_0 .net "u", 0 0, L_0000000001182950;  alias, 1 drivers
v000000000117ec30_0 .net "v", 0 0, L_00000000011830d0;  alias, 1 drivers
v000000000117e370_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v000000000117ff90_0 .net "x_bar", 0 0, L_00000000011886e0;  1 drivers
v000000000117e2d0_0 .net "z", 0 0, L_0000000001188c90;  alias, 1 drivers
S_000000000117c060 .scope module, "u7" "InputRegister_unit" 3 106, 3 6 0, S_00000000001fe6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "parallel_in";
    .port_info 1 /INPUT 1 "serial_in";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "preset_bar";
    .port_info 4 /INPUT 1 "clear_bar";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "serial_out";
v0000000001181690_0 .net "clear_bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v0000000001182a90_0 .net "clk", 0 0, v0000000001181d70_0;  alias, 1 drivers
v00000000011821d0_0 .net "mode", 0 0, v0000000001181af0_0;  alias, 1 drivers
v0000000001182c70_0 .net "parallel_in", 0 0, L_0000000001181870;  1 drivers
v0000000001182bd0_0 .net "preset_bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v0000000001181e10_0 .net "s1", 0 0, L_00000000011884b0;  1 drivers
v00000000011814b0_0 .net "serial_in", 0 0, L_00000000011819b0;  1 drivers
v0000000001181550_0 .net "serial_out", 0 0, L_000000000118aaa0;  alias, 1 drivers
S_000000000117c6a0 .scope module, "dff1" "d_flip_flop_edge_triggered" 3 22, 4 3 0, S_000000000117c060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
    .port_info 4 /INPUT 1 "Preset_Bar";
    .port_info 5 /INPUT 1 "Clear_Bar";
L_0000000001188520 .functor NOT 1, v0000000001181d70_0, C4<0>, C4<0>, C4<0>;
L_0000000001188590 .functor NOT 1, L_00000000011884b0, C4<0>, C4<0>, C4<0>;
L_0000000001188670 .functor NAND 1, L_00000000011884b0, v0000000001181d70_0, C4<1>, C4<1>;
L_000000000118a790 .functor NAND 1, L_0000000001188590, v0000000001181d70_0, C4<1>, C4<1>;
L_000000000118b0c0 .functor NAND 1, L_0000000001188670, L_000000000118a5d0, v0000000001183030_0, C4<1>;
L_000000000118a5d0 .functor NAND 1, L_000000000118a790, L_000000000118b0c0, v0000000001182770_0, C4<1>;
L_000000000118a720 .functor NAND 1, L_000000000118b0c0, L_0000000001188520, C4<1>, C4<1>;
L_000000000118b1a0 .functor NAND 1, L_000000000118a5d0, L_0000000001188520, C4<1>, C4<1>;
L_000000000118aaa0 .functor NAND 1, L_000000000118a720, L_000000000118b130, C4<1>, C4<1>;
L_000000000118b130 .functor NAND 1, L_000000000118b1a0, L_000000000118aaa0, C4<1>, C4<1>;
v000000000117e9b0_0 .net "CLK", 0 0, v0000000001181d70_0;  alias, 1 drivers
v000000000117eff0_0 .net "CLKn", 0 0, L_0000000001188520;  1 drivers
v000000000117e7d0_0 .net "Clear_Bar", 0 0, v0000000001182770_0;  alias, 1 drivers
v000000000117ea50_0 .net "D", 0 0, L_00000000011884b0;  alias, 1 drivers
v000000000117f630_0 .net "Dn", 0 0, L_0000000001188590;  1 drivers
v000000000117f1d0_0 .net "Preset_Bar", 0 0, v0000000001183030_0;  alias, 1 drivers
v000000000117f3b0_0 .net "Q", 0 0, L_000000000118aaa0;  alias, 1 drivers
v000000000117f450_0 .net "Qn", 0 0, L_000000000118b130;  1 drivers
v000000000117f590_0 .net "s1", 0 0, L_0000000001188670;  1 drivers
v000000000117f4f0_0 .net "s2", 0 0, L_000000000118a790;  1 drivers
v000000000117f6d0_0 .net "s3", 0 0, L_000000000118b0c0;  1 drivers
v0000000001182630_0 .net "s4", 0 0, L_000000000118a5d0;  1 drivers
v00000000011812d0_0 .net "s5", 0 0, L_000000000118a720;  1 drivers
v0000000001181410_0 .net "s6", 0 0, L_000000000118b1a0;  1 drivers
S_000000000117c380 .scope module, "mux1" "multiplexer_struct" 3 21, 5 3 0, S_000000000117c060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /INPUT 1 "v";
    .port_info 3 /OUTPUT 1 "z";
L_00000000011882f0 .functor NOT 1, v0000000001181af0_0, C4<0>, C4<0>, C4<0>;
L_0000000001188360 .functor AND 1, v0000000001181af0_0, L_0000000001181870, C4<1>, C4<1>;
L_0000000001188440 .functor AND 1, L_00000000011882f0, L_00000000011819b0, C4<1>, C4<1>;
L_00000000011884b0 .functor OR 1, L_0000000001188360, L_0000000001188440, C4<0>, C4<0>;
v0000000001182b30_0 .net "s0", 0 0, L_0000000001188360;  1 drivers
v0000000001182090_0 .net "s1", 0 0, L_0000000001188440;  1 drivers
v0000000001182e50_0 .net "u", 0 0, L_0000000001181870;  alias, 1 drivers
v0000000001181eb0_0 .net "v", 0 0, L_00000000011819b0;  alias, 1 drivers
v0000000001182270_0 .net "x", 0 0, v0000000001181af0_0;  alias, 1 drivers
v00000000011829f0_0 .net "x_bar", 0 0, L_00000000011882f0;  1 drivers
v0000000001181370_0 .net "z", 0 0, L_00000000011884b0;  alias, 1 drivers
    .scope S_00000000001fe560;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001181d70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000001fe560;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000000001181d70_0;
    %inv;
    %store/vec4 v0000000001181d70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000001fe560;
T_2 ;
    %vpi_call 2 16 "$dumpfile", "inputRegister_tb.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000001fe560 {0 0 0};
    %pushi/vec4 175, 0, 8;
    %store/vec4 v00000000011824f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011815f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001181af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001183030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001182770_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001181af0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011815f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011815f0_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 24 "$display", "end of test." {0 0 0};
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "inputRegister_tb.v";
    "./inputRegister.v";
    "./dff.v";
    "./Multiplexer.v";
