window.SIDEBAR_ITEMS = {"struct":["DDR_SPEC"],"type":["R","SPI_FMEM_CLK_DIFF_EN_R","SPI_FMEM_CLK_DIFF_EN_W","SPI_FMEM_CLK_DIFF_INV_R","SPI_FMEM_CLK_DIFF_INV_W","SPI_FMEM_DDR_CMD_DIS_R","SPI_FMEM_DDR_CMD_DIS_W","SPI_FMEM_DDR_DQS_LOOP_MODE_R","SPI_FMEM_DDR_DQS_LOOP_MODE_W","SPI_FMEM_DDR_DQS_LOOP_R","SPI_FMEM_DDR_DQS_LOOP_W","SPI_FMEM_DDR_EN_R","SPI_FMEM_DDR_EN_W","SPI_FMEM_DDR_RDAT_SWP_R","SPI_FMEM_DDR_RDAT_SWP_W","SPI_FMEM_DDR_WDAT_SWP_R","SPI_FMEM_DDR_WDAT_SWP_W","SPI_FMEM_DQS_CA_IN_R","SPI_FMEM_DQS_CA_IN_W","SPI_FMEM_HYPERBUS_CA_R","SPI_FMEM_HYPERBUS_CA_W","SPI_FMEM_HYPERBUS_DUMMY_2X_R","SPI_FMEM_HYPERBUS_DUMMY_2X_W","SPI_FMEM_HYPERBUS_MODE_R","SPI_FMEM_HYPERBUS_MODE_W","SPI_FMEM_OCTA_RAM_ADDR_R","SPI_FMEM_OCTA_RAM_ADDR_W","SPI_FMEM_OUTMINBYTELEN_R","SPI_FMEM_OUTMINBYTELEN_W","SPI_FMEM_USR_DDR_DQS_THD_R","SPI_FMEM_USR_DDR_DQS_THD_W","SPI_FMEM_VAR_DUMMY_R","SPI_FMEM_VAR_DUMMY_W","W"]};