-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
-- Date        : Tue Nov 26 14:39:55 2019
-- Host        : LAPTOP-CKAMQSCQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/School/ELEC_3500/Lab_9/Alarm-Clock_v3/Alarm_Clock/src/bd/Alarm_Clock/ip/Alarm_Clock_Alarm_Clock_0_1/Alarm_Clock_Alarm_Clock_0_1_sim_netlist.vhdl
-- Design      : Alarm_Clock_Alarm_Clock_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_On is
  port (
    o_Alarm_On : out STD_LOGIC;
    r_Alarm_State_reg : in STD_LOGIC;
    r_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_On : entity is "Alarm_On";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_On;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_On is
begin
r_Alarm_On_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk,
      CE => '1',
      D => r_Alarm_State_reg,
      Q => o_Alarm_On,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment is
  port (
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment : entity is "BCD_To_7Segment";
end Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment is
  signal r_Hex_Encoding : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Hex_Encoding[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \r_Hex_Encoding[5]_i_1\ : label is "soft_lutpair48";
begin
\r_Hex_Encoding[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA5"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => r_Hex_Encoding(0)
    );
\r_Hex_Encoding[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9B8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => r_Hex_Encoding(1)
    );
\r_Hex_Encoding[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => r_Hex_Encoding(2)
    );
\r_Hex_Encoding[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA9C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => r_Hex_Encoding(3)
    );
\r_Hex_Encoding[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => r_Hex_Encoding(4)
    );
\r_Hex_Encoding[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACE8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => r_Hex_Encoding(5)
    );
\r_Hex_Encoding[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => r_Hex_Encoding(6)
    );
\r_Hex_Encoding_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(0),
      Q => o_Segments(6),
      R => '0'
    );
\r_Hex_Encoding_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(1),
      Q => o_Segments(5),
      R => '0'
    );
\r_Hex_Encoding_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(2),
      Q => o_Segments(4),
      R => '0'
    );
\r_Hex_Encoding_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(3),
      Q => o_Segments(3),
      R => '0'
    );
\r_Hex_Encoding_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(4),
      Q => o_Segments(2),
      R => '0'
    );
\r_Hex_Encoding_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(5),
      Q => o_Segments(1),
      R => '0'
    );
\r_Hex_Encoding_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Hex_Encoding(6),
      Q => o_Segments(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Clock_Divider is
  port (
    w_Clk_5MHz : out STD_LOGIC;
    i_Clk_100MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Clock_Divider : entity is "Clock_Divider";
end Alarm_Clock_Alarm_Clock_0_1_Clock_Divider;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Clock_Divider is
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal r_Clk : STD_LOGIC;
  signal r_Clk_i_1_n_0 : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r_Counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5_n_0\ : STD_LOGIC;
  signal r_Counter_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^w_clk_5mhz\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4\ : label is "soft_lutpair16";
begin
  w_Clk_5MHz <= \^w_clk_5mhz\;
r_Clk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3_n_0\,
      I1 => \r_Counter[31]_i_4_n_0\,
      I2 => \r_Counter[31]_i_5_n_0\,
      I3 => \r_Counter[31]_i_6_n_0\,
      I4 => \^w_clk_5mhz\,
      O => r_Clk_i_1_n_0
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => r_Clk_i_1_n_0,
      Q => \^w_clk_5mhz\,
      R => '0'
    );
\r_Counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Counter(0),
      O => r_Counter_0(0)
    );
\r_Counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(12),
      O => \r_Counter[12]_i_2_n_0\
    );
\r_Counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(11),
      O => \r_Counter[12]_i_3_n_0\
    );
\r_Counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(10),
      O => \r_Counter[12]_i_4_n_0\
    );
\r_Counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(9),
      O => \r_Counter[12]_i_5_n_0\
    );
\r_Counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(16),
      O => \r_Counter[16]_i_2_n_0\
    );
\r_Counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(15),
      O => \r_Counter[16]_i_3_n_0\
    );
\r_Counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(14),
      O => \r_Counter[16]_i_4_n_0\
    );
\r_Counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(13),
      O => \r_Counter[16]_i_5_n_0\
    );
\r_Counter[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(20),
      O => \r_Counter[20]_i_2_n_0\
    );
\r_Counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(19),
      O => \r_Counter[20]_i_3_n_0\
    );
\r_Counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(18),
      O => \r_Counter[20]_i_4_n_0\
    );
\r_Counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(17),
      O => \r_Counter[20]_i_5_n_0\
    );
\r_Counter[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(24),
      O => \r_Counter[24]_i_2_n_0\
    );
\r_Counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(23),
      O => \r_Counter[24]_i_3_n_0\
    );
\r_Counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(22),
      O => \r_Counter[24]_i_4_n_0\
    );
\r_Counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(21),
      O => \r_Counter[24]_i_5_n_0\
    );
\r_Counter[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(28),
      O => \r_Counter[28]_i_2_n_0\
    );
\r_Counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(27),
      O => \r_Counter[28]_i_3_n_0\
    );
\r_Counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(26),
      O => \r_Counter[28]_i_4_n_0\
    );
\r_Counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(25),
      O => \r_Counter[28]_i_5_n_0\
    );
\r_Counter[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3_n_0\,
      I1 => \r_Counter[31]_i_4_n_0\,
      I2 => \r_Counter[31]_i_5_n_0\,
      I3 => \r_Counter[31]_i_6_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(13),
      I1 => r_Counter(12),
      I2 => r_Counter(15),
      I3 => r_Counter(14),
      O => \r_Counter[31]_i_10_n_0\
    );
\r_Counter[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(5),
      I1 => r_Counter(4),
      I2 => r_Counter(7),
      I3 => r_Counter(6),
      O => \r_Counter[31]_i_11_n_0\
    );
\r_Counter[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(29),
      I1 => r_Counter(28),
      I2 => r_Counter(31),
      I3 => r_Counter(30),
      O => \r_Counter[31]_i_12_n_0\
    );
\r_Counter[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_Counter(21),
      I1 => r_Counter(20),
      I2 => r_Counter(23),
      I3 => r_Counter(22),
      O => \r_Counter[31]_i_13_n_0\
    );
\r_Counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_Counter(10),
      I1 => r_Counter(11),
      I2 => r_Counter(8),
      I3 => r_Counter(9),
      I4 => \r_Counter[31]_i_10_n_0\,
      O => \r_Counter[31]_i_3_n_0\
    );
\r_Counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => r_Counter(2),
      I1 => r_Counter(3),
      I2 => r_Counter(1),
      I3 => r_Counter(0),
      I4 => \r_Counter[31]_i_11_n_0\,
      O => \r_Counter[31]_i_4_n_0\
    );
\r_Counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_Counter(26),
      I1 => r_Counter(27),
      I2 => r_Counter(24),
      I3 => r_Counter(25),
      I4 => \r_Counter[31]_i_12_n_0\,
      O => \r_Counter[31]_i_5_n_0\
    );
\r_Counter[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_Counter(18),
      I1 => r_Counter(19),
      I2 => r_Counter(16),
      I3 => r_Counter(17),
      I4 => \r_Counter[31]_i_13_n_0\,
      O => \r_Counter[31]_i_6_n_0\
    );
\r_Counter[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(31),
      O => \r_Counter[31]_i_7_n_0\
    );
\r_Counter[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(30),
      O => \r_Counter[31]_i_8_n_0\
    );
\r_Counter[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(29),
      O => \r_Counter[31]_i_9_n_0\
    );
\r_Counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(4),
      O => \r_Counter[4]_i_2_n_0\
    );
\r_Counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(3),
      O => \r_Counter[4]_i_3_n_0\
    );
\r_Counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(2),
      O => \r_Counter[4]_i_4_n_0\
    );
\r_Counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(1),
      O => \r_Counter[4]_i_5_n_0\
    );
\r_Counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(8),
      O => \r_Counter[8]_i_2_n_0\
    );
\r_Counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(7),
      O => \r_Counter[8]_i_3_n_0\
    );
\r_Counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(6),
      O => \r_Counter[8]_i_4_n_0\
    );
\r_Counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_Counter(5),
      O => \r_Counter[8]_i_5_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => r_Counter_0(0),
      Q => r_Counter(0),
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(10),
      Q => r_Counter(10),
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(11),
      Q => r_Counter(11),
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(12),
      Q => r_Counter(12),
      R => r_Clk
    );
\r_Counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \r_Counter[12]_i_2_n_0\,
      S(2) => \r_Counter[12]_i_3_n_0\,
      S(1) => \r_Counter[12]_i_4_n_0\,
      S(0) => \r_Counter[12]_i_5_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(13),
      Q => r_Counter(13),
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(14),
      Q => r_Counter(14),
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(15),
      Q => r_Counter(15),
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(16),
      Q => r_Counter(16),
      R => r_Clk
    );
\r_Counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \r_Counter[16]_i_2_n_0\,
      S(2) => \r_Counter[16]_i_3_n_0\,
      S(1) => \r_Counter[16]_i_4_n_0\,
      S(0) => \r_Counter[16]_i_5_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(17),
      Q => r_Counter(17),
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(18),
      Q => r_Counter(18),
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(19),
      Q => r_Counter(19),
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(1),
      Q => r_Counter(1),
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(20),
      Q => r_Counter(20),
      R => r_Clk
    );
\r_Counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \r_Counter[20]_i_2_n_0\,
      S(2) => \r_Counter[20]_i_3_n_0\,
      S(1) => \r_Counter[20]_i_4_n_0\,
      S(0) => \r_Counter[20]_i_5_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(21),
      Q => r_Counter(21),
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(22),
      Q => r_Counter(22),
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(23),
      Q => r_Counter(23),
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(24),
      Q => r_Counter(24),
      R => r_Clk
    );
\r_Counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \r_Counter[24]_i_2_n_0\,
      S(2) => \r_Counter[24]_i_3_n_0\,
      S(1) => \r_Counter[24]_i_4_n_0\,
      S(0) => \r_Counter[24]_i_5_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(25),
      Q => r_Counter(25),
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(26),
      Q => r_Counter(26),
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(27),
      Q => r_Counter(27),
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(28),
      Q => r_Counter(28),
      R => r_Clk
    );
\r_Counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \r_Counter[28]_i_2_n_0\,
      S(2) => \r_Counter[28]_i_3_n_0\,
      S(1) => \r_Counter[28]_i_4_n_0\,
      S(0) => \r_Counter[28]_i_5_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(29),
      Q => r_Counter(29),
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(2),
      Q => r_Counter(2),
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(30),
      Q => r_Counter(30),
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(31),
      Q => r_Counter(31),
      R => r_Clk
    );
\r_Counter_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7_n_0\,
      S(1) => \r_Counter[31]_i_8_n_0\,
      S(0) => \r_Counter[31]_i_9_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(3),
      Q => r_Counter(3),
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(4),
      Q => r_Counter(4),
      R => r_Clk
    );
\r_Counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1_n_3\,
      CYINIT => r_Counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \r_Counter[4]_i_2_n_0\,
      S(2) => \r_Counter[4]_i_3_n_0\,
      S(1) => \r_Counter[4]_i_4_n_0\,
      S(0) => \r_Counter[4]_i_5_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(5),
      Q => r_Counter(5),
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(6),
      Q => r_Counter(6),
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(7),
      Q => r_Counter(7),
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(8),
      Q => r_Counter(8),
      R => r_Clk
    );
\r_Counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \r_Counter[8]_i_2_n_0\,
      S(2) => \r_Counter[8]_i_3_n_0\,
      S(1) => \r_Counter[8]_i_4_n_0\,
      S(0) => \r_Counter[8]_i_5_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_Clk_100MHz,
      CE => '1',
      D => data0(9),
      Q => r_Counter(9),
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\ is
  port (
    w_Clk_1KHz : out STD_LOGIC;
    CLK : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC;
    r_Prev_Signal : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\ is
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__0_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^w_clk_1khz\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__0\ : label is "soft_lutpair19";
begin
  w_Clk_1KHz <= \^w_clk_1khz\;
\r_Clk_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__0_n_0\,
      I1 => \r_Counter[31]_i_4__0_n_0\,
      I2 => \r_Counter[31]_i_5__0_n_0\,
      I3 => \r_Counter[31]_i_6__0_n_0\,
      I4 => \^w_clk_1khz\,
      O => \r_Clk_i_1__0_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__0_n_0\,
      Q => \^w_clk_1khz\,
      R => '0'
    );
\r_Counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__0_n_0\
    );
\r_Counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__0_n_0\
    );
\r_Counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__0_n_0\
    );
\r_Counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__0_n_0\
    );
\r_Counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__0_n_0\
    );
\r_Counter[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__0_n_0\
    );
\r_Counter[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__0_n_0\
    );
\r_Counter[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__0_n_0\
    );
\r_Counter[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__0_n_0\
    );
\r_Counter[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__0_n_0\
    );
\r_Counter[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__0_n_0\
    );
\r_Counter[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__0_n_0\
    );
\r_Counter[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__0_n_0\
    );
\r_Counter[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__0_n_0\
    );
\r_Counter[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__0_n_0\
    );
\r_Counter[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__0_n_0\
    );
\r_Counter[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__0_n_0\
    );
\r_Counter[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__0_n_0\
    );
\r_Counter[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__0_n_0\
    );
\r_Counter[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__0_n_0\
    );
\r_Counter[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      I1 => \r_Counter_reg_n_0_[12]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10__0_n_0\
    );
\r_Counter[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__0_n_0\
    );
\r_Counter[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__0_n_0\
    );
\r_Counter[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__0_n_0\
    );
\r_Counter[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__0_n_0\,
      I1 => \r_Counter[31]_i_4__0_n_0\,
      I2 => \r_Counter[31]_i_5__0_n_0\,
      I3 => \r_Counter[31]_i_6__0_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[9]\,
      I3 => \r_Counter_reg_n_0_[8]\,
      I4 => \r_Counter[31]_i_10__0_n_0\,
      O => \r_Counter[31]_i_3__0_n_0\
    );
\r_Counter[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      I1 => \r_Counter_reg_n_0_[3]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__0_n_0\,
      O => \r_Counter[31]_i_4__0_n_0\
    );
\r_Counter[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__0_n_0\,
      O => \r_Counter[31]_i_5__0_n_0\
    );
\r_Counter[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__0_n_0\,
      O => \r_Counter[31]_i_6__0_n_0\
    );
\r_Counter[31]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__0_n_0\
    );
\r_Counter[31]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__0_n_0\
    );
\r_Counter[31]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__0_n_0\
    );
\r_Counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__0_n_0\
    );
\r_Counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__0_n_0\
    );
\r_Counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__0_n_0\
    );
\r_Counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__0_n_0\
    );
\r_Counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__0_n_0\
    );
\r_Counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__0_n_0\
    );
\r_Counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__0_n_0\
    );
\r_Counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__0_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__0_n_7\,
      S(3) => \r_Counter[12]_i_2__0_n_0\,
      S(2) => \r_Counter[12]_i_3__0_n_0\,
      S(1) => \r_Counter[12]_i_4__0_n_0\,
      S(0) => \r_Counter[12]_i_5__0_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__0_n_7\,
      S(3) => \r_Counter[16]_i_2__0_n_0\,
      S(2) => \r_Counter[16]_i_3__0_n_0\,
      S(1) => \r_Counter[16]_i_4__0_n_0\,
      S(0) => \r_Counter[16]_i_5__0_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__0_n_7\,
      S(3) => \r_Counter[20]_i_2__0_n_0\,
      S(2) => \r_Counter[20]_i_3__0_n_0\,
      S(1) => \r_Counter[20]_i_4__0_n_0\,
      S(0) => \r_Counter[20]_i_5__0_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__0_n_7\,
      S(3) => \r_Counter[24]_i_2__0_n_0\,
      S(2) => \r_Counter[24]_i_3__0_n_0\,
      S(1) => \r_Counter[24]_i_4__0_n_0\,
      S(0) => \r_Counter[24]_i_5__0_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__0_n_7\,
      S(3) => \r_Counter[28]_i_2__0_n_0\,
      S(2) => \r_Counter[28]_i_3__0_n_0\,
      S(1) => \r_Counter[28]_i_4__0_n_0\,
      S(0) => \r_Counter[28]_i_5__0_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__0_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__0_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__0_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__0_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__0_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__0_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__0_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__0_n_0\,
      S(1) => \r_Counter[31]_i_8__0_n_0\,
      S(0) => \r_Counter[31]_i_9__0_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__0_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__0_n_7\,
      S(3) => \r_Counter[4]_i_2__0_n_0\,
      S(2) => \r_Counter[4]_i_3__0_n_0\,
      S(1) => \r_Counter[4]_i_4__0_n_0\,
      S(0) => \r_Counter[4]_i_5__0_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__0_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__0_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__0_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__0_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__0_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__0_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__0_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__0_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__0_n_7\,
      S(3) => \r_Counter[8]_i_2__0_n_0\,
      S(2) => \r_Counter[8]_i_3__0_n_0\,
      S(1) => \r_Counter[8]_i_4__0_n_0\,
      S(0) => \r_Counter[8]_i_5__0_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__0_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
\r_Prev_Signals[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_clk_1khz\,
      I1 => r_Prev_Signal,
      O => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\ is
  port (
    w_Clk_100Hz : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\ is
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__1_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^w_clk_100hz\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__1\ : label is "soft_lutpair17";
begin
  w_Clk_100Hz <= \^w_clk_100hz\;
\r_Clk_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__1_n_0\,
      I1 => \r_Counter[31]_i_4__1_n_0\,
      I2 => \r_Counter[31]_i_5__1_n_0\,
      I3 => \r_Counter[31]_i_6__1_n_0\,
      I4 => \^w_clk_100hz\,
      O => \r_Clk_i_1__1_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__1_n_0\,
      Q => \^w_clk_100hz\,
      R => '0'
    );
\r_Counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__1_n_0\
    );
\r_Counter[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__1_n_0\
    );
\r_Counter[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__1_n_0\
    );
\r_Counter[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__1_n_0\
    );
\r_Counter[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__1_n_0\
    );
\r_Counter[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__1_n_0\
    );
\r_Counter[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__1_n_0\
    );
\r_Counter[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__1_n_0\
    );
\r_Counter[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__1_n_0\
    );
\r_Counter[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__1_n_0\
    );
\r_Counter[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__1_n_0\
    );
\r_Counter[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__1_n_0\
    );
\r_Counter[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__1_n_0\
    );
\r_Counter[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__1_n_0\
    );
\r_Counter[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__1_n_0\
    );
\r_Counter[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__1_n_0\
    );
\r_Counter[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__1_n_0\
    );
\r_Counter[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__1_n_0\
    );
\r_Counter[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__1_n_0\
    );
\r_Counter[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__1_n_0\
    );
\r_Counter[31]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      I1 => \r_Counter_reg_n_0_[12]\,
      I2 => \r_Counter_reg_n_0_[14]\,
      I3 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[31]_i_10__1_n_0\
    );
\r_Counter[31]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__1_n_0\
    );
\r_Counter[31]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__1_n_0\
    );
\r_Counter[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__1_n_0\
    );
\r_Counter[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__1_n_0\,
      I1 => \r_Counter[31]_i_4__1_n_0\,
      I2 => \r_Counter[31]_i_5__1_n_0\,
      I3 => \r_Counter[31]_i_6__1_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[9]\,
      I3 => \r_Counter_reg_n_0_[8]\,
      I4 => \r_Counter[31]_i_10__1_n_0\,
      O => \r_Counter[31]_i_3__1_n_0\
    );
\r_Counter[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      I1 => \r_Counter_reg_n_0_[2]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__1_n_0\,
      O => \r_Counter[31]_i_4__1_n_0\
    );
\r_Counter[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__1_n_0\,
      O => \r_Counter[31]_i_5__1_n_0\
    );
\r_Counter[31]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__1_n_0\,
      O => \r_Counter[31]_i_6__1_n_0\
    );
\r_Counter[31]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__1_n_0\
    );
\r_Counter[31]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__1_n_0\
    );
\r_Counter[31]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__1_n_0\
    );
\r_Counter[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__1_n_0\
    );
\r_Counter[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__1_n_0\
    );
\r_Counter[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__1_n_0\
    );
\r_Counter[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__1_n_0\
    );
\r_Counter[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__1_n_0\
    );
\r_Counter[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__1_n_0\
    );
\r_Counter[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__1_n_0\
    );
\r_Counter[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__1_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__1_n_7\,
      S(3) => \r_Counter[12]_i_2__1_n_0\,
      S(2) => \r_Counter[12]_i_3__1_n_0\,
      S(1) => \r_Counter[12]_i_4__1_n_0\,
      S(0) => \r_Counter[12]_i_5__1_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__1_n_7\,
      S(3) => \r_Counter[16]_i_2__1_n_0\,
      S(2) => \r_Counter[16]_i_3__1_n_0\,
      S(1) => \r_Counter[16]_i_4__1_n_0\,
      S(0) => \r_Counter[16]_i_5__1_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__1_n_7\,
      S(3) => \r_Counter[20]_i_2__1_n_0\,
      S(2) => \r_Counter[20]_i_3__1_n_0\,
      S(1) => \r_Counter[20]_i_4__1_n_0\,
      S(0) => \r_Counter[20]_i_5__1_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__1_n_7\,
      S(3) => \r_Counter[24]_i_2__1_n_0\,
      S(2) => \r_Counter[24]_i_3__1_n_0\,
      S(1) => \r_Counter[24]_i_4__1_n_0\,
      S(0) => \r_Counter[24]_i_5__1_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__1_n_7\,
      S(3) => \r_Counter[28]_i_2__1_n_0\,
      S(2) => \r_Counter[28]_i_3__1_n_0\,
      S(1) => \r_Counter[28]_i_4__1_n_0\,
      S(0) => \r_Counter[28]_i_5__1_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__1_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__1_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__1_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__1_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__1_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__1_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__1_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__1_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__1_n_0\,
      S(1) => \r_Counter[31]_i_8__1_n_0\,
      S(0) => \r_Counter[31]_i_9__1_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__1_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__1_n_7\,
      S(3) => \r_Counter[4]_i_2__1_n_0\,
      S(2) => \r_Counter[4]_i_3__1_n_0\,
      S(1) => \r_Counter[4]_i_4__1_n_0\,
      S(0) => \r_Counter[4]_i_5__1_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__1_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__1_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__1_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__1_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__1_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__1_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__1_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__1_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__1_n_7\,
      S(3) => \r_Counter[8]_i_2__1_n_0\,
      S(2) => \r_Counter[8]_i_3__1_n_0\,
      S(1) => \r_Counter[8]_i_4__1_n_0\,
      S(0) => \r_Counter[8]_i_5__1_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__1_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\ is
  port (
    r_Clk : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\ is
  signal \^r_clk\ : STD_LOGIC;
  signal r_Clk_0 : STD_LOGIC;
  signal \r_Clk_i_1__3_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__3\ : label is "soft_lutpair18";
begin
  r_Clk <= \^r_clk\;
\r_Clk_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__3_n_0\,
      I1 => \r_Counter[31]_i_4__3_n_0\,
      I2 => \r_Counter[31]_i_5__3_n_0\,
      I3 => \r_Counter[31]_i_6__3_n_0\,
      I4 => \^r_clk\,
      O => \r_Clk_i_1__3_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__3_n_0\,
      Q => \^r_clk\,
      R => '0'
    );
\r_Counter[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__3_n_0\
    );
\r_Counter[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__3_n_0\
    );
\r_Counter[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__3_n_0\
    );
\r_Counter[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__3_n_0\
    );
\r_Counter[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__3_n_0\
    );
\r_Counter[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__3_n_0\
    );
\r_Counter[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__3_n_0\
    );
\r_Counter[16]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__3_n_0\
    );
\r_Counter[20]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__3_n_0\
    );
\r_Counter[20]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__3_n_0\
    );
\r_Counter[20]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__3_n_0\
    );
\r_Counter[20]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__3_n_0\
    );
\r_Counter[24]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__3_n_0\
    );
\r_Counter[24]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__3_n_0\
    );
\r_Counter[24]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__3_n_0\
    );
\r_Counter[24]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__3_n_0\
    );
\r_Counter[28]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__3_n_0\
    );
\r_Counter[28]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__3_n_0\
    );
\r_Counter[28]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__3_n_0\
    );
\r_Counter[28]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__3_n_0\
    );
\r_Counter[31]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      I1 => \r_Counter_reg_n_0_[12]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10__3_n_0\
    );
\r_Counter[31]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      I1 => \r_Counter_reg_n_0_[5]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__3_n_0\
    );
\r_Counter[31]_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__3_n_0\
    );
\r_Counter[31]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__3_n_0\
    );
\r_Counter[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__3_n_0\,
      I1 => \r_Counter[31]_i_4__3_n_0\,
      I2 => \r_Counter[31]_i_5__3_n_0\,
      I3 => \r_Counter[31]_i_6__3_n_0\,
      O => r_Clk_0
    );
\r_Counter[31]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      I1 => \r_Counter_reg_n_0_[10]\,
      I2 => \r_Counter_reg_n_0_[9]\,
      I3 => \r_Counter_reg_n_0_[8]\,
      I4 => \r_Counter[31]_i_10__3_n_0\,
      O => \r_Counter[31]_i_3__3_n_0\
    );
\r_Counter[31]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      I1 => \r_Counter_reg_n_0_[3]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__3_n_0\,
      O => \r_Counter[31]_i_4__3_n_0\
    );
\r_Counter[31]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__3_n_0\,
      O => \r_Counter[31]_i_5__3_n_0\
    );
\r_Counter[31]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      I1 => \r_Counter_reg_n_0_[18]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__3_n_0\,
      O => \r_Counter[31]_i_6__3_n_0\
    );
\r_Counter[31]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__3_n_0\
    );
\r_Counter[31]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__3_n_0\
    );
\r_Counter[31]_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__3_n_0\
    );
\r_Counter[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__3_n_0\
    );
\r_Counter[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__3_n_0\
    );
\r_Counter[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__3_n_0\
    );
\r_Counter[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__3_n_0\
    );
\r_Counter[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__3_n_0\
    );
\r_Counter[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__3_n_0\
    );
\r_Counter[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__3_n_0\
    );
\r_Counter[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__3_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__3_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk_0
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__3_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk_0
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__3_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk_0
    );
\r_Counter_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__3_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__3_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__3_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__3_n_7\,
      S(3) => \r_Counter[12]_i_2__3_n_0\,
      S(2) => \r_Counter[12]_i_3__3_n_0\,
      S(1) => \r_Counter[12]_i_4__3_n_0\,
      S(0) => \r_Counter[12]_i_5__3_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__3_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk_0
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__3_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk_0
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__3_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk_0
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__3_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk_0
    );
\r_Counter_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__3_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__3_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__3_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__3_n_7\,
      S(3) => \r_Counter[16]_i_2__3_n_0\,
      S(2) => \r_Counter[16]_i_3__3_n_0\,
      S(1) => \r_Counter[16]_i_4__3_n_0\,
      S(0) => \r_Counter[16]_i_5__3_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__3_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk_0
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__3_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk_0
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__3_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk_0
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__3_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk_0
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__3_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk_0
    );
\r_Counter_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__3_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__3_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__3_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__3_n_7\,
      S(3) => \r_Counter[20]_i_2__3_n_0\,
      S(2) => \r_Counter[20]_i_3__3_n_0\,
      S(1) => \r_Counter[20]_i_4__3_n_0\,
      S(0) => \r_Counter[20]_i_5__3_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__3_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk_0
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__3_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk_0
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__3_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk_0
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__3_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk_0
    );
\r_Counter_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__3_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__3_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__3_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__3_n_7\,
      S(3) => \r_Counter[24]_i_2__3_n_0\,
      S(2) => \r_Counter[24]_i_3__3_n_0\,
      S(1) => \r_Counter[24]_i_4__3_n_0\,
      S(0) => \r_Counter[24]_i_5__3_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__3_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk_0
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__3_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk_0
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__3_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk_0
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__3_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk_0
    );
\r_Counter_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__3_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__3_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__3_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__3_n_7\,
      S(3) => \r_Counter[28]_i_2__3_n_0\,
      S(2) => \r_Counter[28]_i_3__3_n_0\,
      S(1) => \r_Counter[28]_i_4__3_n_0\,
      S(0) => \r_Counter[28]_i_5__3_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__3_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk_0
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__3_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk_0
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__3_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk_0
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__3_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk_0
    );
\r_Counter_reg[31]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__3_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__3_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__3_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__3_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__3_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__3_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__3_n_0\,
      S(1) => \r_Counter[31]_i_8__3_n_0\,
      S(0) => \r_Counter[31]_i_9__3_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__3_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk_0
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__3_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk_0
    );
\r_Counter_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__3_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__3_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__3_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__3_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__3_n_7\,
      S(3) => \r_Counter[4]_i_2__3_n_0\,
      S(2) => \r_Counter[4]_i_3__3_n_0\,
      S(1) => \r_Counter[4]_i_4__3_n_0\,
      S(0) => \r_Counter[4]_i_5__3_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__3_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk_0
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__3_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk_0
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__3_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk_0
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__3_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk_0
    );
\r_Counter_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__3_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__3_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__3_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__3_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__3_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__3_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__3_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__3_n_7\,
      S(3) => \r_Counter[8]_i_2__3_n_0\,
      S(2) => \r_Counter[8]_i_3__3_n_0\,
      S(1) => \r_Counter[8]_i_4__3_n_0\,
      S(0) => \r_Counter[8]_i_5__3_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__3_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\ is
  port (
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\ : entity is "Clock_Divider";
end \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\;

architecture STRUCTURE of \Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\ is
  signal \^r_bcd_num_sel_reg[3]\ : STD_LOGIC;
  signal r_Clk : STD_LOGIC;
  signal \r_Clk_i_1__2_n_0\ : STD_LOGIC;
  signal r_Counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Counter[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_11__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_12__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_13__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \r_Counter[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \r_Counter[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[31]_i_2__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \r_Counter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_r_Counter_reg[31]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Counter_reg[31]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Counter[0]_i_1__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \r_Counter[31]_i_4__2\ : label is "soft_lutpair49";
begin
  \r_BCD_Num_Sel_reg[3]\ <= \^r_bcd_num_sel_reg[3]\;
\r_Clk_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__2_n_0\,
      I1 => \r_Counter[31]_i_4__2_n_0\,
      I2 => \r_Counter[31]_i_5__2_n_0\,
      I3 => \r_Counter[31]_i_6__2_n_0\,
      I4 => \^r_bcd_num_sel_reg[3]\,
      O => \r_Clk_i_1__2_n_0\
    );
r_Clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Clk_i_1__2_n_0\,
      Q => \^r_bcd_num_sel_reg[3]\,
      R => '0'
    );
\r_Counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[0]\,
      O => r_Counter(0)
    );
\r_Counter[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      O => \r_Counter[12]_i_2__2_n_0\
    );
\r_Counter[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[11]\,
      O => \r_Counter[12]_i_3__2_n_0\
    );
\r_Counter[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      O => \r_Counter[12]_i_4__2_n_0\
    );
\r_Counter[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[9]\,
      O => \r_Counter[12]_i_5__2_n_0\
    );
\r_Counter[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[16]\,
      O => \r_Counter[16]_i_2__2_n_0\
    );
\r_Counter[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[15]\,
      O => \r_Counter[16]_i_3__2_n_0\
    );
\r_Counter[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[16]_i_4__2_n_0\
    );
\r_Counter[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[13]\,
      O => \r_Counter[16]_i_5__2_n_0\
    );
\r_Counter[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[20]\,
      O => \r_Counter[20]_i_2__2_n_0\
    );
\r_Counter[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[19]\,
      O => \r_Counter[20]_i_3__2_n_0\
    );
\r_Counter[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      O => \r_Counter[20]_i_4__2_n_0\
    );
\r_Counter[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[17]\,
      O => \r_Counter[20]_i_5__2_n_0\
    );
\r_Counter[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[24]\,
      O => \r_Counter[24]_i_2__2_n_0\
    );
\r_Counter[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[23]\,
      O => \r_Counter[24]_i_3__2_n_0\
    );
\r_Counter[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[24]_i_4__2_n_0\
    );
\r_Counter[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      O => \r_Counter[24]_i_5__2_n_0\
    );
\r_Counter[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[28]\,
      O => \r_Counter[28]_i_2__2_n_0\
    );
\r_Counter[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[27]\,
      O => \r_Counter[28]_i_3__2_n_0\
    );
\r_Counter[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      O => \r_Counter[28]_i_4__2_n_0\
    );
\r_Counter[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[25]\,
      O => \r_Counter[28]_i_5__2_n_0\
    );
\r_Counter[31]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[12]\,
      I1 => \r_Counter_reg_n_0_[13]\,
      I2 => \r_Counter_reg_n_0_[15]\,
      I3 => \r_Counter_reg_n_0_[14]\,
      O => \r_Counter[31]_i_10__2_n_0\
    );
\r_Counter[31]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      I1 => \r_Counter_reg_n_0_[4]\,
      I2 => \r_Counter_reg_n_0_[7]\,
      I3 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[31]_i_11__2_n_0\
    );
\r_Counter[31]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      I1 => \r_Counter_reg_n_0_[28]\,
      I2 => \r_Counter_reg_n_0_[31]\,
      I3 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_12__2_n_0\
    );
\r_Counter[31]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[21]\,
      I1 => \r_Counter_reg_n_0_[20]\,
      I2 => \r_Counter_reg_n_0_[23]\,
      I3 => \r_Counter_reg_n_0_[22]\,
      O => \r_Counter[31]_i_13__2_n_0\
    );
\r_Counter[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \r_Counter[31]_i_3__2_n_0\,
      I1 => \r_Counter[31]_i_4__2_n_0\,
      I2 => \r_Counter[31]_i_5__2_n_0\,
      I3 => \r_Counter[31]_i_6__2_n_0\,
      O => r_Clk
    );
\r_Counter[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[10]\,
      I1 => \r_Counter_reg_n_0_[11]\,
      I2 => \r_Counter_reg_n_0_[8]\,
      I3 => \r_Counter_reg_n_0_[9]\,
      I4 => \r_Counter[31]_i_10__2_n_0\,
      O => \r_Counter[31]_i_3__2_n_0\
    );
\r_Counter[31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      I1 => \r_Counter_reg_n_0_[2]\,
      I2 => \r_Counter_reg_n_0_[0]\,
      I3 => \r_Counter_reg_n_0_[1]\,
      I4 => \r_Counter[31]_i_11__2_n_0\,
      O => \r_Counter[31]_i_4__2_n_0\
    );
\r_Counter[31]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[26]\,
      I1 => \r_Counter_reg_n_0_[27]\,
      I2 => \r_Counter_reg_n_0_[24]\,
      I3 => \r_Counter_reg_n_0_[25]\,
      I4 => \r_Counter[31]_i_12__2_n_0\,
      O => \r_Counter[31]_i_5__2_n_0\
    );
\r_Counter[31]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[18]\,
      I1 => \r_Counter_reg_n_0_[19]\,
      I2 => \r_Counter_reg_n_0_[16]\,
      I3 => \r_Counter_reg_n_0_[17]\,
      I4 => \r_Counter[31]_i_13__2_n_0\,
      O => \r_Counter[31]_i_6__2_n_0\
    );
\r_Counter[31]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[31]\,
      O => \r_Counter[31]_i_7__2_n_0\
    );
\r_Counter[31]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[30]\,
      O => \r_Counter[31]_i_8__2_n_0\
    );
\r_Counter[31]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[29]\,
      O => \r_Counter[31]_i_9__2_n_0\
    );
\r_Counter[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[4]\,
      O => \r_Counter[4]_i_2__2_n_0\
    );
\r_Counter[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[3]\,
      O => \r_Counter[4]_i_3__2_n_0\
    );
\r_Counter[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[2]\,
      O => \r_Counter[4]_i_4__2_n_0\
    );
\r_Counter[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[1]\,
      O => \r_Counter[4]_i_5__2_n_0\
    );
\r_Counter[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[8]\,
      O => \r_Counter[8]_i_2__2_n_0\
    );
\r_Counter[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[7]\,
      O => \r_Counter[8]_i_3__2_n_0\
    );
\r_Counter[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[6]\,
      O => \r_Counter[8]_i_4__2_n_0\
    );
\r_Counter[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Counter_reg_n_0_[5]\,
      O => \r_Counter[8]_i_5__2_n_0\
    );
\r_Counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Counter(0),
      Q => \r_Counter_reg_n_0_[0]\,
      R => '0'
    );
\r_Counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[10]\,
      R => r_Clk
    );
\r_Counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[11]\,
      R => r_Clk
    );
\r_Counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[12]\,
      R => r_Clk
    );
\r_Counter_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[8]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[12]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[12]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[12]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[12]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[12]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[12]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[12]_i_1__2_n_7\,
      S(3) => \r_Counter[12]_i_2__2_n_0\,
      S(2) => \r_Counter[12]_i_3__2_n_0\,
      S(1) => \r_Counter[12]_i_4__2_n_0\,
      S(0) => \r_Counter[12]_i_5__2_n_0\
    );
\r_Counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[13]\,
      R => r_Clk
    );
\r_Counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[14]\,
      R => r_Clk
    );
\r_Counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[15]\,
      R => r_Clk
    );
\r_Counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[16]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[16]\,
      R => r_Clk
    );
\r_Counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[12]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[16]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[16]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[16]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[16]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[16]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[16]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[16]_i_1__2_n_7\,
      S(3) => \r_Counter[16]_i_2__2_n_0\,
      S(2) => \r_Counter[16]_i_3__2_n_0\,
      S(1) => \r_Counter[16]_i_4__2_n_0\,
      S(0) => \r_Counter[16]_i_5__2_n_0\
    );
\r_Counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[17]\,
      R => r_Clk
    );
\r_Counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[18]\,
      R => r_Clk
    );
\r_Counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[19]\,
      R => r_Clk
    );
\r_Counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[1]\,
      R => r_Clk
    );
\r_Counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[20]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[20]\,
      R => r_Clk
    );
\r_Counter_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[16]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[20]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[20]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[20]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[20]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[20]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[20]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[20]_i_1__2_n_7\,
      S(3) => \r_Counter[20]_i_2__2_n_0\,
      S(2) => \r_Counter[20]_i_3__2_n_0\,
      S(1) => \r_Counter[20]_i_4__2_n_0\,
      S(0) => \r_Counter[20]_i_5__2_n_0\
    );
\r_Counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[21]\,
      R => r_Clk
    );
\r_Counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[22]\,
      R => r_Clk
    );
\r_Counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[23]\,
      R => r_Clk
    );
\r_Counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[24]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[24]\,
      R => r_Clk
    );
\r_Counter_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[20]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[24]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[24]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[24]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[24]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[24]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[24]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[24]_i_1__2_n_7\,
      S(3) => \r_Counter[24]_i_2__2_n_0\,
      S(2) => \r_Counter[24]_i_3__2_n_0\,
      S(1) => \r_Counter[24]_i_4__2_n_0\,
      S(0) => \r_Counter[24]_i_5__2_n_0\
    );
\r_Counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[25]\,
      R => r_Clk
    );
\r_Counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[26]\,
      R => r_Clk
    );
\r_Counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[27]\,
      R => r_Clk
    );
\r_Counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[28]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[28]\,
      R => r_Clk
    );
\r_Counter_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[24]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[28]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[28]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[28]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[28]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[28]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[28]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[28]_i_1__2_n_7\,
      S(3) => \r_Counter[28]_i_2__2_n_0\,
      S(2) => \r_Counter[28]_i_3__2_n_0\,
      S(1) => \r_Counter[28]_i_4__2_n_0\,
      S(0) => \r_Counter[28]_i_5__2_n_0\
    );
\r_Counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__2_n_7\,
      Q => \r_Counter_reg_n_0_[29]\,
      R => r_Clk
    );
\r_Counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[2]\,
      R => r_Clk
    );
\r_Counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__2_n_6\,
      Q => \r_Counter_reg_n_0_[30]\,
      R => r_Clk
    );
\r_Counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[31]_i_2__2_n_5\,
      Q => \r_Counter_reg_n_0_[31]\,
      R => r_Clk
    );
\r_Counter_reg[31]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[28]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_r_Counter_reg[31]_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Counter_reg[31]_i_2__2_n_2\,
      CO(0) => \r_Counter_reg[31]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Counter_reg[31]_i_2__2_O_UNCONNECTED\(3),
      O(2) => \r_Counter_reg[31]_i_2__2_n_5\,
      O(1) => \r_Counter_reg[31]_i_2__2_n_6\,
      O(0) => \r_Counter_reg[31]_i_2__2_n_7\,
      S(3) => '0',
      S(2) => \r_Counter[31]_i_7__2_n_0\,
      S(1) => \r_Counter[31]_i_8__2_n_0\,
      S(0) => \r_Counter[31]_i_9__2_n_0\
    );
\r_Counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[3]\,
      R => r_Clk
    );
\r_Counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[4]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[4]\,
      R => r_Clk
    );
\r_Counter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Counter_reg[4]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[4]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[4]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[4]_i_1__2_n_3\,
      CYINIT => \r_Counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[4]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[4]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[4]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[4]_i_1__2_n_7\,
      S(3) => \r_Counter[4]_i_2__2_n_0\,
      S(2) => \r_Counter[4]_i_3__2_n_0\,
      S(1) => \r_Counter[4]_i_4__2_n_0\,
      S(0) => \r_Counter[4]_i_5__2_n_0\
    );
\r_Counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[5]\,
      R => r_Clk
    );
\r_Counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_6\,
      Q => \r_Counter_reg_n_0_[6]\,
      R => r_Clk
    );
\r_Counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_5\,
      Q => \r_Counter_reg_n_0_[7]\,
      R => r_Clk
    );
\r_Counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[8]_i_1__2_n_4\,
      Q => \r_Counter_reg_n_0_[8]\,
      R => r_Clk
    );
\r_Counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Counter_reg[4]_i_1__2_n_0\,
      CO(3) => \r_Counter_reg[8]_i_1__2_n_0\,
      CO(2) => \r_Counter_reg[8]_i_1__2_n_1\,
      CO(1) => \r_Counter_reg[8]_i_1__2_n_2\,
      CO(0) => \r_Counter_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Counter_reg[8]_i_1__2_n_4\,
      O(2) => \r_Counter_reg[8]_i_1__2_n_5\,
      O(1) => \r_Counter_reg[8]_i_1__2_n_6\,
      O(0) => \r_Counter_reg[8]_i_1__2_n_7\,
      S(3) => \r_Counter[8]_i_2__2_n_0\,
      S(2) => \r_Counter[8]_i_3__2_n_0\,
      S(1) => \r_Counter[8]_i_4__2_n_0\,
      S(0) => \r_Counter[8]_i_5__2_n_0\
    );
\r_Counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Counter_reg[12]_i_1__2_n_7\,
      Q => \r_Counter_reg_n_0_[9]\,
      R => r_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Debounce is
  port (
    w_Hours_Dec : out STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Hours_Dec : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Debounce : entity is "Debounce";
end Alarm_Clock_Alarm_Clock_0_1_Debounce;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Debounce is
  signal \r_Prev_Signals_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Signal_i_1__2_n_0\ : STD_LOGIC;
  signal w_Hours_Dec_Control : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Prev_Signals[0]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_Signal_i_1__2\ : label is "soft_lutpair20";
begin
\r_Prev_Signals[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_Hours_Dec,
      I1 => Q(0),
      O => w_Hours_Dec_Control
    );
\r_Prev_Signals_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => w_Hours_Dec_Control,
      Q => \r_Prev_Signals_reg_n_0_[0]\,
      R => '0'
    );
\r_Prev_Signals_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[0]\,
      Q => \r_Prev_Signals_reg_n_0_[1]\,
      R => '0'
    );
\r_Prev_Signals_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[1]\,
      Q => \r_Prev_Signals_reg_n_0_[2]\,
      R => '0'
    );
\r_Signal_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \r_Prev_Signals_reg_n_0_[0]\,
      I1 => \r_Prev_Signals_reg_n_0_[2]\,
      I2 => \r_Prev_Signals_reg_n_0_[1]\,
      I3 => Q(0),
      I4 => i_Hours_Dec,
      O => \r_Signal_i_1__2_n_0\
    );
r_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Signal_i_1__2_n_0\,
      Q => w_Hours_Dec,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Debounce_1 is
  port (
    w_Hours_Inc : out STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Hours_Inc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Debounce_1 : entity is "Debounce";
end Alarm_Clock_Alarm_Clock_0_1_Debounce_1;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Debounce_1 is
  signal \r_Prev_Signals_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Signal_i_1__1_n_0\ : STD_LOGIC;
  signal w_Hours_Inc_Control : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Prev_Signals[0]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_Signal_i_1__1\ : label is "soft_lutpair21";
begin
\r_Prev_Signals[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_Hours_Inc,
      I1 => Q(0),
      O => w_Hours_Inc_Control
    );
\r_Prev_Signals_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => w_Hours_Inc_Control,
      Q => \r_Prev_Signals_reg_n_0_[0]\,
      R => '0'
    );
\r_Prev_Signals_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[0]\,
      Q => \r_Prev_Signals_reg_n_0_[1]\,
      R => '0'
    );
\r_Prev_Signals_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[1]\,
      Q => \r_Prev_Signals_reg_n_0_[2]\,
      R => '0'
    );
\r_Signal_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \r_Prev_Signals_reg_n_0_[0]\,
      I1 => \r_Prev_Signals_reg_n_0_[2]\,
      I2 => \r_Prev_Signals_reg_n_0_[1]\,
      I3 => Q(0),
      I4 => i_Hours_Inc,
      O => \r_Signal_i_1__1_n_0\
    );
r_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Signal_i_1__1_n_0\,
      Q => w_Hours_Inc,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Debounce_2 is
  port (
    w_Minutes_Dec : out STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Minutes_Dec : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Debounce_2 : entity is "Debounce";
end Alarm_Clock_Alarm_Clock_0_1_Debounce_2;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Debounce_2 is
  signal \r_Prev_Signals_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Prev_Signals_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Signal_i_1__0_n_0\ : STD_LOGIC;
  signal w_Minutes_Dec_Control : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Prev_Signals[0]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_Signal_i_1__0\ : label is "soft_lutpair22";
begin
\r_Prev_Signals[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_Minutes_Dec,
      I1 => Q(0),
      O => w_Minutes_Dec_Control
    );
\r_Prev_Signals_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => w_Minutes_Dec_Control,
      Q => \r_Prev_Signals_reg_n_0_[0]\,
      R => '0'
    );
\r_Prev_Signals_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[0]\,
      Q => \r_Prev_Signals_reg_n_0_[1]\,
      R => '0'
    );
\r_Prev_Signals_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Prev_Signals_reg_n_0_[1]\,
      Q => \r_Prev_Signals_reg_n_0_[2]\,
      R => '0'
    );
\r_Signal_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \r_Prev_Signals_reg_n_0_[0]\,
      I1 => \r_Prev_Signals_reg_n_0_[2]\,
      I2 => \r_Prev_Signals_reg_n_0_[1]\,
      I3 => Q(0),
      I4 => i_Minutes_Dec,
      O => \r_Signal_i_1__0_n_0\
    );
r_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \r_Signal_i_1__0_n_0\,
      Q => w_Minutes_Dec,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Debounce_3 is
  port (
    w_Minutes_Inc : out STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_Minutes_Inc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Debounce_3 : entity is "Debounce";
end Alarm_Clock_Alarm_Clock_0_1_Debounce_3;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Debounce_3 is
  signal r_Prev_Signals : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_Signal_i_1_n_0 : STD_LOGIC;
  signal w_Minutes_Inc_Control : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Prev_Signals[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of r_Signal_i_1 : label is "soft_lutpair23";
begin
\r_Prev_Signals[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_Minutes_Inc,
      I1 => Q(0),
      O => w_Minutes_Inc_Control
    );
\r_Prev_Signals_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => w_Minutes_Inc_Control,
      Q => r_Prev_Signals(0),
      R => '0'
    );
\r_Prev_Signals_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => r_Prev_Signals(0),
      Q => r_Prev_Signals(1),
      R => '0'
    );
\r_Prev_Signals_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => r_Prev_Signals(1),
      Q => r_Prev_Signals(2),
      R => '0'
    );
r_Signal_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => r_Prev_Signals(0),
      I1 => r_Prev_Signals(2),
      I2 => r_Prev_Signals(1),
      I3 => Q(0),
      I4 => i_Minutes_Inc,
      O => r_Signal_i_1_n_0
    );
r_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => r_Signal_i_1_n_0,
      Q => w_Minutes_Inc,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Master_Controller is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_27\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_29\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_30\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_32\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time_Minutes_Dec : out STD_LOGIC;
    w_Time_Hours_Dec : out STD_LOGIC;
    w_Time_Hours_Inc : out STD_LOGIC;
    w_Time_Minutes_Inc : out STD_LOGIC;
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_0\ : out STD_LOGIC;
    \r_Count_reg[15]\ : out STD_LOGIC;
    \r_Count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Time_State : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC;
    w_Alarm_Minutes_Dec : out STD_LOGIC;
    w_Alarm_Hours_Dec : out STD_LOGIC;
    w_Alarm_Hours_Inc : out STD_LOGIC;
    w_Alarm_Minutes_Inc : out STD_LOGIC;
    \r_Count_reg[7]\ : out STD_LOGIC;
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_2\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC;
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_On_reg : out STD_LOGIC;
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_Display_Sel : out STD_LOGIC;
    \r_Count_reg[11]_0\ : out STD_LOGIC;
    \r_Count_reg[23]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_2\ : out STD_LOGIC;
    \r_Count_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_4\ : out STD_LOGIC;
    \r_Count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC;
    \r_Count_reg[23]_4\ : out STD_LOGIC;
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC;
    \r_Count_reg[19]_1\ : out STD_LOGIC;
    \r_Count_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \r_Count_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_1\ : out STD_LOGIC;
    \r_Count_reg[15]_4\ : out STD_LOGIC;
    \r_Count_reg[15]_5\ : out STD_LOGIC;
    \r_Count_reg[23]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_7\ : out STD_LOGIC;
    \r_Count_reg[23]_6\ : out STD_LOGIC;
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_7\ : out STD_LOGIC;
    \r_Count_reg[15]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[19]_4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_Count_reg[23]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_Clk_5MHz : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time_Stamp : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \r_Count_reg[10]\ : in STD_LOGIC;
    \r_Count_reg[21]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    w_Clk_100Hz : in STD_LOGIC;
    r_Prev_Signal : in STD_LOGIC;
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \r_Count_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[21]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_Alarm_Enable : in STD_LOGIC;
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_Alarm_On : in STD_LOGIC;
    i_Change_Time : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    r_Prev_Signal_0 : in STD_LOGIC;
    w_Minutes_Inc : in STD_LOGIC;
    r_Prev_Signal_1 : in STD_LOGIC;
    w_Minutes_Dec : in STD_LOGIC;
    r_Prev_Signal_2 : in STD_LOGIC;
    w_Hours_Inc : in STD_LOGIC;
    r_Prev_Signal_3 : in STD_LOGIC;
    w_Hours_Dec : in STD_LOGIC;
    \r_Count_reg[12]\ : in STD_LOGIC;
    \r_Count_reg[22]_0\ : in STD_LOGIC;
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[21]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[14]_0\ : in STD_LOGIC;
    \r_Count_reg[14]_1\ : in STD_LOGIC;
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC;
    \r_Count_reg[21]_3\ : in STD_LOGIC;
    \r_Count_reg[7]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[21]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[14]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[14]_3\ : in STD_LOGIC;
    \r_Count_reg[14]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Master_Controller : entity is "Master_Controller";
end Alarm_Clock_Alarm_Clock_0_1_Master_Controller;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Master_Controller is
  signal \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \U_Time/U_Time_Counter/p_3_in\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \U_Time/U_Time_Counter/r_Count2\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal r_Alarm_Next_State1 : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_221_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_221_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_221_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_221_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_224_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_225_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_226_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_239_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_239_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_239_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_239_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_242_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_243_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_244_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_369_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_369_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_369_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_369_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_370_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_371_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_372_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_373_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_394_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_394_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_394_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_394_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_395_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_396_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_397_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_398_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_527_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_527_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_527_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_527_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_528_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_529_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_530_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_531_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_545_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_545_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_545_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_545_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_546_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_547_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_548_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_549_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_654_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_655_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_656_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_657_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_665_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_666_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_667_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_668_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_84_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_84_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_87_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_87_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1081_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1082_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1083_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1084_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1113_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1114_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1115_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1116_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_144_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_144_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_144_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_144_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_147_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_148_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_149_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_150_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_174_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_174_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_174_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_174_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_177_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_178_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_179_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_180_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_22_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_239_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_239_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_239_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_239_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_241_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_242_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_243_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_244_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_24_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_24_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_24_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_27_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_29_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_29_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_29_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_304_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_304_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_304_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_304_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_306_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_307_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_308_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_309_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_393_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_393_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_393_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_393_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_395_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_396_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_397_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_398_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_448_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_448_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_448_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_448_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_450_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_451_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_452_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_453_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_534_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_534_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_534_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_534_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_536_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_537_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_538_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_539_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_59_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_59_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_59_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_59_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_600_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_600_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_600_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_600_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_602_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_603_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_604_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_605_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_60_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_61_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_69_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_70_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_71_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_72_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_754_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_754_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_754_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_754_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_756_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_757_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_758_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_759_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_818_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_818_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_818_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_818_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_820_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_821_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_822_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_823_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_82_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_82_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_82_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_82_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_83_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_84_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_928_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_928_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_928_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_928_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_929_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_92_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_930_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_931_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_932_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_93_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_94_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_95_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_989_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_989_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_989_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_989_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_990_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_991_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_992_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_993_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_n_3\ : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_n_3 : STD_LOGIC;
  signal r_Alarm_State_i_1_n_0 : STD_LOGIC;
  signal \^r_alarm_state_reg_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_13\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_alarm_state_reg_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_alarm_state_reg_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_12\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_17\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_Count[11]_i_10_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_12_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_18__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_19__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_20_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_22__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_23__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Count[11]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_10_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_21__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_22__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_23__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_24__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_25__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_15__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_17__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_18__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_19__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_20__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_102__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_43_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_44__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_44_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_45__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_45_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_46__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_46_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_47__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_47_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_48__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_48_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_49__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_49_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_50__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_50_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_51_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_52_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_53__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_53_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_54__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_54_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_55_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_56__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_56_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_57__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_58__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_59__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_59_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_60__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_60_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_61__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_61_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_62__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_62_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_63__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_63_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_64__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_64_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_65__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_65_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_66__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_66_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_67_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_68__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_68_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_69_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_70_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_71__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_72__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_72_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_73__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_73_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_74_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_75__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_76_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_77__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_77_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_78_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_79__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_79_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_80__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_80_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_81__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_81_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_82__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_82_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_83__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_83_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_84__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_84_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_85_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_86__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_86_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_87_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_88__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_88_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_89__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_89_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_90__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_90_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_91__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_91_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_92__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_92_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_93_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_94__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_95__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_95_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_96_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_97_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_98_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_8_n_0\ : STD_LOGIC;
  signal \^r_count_reg[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[11]_0\ : STD_LOGIC;
  signal \^r_count_reg[11]_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_14_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \^r_count_reg[15]\ : STD_LOGIC;
  signal \^r_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[15]_1\ : STD_LOGIC;
  signal \^r_count_reg[15]_4\ : STD_LOGIC;
  signal \^r_count_reg[15]_5\ : STD_LOGIC;
  signal \^r_count_reg[15]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[15]_7\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \^r_count_reg[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Count_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \^r_count_reg[23]_0\ : STD_LOGIC;
  signal \^r_count_reg[23]_2\ : STD_LOGIC;
  signal \^r_count_reg[23]_4\ : STD_LOGIC;
  signal \^r_count_reg[23]_6\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_10__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_25_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_25_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_25_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_26_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_26_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_26_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_26_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_28_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_29_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_42_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_43_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_51_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_52_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_67_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_67_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_67_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_67_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_69_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_69_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_69_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_69_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_76_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_78_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_78_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_78_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_78_n_3\ : STD_LOGIC;
  signal \^r_count_reg[7]\ : STD_LOGIC;
  signal \^r_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[7]_2\ : STD_LOGIC;
  signal \^r_count_reg[7]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_count_reg[7]_4\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^r_time_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_Time_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Time_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \^w_alarm_hours_dec\ : STD_LOGIC;
  signal \^w_alarm_hours_inc\ : STD_LOGIC;
  signal \^w_alarm_minutes_dec\ : STD_LOGIC;
  signal \^w_alarm_minutes_inc\ : STD_LOGIC;
  signal \^w_time_hours_dec\ : STD_LOGIC;
  signal \^w_time_hours_inc\ : STD_LOGIC;
  signal \^w_time_minutes_dec\ : STD_LOGIC;
  signal \^w_time_minutes_inc\ : STD_LOGIC;
  signal w_Turn_Alarm_On : STD_LOGIC;
  signal NLW_r_Alarm_Next_State1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_87_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[23]_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Count_reg[23]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_100\ : label is "lutpair118";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_101\ : label is "lutpair117";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_102\ : label is "lutpair116";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_103\ : label is "lutpair115";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_104\ : label is "lutpair275";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_105\ : label is "lutpair274";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_106\ : label is "lutpair273";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_107\ : label is "lutpair272";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_108\ : label is "lutpair276";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_109\ : label is "lutpair275";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_110\ : label is "lutpair274";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_111\ : label is "lutpair273";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_131\ : label is "lutpair109";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_132\ : label is "lutpair108";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_135\ : label is "lutpair110";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_136\ : label is "lutpair109";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_161\ : label is "lutpair267";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_162\ : label is "lutpair266";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_165\ : label is "lutpair268";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_166\ : label is "lutpair267";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_203\ : label is "lutpair105";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_208\ : label is "lutpair105";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_223\ : label is "lutpair91";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_268\ : label is "lutpair263";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_273\ : label is "lutpair263";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_288\ : label is "lutpair249";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_377\ : label is "lutpair90";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_432\ : label is "lutpair248";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_51\ : label is "lutpair113";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_513\ : label is "lutpair89";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_514\ : label is "lutpair88";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_515\ : label is "lutpair87";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_516\ : label is "lutpair86";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_517\ : label is "lutpair90";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_518\ : label is "lutpair89";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_519\ : label is "lutpair88";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_52\ : label is "lutpair112";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_520\ : label is "lutpair87";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_53\ : label is "lutpair111";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_54\ : label is "lutpair110";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_55\ : label is "lutpair114";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_56\ : label is "lutpair113";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_57\ : label is "lutpair112";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_579\ : label is "lutpair247";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_58\ : label is "lutpair111";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_580\ : label is "lutpair246";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_581\ : label is "lutpair245";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_582\ : label is "lutpair244";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_583\ : label is "lutpair248";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_584\ : label is "lutpair247";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_585\ : label is "lutpair246";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_586\ : label is "lutpair245";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_725\ : label is "lutpair85";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_726\ : label is "lutpair84";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_729\ : label is "lutpair86";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_730\ : label is "lutpair85";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_74\ : label is "lutpair271";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_75\ : label is "lutpair270";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_76\ : label is "lutpair269";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_77\ : label is "lutpair268";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_78\ : label is "lutpair272";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_789\ : label is "lutpair243";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_79\ : label is "lutpair271";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_790\ : label is "lutpair242";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_793\ : label is "lutpair244";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_794\ : label is "lutpair243";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_80\ : label is "lutpair270";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_81\ : label is "lutpair269";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_907\ : label is "lutpair81";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_912\ : label is "lutpair81";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_96\ : label is "lutpair117";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_968\ : label is "lutpair239";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_97\ : label is "lutpair116";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_973\ : label is "lutpair239";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_98\ : label is "lutpair115";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_99\ : label is "lutpair114";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of r_Alarm_On_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of r_Alarm_State_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_Count[11]_i_10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_Count[11]_i_11__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \r_Count[11]_i_12\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_Count[11]_i_12__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_Count[11]_i_13\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \r_Count[11]_i_15__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \r_Count[11]_i_16\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_Count[15]_i_10\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \r_Count[15]_i_10__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \r_Count[15]_i_11\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \r_Count[15]_i_11__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_Count[15]_i_12__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_Count[15]_i_13\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_Count[15]_i_14\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_Count[15]_i_14__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \r_Count[15]_i_15\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_Count[15]_i_17\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \r_Count[15]_i_18\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_Count[15]_i_19\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \r_Count[15]_i_20__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \r_Count[15]_i_21__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \r_Count[15]_i_22\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \r_Count[15]_i_22__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_Count[15]_i_23\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_Count[15]_i_23__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \r_Count[15]_i_24\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_Count[15]_i_24__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_Count[15]_i_25__0\ : label is "soft_lutpair39";
  attribute HLUTNM of \r_Count[15]_i_31\ : label is "lutpair0";
  attribute HLUTNM of \r_Count[15]_i_40\ : label is "lutpair158";
  attribute SOFT_HLUTNM of \r_Count[19]_i_13__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_Count[19]_i_14__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_Count[19]_i_15\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_Count[19]_i_15__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_Count[19]_i_16\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_Count[19]_i_17\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \r_Count[19]_i_19__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_Count[19]_i_20\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_Count[19]_i_20__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_Count[23]_i_17__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_Count[23]_i_94__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_Count[23]_i_95\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \r_Count[23]_i_96\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \r_Count[23]_i_98\ : label is "soft_lutpair42";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  r_Alarm_State_reg_10(3 downto 0) <= \^r_alarm_state_reg_10\(3 downto 0);
  r_Alarm_State_reg_13(1 downto 0) <= \^r_alarm_state_reg_13\(1 downto 0);
  r_Alarm_State_reg_15(3 downto 0) <= \^r_alarm_state_reg_15\(3 downto 0);
  r_Alarm_State_reg_17(3 downto 0) <= \^r_alarm_state_reg_17\(3 downto 0);
  r_Alarm_State_reg_5(1 downto 0) <= \^r_alarm_state_reg_5\(1 downto 0);
  r_Alarm_State_reg_8(1 downto 0) <= \^r_alarm_state_reg_8\(1 downto 0);
  \r_BCD_Num_Sel_reg[1]_12\(1 downto 0) <= \^r_bcd_num_sel_reg[1]_12\(1 downto 0);
  \r_BCD_Num_Sel_reg[1]_14\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_14\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_17\(1 downto 0) <= \^r_bcd_num_sel_reg[1]_17\(1 downto 0);
  \r_BCD_Num_Sel_reg[1]_19\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_19\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_9\(1 downto 0) <= \^r_bcd_num_sel_reg[1]_9\(1 downto 0);
  \r_BCD_Num_Sel_reg[3]\(3 downto 0) <= \^r_bcd_num_sel_reg[3]\(3 downto 0);
  \r_Count_reg[11]\(0) <= \^r_count_reg[11]\(0);
  \r_Count_reg[11]_0\ <= \^r_count_reg[11]_0\;
  \r_Count_reg[11]_1\ <= \^r_count_reg[11]_1\;
  \r_Count_reg[15]\ <= \^r_count_reg[15]\;
  \r_Count_reg[15]_0\(0) <= \^r_count_reg[15]_0\(0);
  \r_Count_reg[15]_1\ <= \^r_count_reg[15]_1\;
  \r_Count_reg[15]_4\ <= \^r_count_reg[15]_4\;
  \r_Count_reg[15]_5\ <= \^r_count_reg[15]_5\;
  \r_Count_reg[15]_6\(0) <= \^r_count_reg[15]_6\(0);
  \r_Count_reg[15]_7\ <= \^r_count_reg[15]_7\;
  \r_Count_reg[19]\(0) <= \^r_count_reg[19]\(0);
  \r_Count_reg[23]_0\ <= \^r_count_reg[23]_0\;
  \r_Count_reg[23]_2\ <= \^r_count_reg[23]_2\;
  \r_Count_reg[23]_4\ <= \^r_count_reg[23]_4\;
  \r_Count_reg[23]_6\ <= \^r_count_reg[23]_6\;
  \r_Count_reg[7]\ <= \^r_count_reg[7]\;
  \r_Count_reg[7]_0\(0) <= \^r_count_reg[7]_0\(0);
  \r_Count_reg[7]_2\ <= \^r_count_reg[7]_2\;
  \r_Count_reg[7]_3\(0) <= \^r_count_reg[7]_3\(0);
  \r_Count_reg[7]_4\ <= \^r_count_reg[7]_4\;
  r_Time_State(1 downto 0) <= \^r_time_state\(1 downto 0);
  w_Alarm_Hours_Dec <= \^w_alarm_hours_dec\;
  w_Alarm_Hours_Inc <= \^w_alarm_hours_inc\;
  w_Alarm_Minutes_Dec <= \^w_alarm_minutes_dec\;
  w_Alarm_Minutes_Inc <= \^w_alarm_minutes_inc\;
  w_Time_Hours_Dec <= \^w_time_hours_dec\;
  w_Time_Hours_Inc <= \^w_time_hours_inc\;
  w_Time_Minutes_Dec <= \^w_time_minutes_dec\;
  w_Time_Minutes_Inc <= \^w_time_minutes_inc\;
o_PM_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005400000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(1),
      I2 => i_Change_Alarm,
      I3 => Q(0),
      I4 => i_Change_Time,
      I5 => \^r_time_state\(1),
      O => w_Display_Sel
    );
o_PM_INST_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_78\(2),
      I1 => \r_Count_reg[23]_79\(0),
      I2 => \r_Count_reg[23]_78\(0),
      I3 => \r_Count_reg[23]_80\(0),
      I4 => \r_Count_reg[23]_78\(1),
      I5 => \r_Count_reg[23]_78\(3),
      O => \r_BCD_Num_Sel_reg[0]\
    );
o_PM_INST_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_75\(2),
      I1 => \r_Count_reg[23]_76\(0),
      I2 => \r_Count_reg[23]_75\(0),
      I3 => \r_Count_reg[23]_77\(0),
      I4 => \r_Count_reg[23]_75\(1),
      I5 => \r_Count_reg[23]_75\(3),
      O => r_Alarm_State_reg_28
    );
r_Alarm_Next_State1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_n_0,
      CO(2) => r_Alarm_Next_State1_carry_n_1,
      CO(1) => r_Alarm_Next_State1_carry_n_2,
      CO(0) => r_Alarm_Next_State1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\r_Alarm_Next_State1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_9\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__0_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_369_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_221_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_221_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_221_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_221_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_49\(2 downto 0),
      DI(0) => \r_Count_reg[23]_47\(3),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_31\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_370_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_371_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_372_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_373_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_224\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_48\(1),
      O => \r_Alarm_Next_State1_carry__0_i_224_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_225\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_48\(0),
      O => \r_Alarm_Next_State1_carry__0_i_225_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_49\(3),
      O => \r_Alarm_Next_State1_carry__0_i_226_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_394_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_239_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_239_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_239_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_239_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_17\(2 downto 0),
      DI(0) => \r_Count_reg[23]_15\(3),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_1\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_395_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_396_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_397_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_398_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_242\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      O => \r_Alarm_Next_State1_carry__0_i_242_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_243\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      O => \r_Alarm_Next_State1_carry__0_i_243_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_244\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      O => \r_Alarm_Next_State1_carry__0_i_244_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_369\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_527_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_369_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_369_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_369_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_369_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_47\(2 downto 0),
      DI(0) => \r_Count_reg[23]_74\(0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_30\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_528_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_529_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_530_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_531_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_370\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_49\(2),
      I1 => \r_Count_reg[23]_82\(0),
      O => \r_Alarm_Next_State1_carry__0_i_370_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_371\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_49\(1),
      I1 => \r_Count_reg[23]_48\(1),
      O => \r_Alarm_Next_State1_carry__0_i_371_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_49\(0),
      I1 => \r_Count_reg[23]_48\(0),
      O => \r_Alarm_Next_State1_carry__0_i_372_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_373\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(3),
      I1 => \r_Count_reg[23]_49\(3),
      O => \r_Alarm_Next_State1_carry__0_i_373_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_394\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_545_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_394_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_394_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_394_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_394_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_15\(2 downto 0),
      DI(0) => \r_Count_reg[23]_41\(0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_0\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_546_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_547_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_548_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_549_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_395\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => \r_Count_reg[23]_81\(0),
      O => \r_Alarm_Next_State1_carry__0_i_395_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_396\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => \r_Count_reg[23]_16\(1),
      O => \r_Alarm_Next_State1_carry__0_i_396_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_397\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => \r_Count_reg[23]_16\(0),
      O => \r_Alarm_Next_State1_carry__0_i_397_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_398\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => \r_Count_reg[23]_17\(3),
      O => \r_Alarm_Next_State1_carry__0_i_398_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_527\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_527_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_527_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_527_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_527_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_29\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_654_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_655_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_656_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_657_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_528\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(2),
      I1 => \r_Count_reg[23]_49\(2),
      O => \r_Alarm_Next_State1_carry__0_i_528_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_529\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(1),
      I1 => \r_Count_reg[23]_49\(1),
      O => \r_Alarm_Next_State1_carry__0_i_529_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_530\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(0),
      I1 => \r_Count_reg[23]_49\(0),
      O => \r_Alarm_Next_State1_carry__0_i_530_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_531\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_74\(0),
      I1 => \r_Count_reg[23]_47\(3),
      O => \r_Alarm_Next_State1_carry__0_i_531_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_545\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_545_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_545_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_545_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_545_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_665_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_666_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_667_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_668_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_546\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => \r_Count_reg[23]_17\(2),
      O => \r_Alarm_Next_State1_carry__0_i_546_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_547\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => \r_Count_reg[23]_17\(1),
      O => \r_Alarm_Next_State1_carry__0_i_547_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_548\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => \r_Count_reg[23]_17\(0),
      O => \r_Alarm_Next_State1_carry__0_i_548_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_549\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_41\(0),
      I1 => \r_Count_reg[23]_15\(3),
      O => \r_Alarm_Next_State1_carry__0_i_549_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_654\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(2),
      O => \r_Alarm_Next_State1_carry__0_i_654_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_655\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(1),
      O => \r_Alarm_Next_State1_carry__0_i_655_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_656\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_47\(0),
      O => \r_Alarm_Next_State1_carry__0_i_656_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_657\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_74\(0),
      O => \r_Alarm_Next_State1_carry__0_i_657_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_665\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      O => \r_Alarm_Next_State1_carry__0_i_665_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_666\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      O => \r_Alarm_Next_State1_carry__0_i_666_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_667\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      O => \r_Alarm_Next_State1_carry__0_i_667_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_668\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_41\(0),
      O => \r_Alarm_Next_State1_carry__0_i_668_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_221_n_0\,
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_84_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_84_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_48\(0),
      DI(0) => \r_Count_reg[23]_49\(3),
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_84_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[1]_32\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_224_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_225_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_226_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_239_n_0\,
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_87_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_87_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_16\(0),
      DI(0) => \r_Count_reg[23]_17\(3),
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_87_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[1]_2\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_242_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_243_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_244_n_0\
    );
\r_Alarm_Next_State1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_Next_State1,
      CO(1) => \r_Alarm_Next_State1_carry__1_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \r_Count_reg[23]_10\(2 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(3),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_40\(0),
      I3 => \^r_alarm_state_reg_17\(3),
      O => r_Alarm_State_reg_18(3)
    );
\r_Alarm_Next_State1_carry__1_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(2),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_40\(0),
      I3 => \^r_alarm_state_reg_17\(2),
      O => r_Alarm_State_reg_18(2)
    );
\r_Alarm_Next_State1_carry__1_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(1),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_40\(0),
      I3 => \^r_alarm_state_reg_17\(1),
      O => r_Alarm_State_reg_18(1)
    );
\r_Alarm_Next_State1_carry__1_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(0),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_40\(0),
      I3 => \^r_alarm_state_reg_17\(0),
      O => r_Alarm_State_reg_18(0)
    );
\r_Alarm_Next_State1_carry__1_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_72\(2),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_73\(0),
      O => \^r_bcd_num_sel_reg[3]\(3)
    );
\r_Alarm_Next_State1_carry__1_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_72\(1),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_73\(0),
      O => \^r_bcd_num_sel_reg[3]\(2)
    );
\r_Alarm_Next_State1_carry__1_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_72\(0),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_73\(0),
      O => \^r_bcd_num_sel_reg[3]\(1)
    );
\r_Alarm_Next_State1_carry__1_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(3),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(3),
      O => \^r_bcd_num_sel_reg[3]\(0)
    );
\r_Alarm_Next_State1_carry__1_i_1074\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(1),
      I1 => \r_Count_reg[23]_12\(1),
      O => r_Alarm_State_reg_0(1)
    );
\r_Alarm_Next_State1_carry__1_i_1075\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      I1 => \r_Count_reg[23]_12\(0),
      O => r_Alarm_State_reg_0(0)
    );
\r_Alarm_Next_State1_carry__1_i_1077\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      I1 => \r_Count_reg[23]_11\(1),
      I2 => \r_Count_reg[23]_12\(2),
      I3 => \r_Count_reg[23]_11\(2),
      O => r_Alarm_State_reg_3(1)
    );
\r_Alarm_Next_State1_carry__1_i_1078\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => \r_Count_reg[23]_11\(0),
      I2 => \r_Count_reg[23]_12\(1),
      I3 => \r_Count_reg[23]_11\(1),
      O => r_Alarm_State_reg_3(0)
    );
\r_Alarm_Next_State1_carry__1_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_72\(3),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_73\(0),
      I3 => \^r_bcd_num_sel_reg[3]\(3),
      O => \r_BCD_Num_Sel_reg[3]_0\(3)
    );
\r_Alarm_Next_State1_carry__1_i_1081\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(1),
      I1 => O(2),
      O => \r_Alarm_Next_State1_carry__1_i_1081_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1082\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(0),
      I1 => O(1),
      O => \r_Alarm_Next_State1_carry__1_i_1082_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1083\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(2),
      I1 => O(0),
      O => \r_Alarm_Next_State1_carry__1_i_1083_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1084\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(1),
      O => \r_Alarm_Next_State1_carry__1_i_1084_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_72\(2),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_73\(0),
      I3 => \^r_bcd_num_sel_reg[3]\(2),
      O => \r_BCD_Num_Sel_reg[3]_0\(2)
    );
\r_Alarm_Next_State1_carry__1_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_72\(1),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_73\(0),
      I3 => \^r_bcd_num_sel_reg[3]\(1),
      O => \r_BCD_Num_Sel_reg[3]_0\(1)
    );
\r_Alarm_Next_State1_carry__1_i_1106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_43\(1),
      I1 => \r_Count_reg[23]_44\(1),
      O => \r_BCD_Num_Sel_reg[1]_4\(1)
    );
\r_Alarm_Next_State1_carry__1_i_1107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_43\(0),
      I1 => \r_Count_reg[23]_44\(0),
      O => \r_BCD_Num_Sel_reg[1]_4\(0)
    );
\r_Alarm_Next_State1_carry__1_i_1109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_44\(1),
      I1 => \r_Count_reg[23]_43\(1),
      I2 => \r_Count_reg[23]_44\(2),
      I3 => \r_Count_reg[23]_43\(2),
      O => \r_BCD_Num_Sel_reg[1]_7\(1)
    );
\r_Alarm_Next_State1_carry__1_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_72\(0),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_73\(0),
      I3 => \^r_bcd_num_sel_reg[3]\(0),
      O => \r_BCD_Num_Sel_reg[3]_0\(0)
    );
\r_Alarm_Next_State1_carry__1_i_1110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_44\(0),
      I1 => \r_Count_reg[23]_43\(0),
      I2 => \r_Count_reg[23]_44\(1),
      I3 => \r_Count_reg[23]_43\(1),
      O => \r_BCD_Num_Sel_reg[1]_7\(0)
    );
\r_Alarm_Next_State1_carry__1_i_1113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(1),
      I1 => \r_Count_reg[23]_42\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1113_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(0),
      I1 => \r_Count_reg[23]_42\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1114_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(2),
      I1 => \r_Count_reg[23]_42\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1115_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1116_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(1),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_33\(1),
      O => \^r_alarm_state_reg_13\(1)
    );
\r_Alarm_Next_State1_carry__1_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r_Count_reg[23]_33\(0),
      I1 => \r_Count_reg[23]_34\(0),
      I2 => \r_Count_reg[23]_35\(0),
      O => \^r_alarm_state_reg_13\(0)
    );
\r_Alarm_Next_State1_carry__1_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(2),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_33\(2),
      I3 => \^r_alarm_state_reg_13\(1),
      O => r_Alarm_State_reg_14(1)
    );
\r_Alarm_Next_State1_carry__1_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(1),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_33\(1),
      I3 => \^r_alarm_state_reg_13\(0),
      O => r_Alarm_State_reg_14(0)
    );
\r_Alarm_Next_State1_carry__1_i_144\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_239_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_144_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_144_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_144_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_144_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_25\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_24\(3 downto 2),
      O(3 downto 0) => r_Alarm_State_reg_24(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_241_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_242_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_243_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_244_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_26\(1),
      I1 => \r_Count_reg[23]_25\(3),
      O => \r_Alarm_Next_State1_carry__1_i_147_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_26\(0),
      I1 => \r_Count_reg[23]_25\(2),
      O => \r_Alarm_Next_State1_carry__1_i_148_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(3),
      I1 => \r_Count_reg[23]_25\(1),
      O => \r_Alarm_Next_State1_carry__1_i_149_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(2),
      I1 => \r_Count_reg[23]_25\(0),
      O => \r_Alarm_Next_State1_carry__1_i_150_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_68\(1),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_66\(1),
      O => \^r_bcd_num_sel_reg[1]_17\(1)
    );
\r_Alarm_Next_State1_carry__1_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \r_Count_reg[23]_66\(0),
      I1 => \r_Count_reg[23]_67\(0),
      I2 => \r_Count_reg[23]_68\(0),
      O => \^r_bcd_num_sel_reg[1]_17\(0)
    );
\r_Alarm_Next_State1_carry__1_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_68\(2),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_66\(2),
      I3 => \^r_bcd_num_sel_reg[1]_17\(1),
      O => \r_BCD_Num_Sel_reg[1]_18\(1)
    );
\r_Alarm_Next_State1_carry__1_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_68\(1),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_66\(1),
      I3 => \^r_bcd_num_sel_reg[1]_17\(0),
      O => \r_BCD_Num_Sel_reg[1]_18\(0)
    );
\r_Alarm_Next_State1_carry__1_i_174\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_304_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_174_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_174_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_174_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_174_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_58\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_57\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_26\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_306_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_307_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_308_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_309_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(1),
      I1 => \r_Count_reg[23]_58\(3),
      O => \r_Alarm_Next_State1_carry__1_i_177_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(0),
      I1 => \r_Count_reg[23]_58\(2),
      O => \r_Alarm_Next_State1_carry__1_i_178_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_58\(3),
      I1 => \r_Count_reg[23]_58\(1),
      O => \r_Alarm_Next_State1_carry__1_i_179_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_58\(2),
      I1 => \r_Count_reg[23]_58\(0),
      O => \r_Alarm_Next_State1_carry__1_i_180_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_31\(0),
      I1 => \r_Count_reg[23]_32\(0),
      O => r_Alarm_State_reg_1(1)
    );
\r_Alarm_Next_State1_carry__1_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => \r_Count_reg[23]_14\(2),
      O => r_Alarm_State_reg_1(0)
    );
\r_Alarm_Next_State1_carry__1_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \r_Count_reg[23]_31\(0),
      I1 => \r_Count_reg[23]_32\(0),
      I2 => \r_Count_reg[23]_14\(2),
      I3 => \r_Count_reg[23]_13\(2),
      O => r_Alarm_State_reg_12(0)
    );
\r_Alarm_Next_State1_carry__1_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_59_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_22_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_22_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => r_Alarm_State_reg_26(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_Alarm_Next_State1_carry__1_i_60_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_61_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => CO(0),
      I1 => \r_Count_reg[23]_18\(0),
      I2 => \r_Count_reg[23]_19\(0),
      O => \^r_alarm_state_reg_5\(1)
    );
\r_Alarm_Next_State1_carry__1_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_393_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_239_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_239_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_239_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_239_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_24\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_23\(3 downto 2),
      O(3 downto 0) => r_Alarm_State_reg_23(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_395_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_396_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_397_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_398_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_24_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__1_i_24_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_24_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => r_Alarm_State_reg_27(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_69_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_70_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_71_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_72_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(1),
      I1 => \r_Count_reg[23]_24\(3),
      O => \r_Alarm_Next_State1_carry__1_i_241_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(0),
      I1 => \r_Count_reg[23]_24\(2),
      O => \r_Alarm_Next_State1_carry__1_i_242_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(3),
      I1 => \r_Count_reg[23]_24\(1),
      O => \r_Alarm_Next_State1_carry__1_i_243_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(2),
      I1 => \r_Count_reg[23]_24\(0),
      O => \r_Alarm_Next_State1_carry__1_i_244_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_64\(0),
      I1 => \r_Count_reg[23]_65\(0),
      O => \r_BCD_Num_Sel_reg[1]_5\(1)
    );
\r_Alarm_Next_State1_carry__1_i_269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(2),
      I1 => \r_Count_reg[23]_46\(2),
      O => \r_BCD_Num_Sel_reg[1]_5\(0)
    );
\r_Alarm_Next_State1_carry__1_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_82_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_27_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_27_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_Sel_reg[1]_28\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \r_Alarm_Next_State1_carry__1_i_83_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_84_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \r_Count_reg[23]_64\(0),
      I1 => \r_Count_reg[23]_65\(0),
      I2 => \r_Count_reg[23]_46\(2),
      I3 => \r_Count_reg[23]_45\(2),
      O => \r_BCD_Num_Sel_reg[1]_16\(0)
    );
\r_Alarm_Next_State1_carry__1_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \r_Count_reg[23]_50\(0),
      I1 => \r_Count_reg[23]_51\(0),
      I2 => \r_Count_reg[23]_52\(0),
      O => \^r_bcd_num_sel_reg[1]_9\(1)
    );
\r_Alarm_Next_State1_carry__1_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_29_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__1_i_29_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_29_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[3]_1\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_92_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_93_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_94_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_95_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_304\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_448_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_304_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_304_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_304_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_304_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_57\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_56\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_25\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_450_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_451_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_452_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_453_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_306\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_58\(1),
      I1 => \r_Count_reg[23]_57\(3),
      O => \r_Alarm_Next_State1_carry__1_i_306_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_307\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_58\(0),
      I1 => \r_Count_reg[23]_57\(2),
      O => \r_Alarm_Next_State1_carry__1_i_307_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_308\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_57\(3),
      I1 => \r_Count_reg[23]_57\(1),
      O => \r_Alarm_Next_State1_carry__1_i_308_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_309\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_57\(2),
      I1 => \r_Count_reg[23]_57\(0),
      O => \r_Alarm_Next_State1_carry__1_i_309_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_368\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => \r_Count_reg[23]_14\(1),
      O => r_Alarm_State_reg_2(1)
    );
\r_Alarm_Next_State1_carry__1_i_369\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => \r_Count_reg[23]_14\(0),
      O => r_Alarm_State_reg_2(0)
    );
\r_Alarm_Next_State1_carry__1_i_371\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => \r_Count_reg[23]_13\(1),
      I2 => \r_Count_reg[23]_14\(2),
      I3 => \r_Count_reg[23]_13\(2),
      O => r_Alarm_State_reg_6(1)
    );
\r_Alarm_Next_State1_carry__1_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => \r_Count_reg[23]_13\(0),
      I2 => \r_Count_reg[23]_14\(1),
      I3 => \r_Count_reg[23]_13\(1),
      O => r_Alarm_State_reg_6(0)
    );
\r_Alarm_Next_State1_carry__1_i_377\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(3),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      O => \^r_alarm_state_reg_5\(0)
    );
\r_Alarm_Next_State1_carry__1_i_378\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_5\(1),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \r_Count_reg[23]_19\(0),
      O => r_Alarm_State_reg_4(3)
    );
\r_Alarm_Next_State1_carry__1_i_379\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_5\(1),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \r_Count_reg[23]_19\(0),
      O => r_Alarm_State_reg_4(2)
    );
\r_Alarm_Next_State1_carry__1_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_5\(1),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \r_Count_reg[23]_19\(0),
      O => r_Alarm_State_reg_4(1)
    );
\r_Alarm_Next_State1_carry__1_i_381\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_5\(0),
      I1 => CO(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \r_Count_reg[23]_19\(0),
      O => r_Alarm_State_reg_4(0)
    );
\r_Alarm_Next_State1_carry__1_i_393\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_534_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_393_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_393_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_393_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_393_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_23\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_22\(3 downto 2),
      O(3 downto 0) => r_Alarm_State_reg_22(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_536_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_537_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_538_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_539_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_395\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(1),
      I1 => \r_Count_reg[23]_23\(3),
      O => \r_Alarm_Next_State1_carry__1_i_395_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_396\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(0),
      I1 => \r_Count_reg[23]_23\(2),
      O => \r_Alarm_Next_State1_carry__1_i_396_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_397\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(3),
      I1 => \r_Count_reg[23]_23\(1),
      O => \r_Alarm_Next_State1_carry__1_i_397_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_398\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(2),
      I1 => \r_Count_reg[23]_23\(0),
      O => \r_Alarm_Next_State1_carry__1_i_398_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_423\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(1),
      I1 => \r_Count_reg[23]_46\(1),
      O => \r_BCD_Num_Sel_reg[1]_6\(1)
    );
\r_Alarm_Next_State1_carry__1_i_424\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_45\(0),
      I1 => \r_Count_reg[23]_46\(0),
      O => \r_BCD_Num_Sel_reg[1]_6\(0)
    );
\r_Alarm_Next_State1_carry__1_i_426\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_46\(1),
      I1 => \r_Count_reg[23]_45\(1),
      I2 => \r_Count_reg[23]_46\(2),
      I3 => \r_Count_reg[23]_45\(2),
      O => \r_BCD_Num_Sel_reg[1]_10\(1)
    );
\r_Alarm_Next_State1_carry__1_i_427\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \r_Count_reg[23]_46\(0),
      I1 => \r_Count_reg[23]_45\(0),
      I2 => \r_Count_reg[23]_46\(1),
      I3 => \r_Count_reg[23]_45\(1),
      O => \r_BCD_Num_Sel_reg[1]_10\(0)
    );
\r_Alarm_Next_State1_carry__1_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(3),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      O => \^r_bcd_num_sel_reg[1]_9\(0)
    );
\r_Alarm_Next_State1_carry__1_i_433\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_9\(1),
      I1 => \r_Count_reg[23]_50\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \r_Count_reg[23]_52\(0),
      O => \r_BCD_Num_Sel_reg[1]_8\(3)
    );
\r_Alarm_Next_State1_carry__1_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_9\(1),
      I1 => \r_Count_reg[23]_50\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \r_Count_reg[23]_52\(0),
      O => \r_BCD_Num_Sel_reg[1]_8\(2)
    );
\r_Alarm_Next_State1_carry__1_i_435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_9\(1),
      I1 => \r_Count_reg[23]_50\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \r_Count_reg[23]_52\(0),
      O => \r_BCD_Num_Sel_reg[1]_8\(1)
    );
\r_Alarm_Next_State1_carry__1_i_436\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_9\(0),
      I1 => \r_Count_reg[23]_50\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \r_Count_reg[23]_52\(0),
      O => \r_BCD_Num_Sel_reg[1]_8\(0)
    );
\r_Alarm_Next_State1_carry__1_i_448\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_600_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_448_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_448_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_448_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_448_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_56\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_55\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_24\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_602_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_603_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_604_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_605_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_450\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_57\(1),
      I1 => \r_Count_reg[23]_56\(3),
      O => \r_Alarm_Next_State1_carry__1_i_450_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_451\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_57\(0),
      I1 => \r_Count_reg[23]_56\(2),
      O => \r_Alarm_Next_State1_carry__1_i_451_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_452\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_56\(3),
      I1 => \r_Count_reg[23]_56\(1),
      O => \r_Alarm_Next_State1_carry__1_i_452_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_453\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_56\(2),
      I1 => \r_Count_reg[23]_56\(0),
      O => \r_Alarm_Next_State1_carry__1_i_453_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(2),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(2),
      O => \^r_alarm_state_reg_15\(3)
    );
\r_Alarm_Next_State1_carry__1_i_513\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(2),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      O => \^r_alarm_state_reg_10\(3)
    );
\r_Alarm_Next_State1_carry__1_i_514\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(1),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      O => \^r_alarm_state_reg_10\(2)
    );
\r_Alarm_Next_State1_carry__1_i_515\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(0),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      O => \^r_alarm_state_reg_10\(1)
    );
\r_Alarm_Next_State1_carry__1_i_516\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_29\(2),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      O => \^r_alarm_state_reg_10\(0)
    );
\r_Alarm_Next_State1_carry__1_i_517\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(3),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \^r_alarm_state_reg_10\(3),
      O => r_Alarm_State_reg_11(3)
    );
\r_Alarm_Next_State1_carry__1_i_518\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(2),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \^r_alarm_state_reg_10\(2),
      O => r_Alarm_State_reg_11(2)
    );
\r_Alarm_Next_State1_carry__1_i_519\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(1),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \^r_alarm_state_reg_10\(1),
      O => r_Alarm_State_reg_11(1)
    );
\r_Alarm_Next_State1_carry__1_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(1),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(1),
      O => \^r_alarm_state_reg_15\(2)
    );
\r_Alarm_Next_State1_carry__1_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_30\(0),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \^r_alarm_state_reg_10\(0),
      O => r_Alarm_State_reg_11(0)
    );
\r_Alarm_Next_State1_carry__1_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(0),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(0),
      O => \^r_alarm_state_reg_15\(1)
    );
\r_Alarm_Next_State1_carry__1_i_534\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_754_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_534_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_534_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_534_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_534_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_22\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_21\(3 downto 2),
      O(3 downto 0) => r_Alarm_State_reg_21(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_756_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_757_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_758_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_759_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_536\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(1),
      I1 => \r_Count_reg[23]_22\(3),
      O => \r_Alarm_Next_State1_carry__1_i_536_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(0),
      I1 => \r_Count_reg[23]_22\(2),
      O => \r_Alarm_Next_State1_carry__1_i_537_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_538\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(3),
      I1 => \r_Count_reg[23]_22\(1),
      O => \r_Alarm_Next_State1_carry__1_i_538_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_539\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(2),
      I1 => \r_Count_reg[23]_22\(0),
      O => \r_Alarm_Next_State1_carry__1_i_539_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_35\(2),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_33\(2),
      O => \^r_alarm_state_reg_15\(0)
    );
\r_Alarm_Next_State1_carry__1_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(3),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(3),
      I3 => \^r_alarm_state_reg_15\(3),
      O => r_Alarm_State_reg_16(3)
    );
\r_Alarm_Next_State1_carry__1_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(2),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(2),
      I3 => \^r_alarm_state_reg_15\(2),
      O => r_Alarm_State_reg_16(2)
    );
\r_Alarm_Next_State1_carry__1_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(1),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(1),
      I3 => \^r_alarm_state_reg_15\(1),
      O => r_Alarm_State_reg_16(1)
    );
\r_Alarm_Next_State1_carry__1_i_579\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(2),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      O => \^r_bcd_num_sel_reg[1]_14\(3)
    );
\r_Alarm_Next_State1_carry__1_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(0),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(0),
      I3 => \^r_alarm_state_reg_15\(0),
      O => r_Alarm_State_reg_16(0)
    );
\r_Alarm_Next_State1_carry__1_i_580\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(1),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      O => \^r_bcd_num_sel_reg[1]_14\(2)
    );
\r_Alarm_Next_State1_carry__1_i_581\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(0),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      O => \^r_bcd_num_sel_reg[1]_14\(1)
    );
\r_Alarm_Next_State1_carry__1_i_582\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(2),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      O => \^r_bcd_num_sel_reg[1]_14\(0)
    );
\r_Alarm_Next_State1_carry__1_i_583\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(3),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \^r_bcd_num_sel_reg[1]_14\(3),
      O => \r_BCD_Num_Sel_reg[1]_15\(3)
    );
\r_Alarm_Next_State1_carry__1_i_584\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(2),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \^r_bcd_num_sel_reg[1]_14\(2),
      O => \r_BCD_Num_Sel_reg[1]_15\(2)
    );
\r_Alarm_Next_State1_carry__1_i_585\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(1),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \^r_bcd_num_sel_reg[1]_14\(1),
      O => \r_BCD_Num_Sel_reg[1]_15\(1)
    );
\r_Alarm_Next_State1_carry__1_i_586\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_63\(0),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \^r_bcd_num_sel_reg[1]_14\(0),
      O => \r_BCD_Num_Sel_reg[1]_15\(0)
    );
\r_Alarm_Next_State1_carry__1_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_144_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_59_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_59_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_59_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_59_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_26\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_25\(3 downto 2),
      O(3 downto 0) => r_Alarm_State_reg_25(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_147_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_148_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_149_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_150_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_26\(1),
      O => \r_Alarm_Next_State1_carry__1_i_60_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_600\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_818_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_600_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_600_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_600_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_600_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_55\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_54\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_23\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_820_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_821_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_822_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_823_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_602\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_56\(1),
      I1 => \r_Count_reg[23]_55\(3),
      O => \r_Alarm_Next_State1_carry__1_i_602_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_603\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_56\(0),
      I1 => \r_Count_reg[23]_55\(2),
      O => \r_Alarm_Next_State1_carry__1_i_603_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_604\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_55\(3),
      I1 => \r_Count_reg[23]_55\(1),
      O => \r_Alarm_Next_State1_carry__1_i_604_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_605\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_55\(2),
      I1 => \r_Count_reg[23]_55\(0),
      O => \r_Alarm_Next_State1_carry__1_i_605_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_26\(0),
      O => \r_Alarm_Next_State1_carry__1_i_61_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(0),
      O => \r_Alarm_Next_State1_carry__1_i_69_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(2),
      O => \r_Alarm_Next_State1_carry__1_i_70_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(1),
      O => \r_Alarm_Next_State1_carry__1_i_71_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(0),
      O => \r_Alarm_Next_State1_carry__1_i_72_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_725\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_29\(1),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      O => \^r_alarm_state_reg_8\(1)
    );
\r_Alarm_Next_State1_carry__1_i_726\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(0),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_29\(0),
      O => \^r_alarm_state_reg_8\(0)
    );
\r_Alarm_Next_State1_carry__1_i_729\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_29\(2),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \^r_alarm_state_reg_8\(1),
      O => r_Alarm_State_reg_9(1)
    );
\r_Alarm_Next_State1_carry__1_i_730\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_29\(1),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_18\(0),
      I3 => \^r_alarm_state_reg_8\(0),
      O => r_Alarm_State_reg_9(0)
    );
\r_Alarm_Next_State1_carry__1_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(2),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(2),
      O => \^r_bcd_num_sel_reg[1]_19\(3)
    );
\r_Alarm_Next_State1_carry__1_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(1),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(1),
      O => \^r_bcd_num_sel_reg[1]_19\(2)
    );
\r_Alarm_Next_State1_carry__1_i_754\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_928_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_754_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_754_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_754_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_754_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_21\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_20\(3 downto 2),
      O(3 downto 0) => r_Alarm_State_reg_20(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_929_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_930_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_931_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_932_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_756\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(1),
      I1 => \r_Count_reg[23]_21\(3),
      O => \r_Alarm_Next_State1_carry__1_i_756_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_757\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(0),
      I1 => \r_Count_reg[23]_21\(2),
      O => \r_Alarm_Next_State1_carry__1_i_757_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_758\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(3),
      I1 => \r_Count_reg[23]_21\(1),
      O => \r_Alarm_Next_State1_carry__1_i_758_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_759\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(2),
      I1 => \r_Count_reg[23]_21\(0),
      O => \r_Alarm_Next_State1_carry__1_i_759_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(0),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(0),
      O => \^r_bcd_num_sel_reg[1]_19\(1)
    );
\r_Alarm_Next_State1_carry__1_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_68\(2),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_66\(2),
      O => \^r_bcd_num_sel_reg[1]_19\(0)
    );
\r_Alarm_Next_State1_carry__1_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(3),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(3),
      I3 => \^r_bcd_num_sel_reg[1]_19\(3),
      O => \r_BCD_Num_Sel_reg[1]_20\(3)
    );
\r_Alarm_Next_State1_carry__1_i_789\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(1),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      O => \^r_bcd_num_sel_reg[1]_12\(1)
    );
\r_Alarm_Next_State1_carry__1_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(2),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(2),
      I3 => \^r_bcd_num_sel_reg[1]_19\(2),
      O => \r_BCD_Num_Sel_reg[1]_20\(2)
    );
\r_Alarm_Next_State1_carry__1_i_790\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_61\(0),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_62\(0),
      O => \^r_bcd_num_sel_reg[1]_12\(0)
    );
\r_Alarm_Next_State1_carry__1_i_793\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(2),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \^r_bcd_num_sel_reg[1]_12\(1),
      O => \r_BCD_Num_Sel_reg[1]_13\(1)
    );
\r_Alarm_Next_State1_carry__1_i_794\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[23]_62\(1),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_51\(0),
      I3 => \^r_bcd_num_sel_reg[1]_12\(0),
      O => \r_BCD_Num_Sel_reg[1]_13\(0)
    );
\r_Alarm_Next_State1_carry__1_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(1),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(1),
      I3 => \^r_bcd_num_sel_reg[1]_19\(1),
      O => \r_BCD_Num_Sel_reg[1]_20\(1)
    );
\r_Alarm_Next_State1_carry__1_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_70\(0),
      I1 => \r_Count_reg[23]_69\(0),
      I2 => \r_Count_reg[23]_71\(0),
      I3 => \^r_bcd_num_sel_reg[1]_19\(0),
      O => \r_BCD_Num_Sel_reg[1]_20\(0)
    );
\r_Alarm_Next_State1_carry__1_i_818\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_989_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_818_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_818_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_818_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_818_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_54\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_53\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_22\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_990_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_991_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_992_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_993_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_174_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_82_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_82_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_82_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_59\(1 downto 0),
      DI(1 downto 0) => \r_Count_reg[23]_58\(3 downto 2),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_27\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_177_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_178_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_179_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_180_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_820\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_55\(1),
      I1 => \r_Count_reg[23]_54\(3),
      O => \r_Alarm_Next_State1_carry__1_i_820_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_821\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_55\(0),
      I1 => \r_Count_reg[23]_54\(2),
      O => \r_Alarm_Next_State1_carry__1_i_821_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_822\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_54\(3),
      I1 => \r_Count_reg[23]_54\(1),
      O => \r_Alarm_Next_State1_carry__1_i_822_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_823\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_54\(2),
      I1 => \r_Count_reg[23]_54\(0),
      O => \r_Alarm_Next_State1_carry__1_i_823_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(1),
      O => \r_Alarm_Next_State1_carry__1_i_83_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_59\(0),
      O => \r_Alarm_Next_State1_carry__1_i_84_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_907\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(0),
      I1 => \r_Count_reg[23]_19\(0),
      O => DI(1)
    );
\r_Alarm_Next_State1_carry__1_i_908\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(2),
      I1 => \r_Count_reg[23]_12\(2),
      O => DI(0)
    );
\r_Alarm_Next_State1_carry__1_i_912\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(0),
      I1 => \r_Count_reg[23]_19\(0),
      I2 => \r_Count_reg[23]_12\(2),
      I3 => \r_Count_reg[23]_11\(2),
      O => r_Alarm_State_reg_7(0)
    );
\r_Alarm_Next_State1_carry__1_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(0),
      O => \r_Alarm_Next_State1_carry__1_i_92_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_928\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_928_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_928_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_928_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_928_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_20\(1 downto 0),
      DI(1) => O(2),
      DI(0) => '0',
      O(3 downto 0) => r_Alarm_State_reg_19(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1081_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1082_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1083_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1084_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_929\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(1),
      I1 => \r_Count_reg[23]_20\(3),
      O => \r_Alarm_Next_State1_carry__1_i_929_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(2),
      O => \r_Alarm_Next_State1_carry__1_i_93_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_930\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(0),
      I1 => \r_Count_reg[23]_20\(2),
      O => \r_Alarm_Next_State1_carry__1_i_930_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_931\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(3),
      I1 => \r_Count_reg[23]_20\(1),
      O => \r_Alarm_Next_State1_carry__1_i_931_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_932\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(2),
      I1 => \r_Count_reg[23]_20\(0),
      O => \r_Alarm_Next_State1_carry__1_i_932_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(1),
      O => \r_Alarm_Next_State1_carry__1_i_94_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_42\(0),
      O => \r_Alarm_Next_State1_carry__1_i_95_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(2),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_40\(0),
      O => \^r_alarm_state_reg_17\(3)
    );
\r_Alarm_Next_State1_carry__1_i_968\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_60\(0),
      I1 => \r_Count_reg[23]_52\(0),
      O => \r_BCD_Num_Sel_reg[1]_3\(1)
    );
\r_Alarm_Next_State1_carry__1_i_969\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_43\(2),
      I1 => \r_Count_reg[23]_44\(2),
      O => \r_BCD_Num_Sel_reg[1]_3\(0)
    );
\r_Alarm_Next_State1_carry__1_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(1),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_40\(0),
      O => \^r_alarm_state_reg_17\(2)
    );
\r_Alarm_Next_State1_carry__1_i_973\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \r_Count_reg[23]_60\(0),
      I1 => \r_Count_reg[23]_52\(0),
      I2 => \r_Count_reg[23]_44\(2),
      I3 => \r_Count_reg[23]_43\(2),
      O => \r_BCD_Num_Sel_reg[1]_11\(0)
    );
\r_Alarm_Next_State1_carry__1_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Count_reg[23]_39\(0),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_40\(0),
      O => \^r_alarm_state_reg_17\(1)
    );
\r_Alarm_Next_State1_carry__1_i_989\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_989_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_989_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_989_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_989_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_53\(1 downto 0),
      DI(1) => \r_Count_reg[23]_42\(2),
      DI(0) => '0',
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_21\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1113_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1114_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1115_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1116_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Count_reg[23]_37\(3),
      I1 => \r_Count_reg[23]_36\(0),
      I2 => \r_Count_reg[23]_38\(3),
      O => \^r_alarm_state_reg_17\(0)
    );
\r_Alarm_Next_State1_carry__1_i_990\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_54\(1),
      I1 => \r_Count_reg[23]_53\(3),
      O => \r_Alarm_Next_State1_carry__1_i_990_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_991\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_54\(0),
      I1 => \r_Count_reg[23]_53\(2),
      O => \r_Alarm_Next_State1_carry__1_i_991_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_992\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(3),
      I1 => \r_Count_reg[23]_53\(1),
      O => \r_Alarm_Next_State1_carry__1_i_992_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_993\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_53\(2),
      I1 => \r_Count_reg[23]_53\(0),
      O => \r_Alarm_Next_State1_carry__1_i_993_n_0\
    );
r_Alarm_On_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Turn_Alarm_On,
      I1 => o_Alarm_On,
      O => r_Alarm_On_reg
    );
r_Alarm_State_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => Q(2),
      I1 => i_Alarm_Enable,
      I2 => r_Alarm_Next_State1,
      I3 => w_Turn_Alarm_On,
      O => r_Alarm_State_i_1_n_0
    );
r_Alarm_State_reg: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => r_Alarm_State_i_1_n_0,
      Q => w_Turn_Alarm_On,
      R => '0'
    );
\r_Count[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEA2A"
    )
        port map (
      I0 => \r_Count_reg[21]\(2),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^w_time_hours_inc\,
      I4 => \^w_time_minutes_inc\,
      O => \r_Count[11]_i_10_n_0\
    );
\r_Count[11]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \^w_alarm_hours_dec\,
      O => \^r_count_reg[7]\
    );
\r_Count[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_time_minutes_dec\,
      I1 => \^w_time_hours_dec\,
      O => \r_Count[11]_i_12_n_0\
    );
\r_Count[11]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \^w_alarm_hours_inc\,
      O => \r_Count[11]_i_12__0_n_0\
    );
\r_Count[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => \^w_time_hours_inc\,
      O => \r_Count[11]_i_13_n_0\
    );
\r_Count[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(3),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^r_count_reg[15]_7\,
      O => \r_Count[11]_i_14_n_0\
    );
\r_Count[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
        port map (
      I0 => \r_Count_reg[21]\(3),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^r_count_reg[15]_1\,
      O => \r_Count[11]_i_15_n_0\
    );
\r_Count[11]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AEAEA2A"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(1),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^w_alarm_minutes_inc\,
      I4 => \^w_alarm_hours_inc\,
      O => p_3_in(0)
    );
\r_Count[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AEAEA2A"
    )
        port map (
      I0 => \r_Count_reg[21]\(1),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^w_time_minutes_inc\,
      I4 => \^w_time_hours_inc\,
      O => \U_Time/U_Time_Counter/p_3_in\(9)
    );
\r_Count[11]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(1),
      I2 => i_Change_Alarm,
      I3 => r_Prev_Signal_0,
      I4 => w_Minutes_Inc,
      I5 => \^r_time_state\(1),
      O => \^w_alarm_minutes_inc\
    );
\r_Count[11]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_count_reg[15]_5\,
      O => \r_Count[11]_i_17_n_0\
    );
\r_Count[11]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(0),
      I2 => i_Change_Time,
      I3 => r_Prev_Signal_0,
      I4 => w_Minutes_Inc,
      I5 => \^r_time_state\(1),
      O => \^w_time_minutes_inc\
    );
\r_Count[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^w_time_hours_inc\,
      I1 => \^w_time_minutes_inc\,
      O => \r_Count[11]_i_18_n_0\
    );
\r_Count[11]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
        port map (
      I0 => \^r_time_state\(1),
      I1 => w_Hours_Inc,
      I2 => r_Prev_Signal_2,
      I3 => i_Change_Alarm,
      I4 => Q(1),
      I5 => \^r_time_state\(0),
      O => \r_Count[11]_i_18__0_n_0\
    );
\r_Count[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
        port map (
      I0 => \^r_time_state\(1),
      I1 => w_Hours_Inc,
      I2 => r_Prev_Signal_2,
      I3 => i_Change_Time,
      I4 => Q(0),
      I5 => \^r_time_state\(0),
      O => \r_Count[11]_i_19_n_0\
    );
\r_Count[11]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
        port map (
      I0 => \^r_time_state\(1),
      I1 => w_Minutes_Inc,
      I2 => r_Prev_Signal_0,
      I3 => i_Change_Alarm,
      I4 => Q(1),
      I5 => \^r_time_state\(0),
      O => \r_Count[11]_i_19__0_n_0\
    );
\r_Count[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8888888E8E8EEEE"
    )
        port map (
      I0 => \r_Count[11]_i_10_n_0\,
      I1 => \r_Count_reg[10]\,
      I2 => \^r_count_reg[11]\(0),
      I3 => w_Time_Stamp(6),
      I4 => \r_Count_reg[22]\(0),
      I5 => \r_Count[11]_i_12_n_0\,
      O => \r_Count[11]_i_2_n_0\
    );
\r_Count[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
        port map (
      I0 => \^r_time_state\(1),
      I1 => w_Minutes_Inc,
      I2 => r_Prev_Signal_0,
      I3 => i_Change_Time,
      I4 => Q(0),
      I5 => \^r_time_state\(0),
      O => \r_Count[11]_i_20_n_0\
    );
\r_Count[11]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \r_Count_reg[20]\(2),
      O => \r_Count[11]_i_22__0_n_0\
    );
\r_Count[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \r_Count_reg[20]\(1),
      O => \r_Count[11]_i_23_n_0\
    );
\r_Count[11]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(2),
      O => \r_Count[11]_i_23__0_n_0\
    );
\r_Count[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(1),
      O => \r_Count[11]_i_24_n_0\
    );
\r_Count[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5112AEE2AEED511"
    )
        port map (
      I0 => \r_Count[11]_i_12_n_0\,
      I1 => \r_Count_reg[22]\(0),
      I2 => w_Time_Stamp(6),
      I3 => \^r_count_reg[11]\(0),
      I4 => \r_Count_reg[10]\,
      I5 => \r_Count[11]_i_10_n_0\,
      O => \r_Count[11]_i_3_n_0\
    );
\r_Count[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC33339633CCCC"
    )
        port map (
      I0 => w_Time_Stamp(6),
      I1 => \r_Count[11]_i_12_n_0\,
      I2 => \r_Count[11]_i_13_n_0\,
      I3 => \^r_count_reg[11]\(0),
      I4 => \r_Count_reg[22]\(0),
      I5 => \r_Count_reg[21]\(1),
      O => \r_Count[11]_i_4_n_0\
    );
\r_Count[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CC33339633CCCC"
    )
        port map (
      I0 => \r_Count_reg[20]\(6),
      I1 => \^r_count_reg[7]\,
      I2 => \r_Count[11]_i_12__0_n_0\,
      I3 => \^r_count_reg[7]_0\(0),
      I4 => \r_Count_reg[21]_0\(0),
      I5 => \r_Count_reg[21]_1\(1),
      O => \r_Count[11]_i_4__0_n_0\
    );
\r_Count[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^r_count_reg[7]_2\,
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => w_Time_Stamp(4),
      I4 => \U_Time/U_Time_Counter/r_Count2\(7),
      I5 => \^r_count_reg[7]_4\,
      O => \r_Count[11]_i_5_n_0\
    );
\r_Count[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \r_Count[19]_i_19__0_n_0\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[20]\(4),
      I4 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(7),
      I5 => \r_Count[15]_i_20__0_n_0\,
      O => \r_Count[11]_i_5__0_n_0\
    );
\r_Count[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969966996"
    )
        port map (
      I0 => \r_Count[11]_i_2_n_0\,
      I1 => \r_Count[15]_i_18_n_0\,
      I2 => \r_Count[11]_i_15_n_0\,
      I3 => \r_Count_reg[22]_0\,
      I4 => w_Time_Stamp(7),
      I5 => \^r_count_reg[11]_0\,
      O => \r_Count[11]_i_6_n_0\
    );
\r_Count[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665999A999A6665"
    )
        port map (
      I0 => \r_Count_reg[10]_0\(1),
      I1 => \r_Count_reg[21]_3\,
      I2 => \^r_count_reg[11]_1\,
      I3 => \r_Count_reg[20]\(7),
      I4 => \r_Count[11]_i_14_n_0\,
      I5 => \r_Count[15]_i_17_n_0\,
      O => \r_Count[11]_i_6__0_n_0\
    );
\r_Count[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96669966AAAAAAAA"
    )
        port map (
      I0 => \r_Count[11]_i_3_n_0\,
      I1 => \r_Count[11]_i_12_n_0\,
      I2 => w_Time_Stamp(6),
      I3 => \r_Count_reg[22]\(0),
      I4 => \^r_count_reg[11]\(0),
      I5 => \U_Time/U_Time_Counter/p_3_in\(9),
      O => \r_Count[11]_i_7_n_0\
    );
\r_Count[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA66AA5A5A5566"
    )
        port map (
      I0 => \r_Count[11]_i_4_n_0\,
      I1 => \^w_time_minutes_inc\,
      I2 => \r_Count_reg[21]\(0),
      I3 => w_Time_Stamp(5),
      I4 => \r_Count_reg[22]_0\,
      I5 => \^w_time_minutes_dec\,
      O => \r_Count[11]_i_8_n_0\
    );
\r_Count[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA66AA5A5A5566"
    )
        port map (
      I0 => \r_Count[11]_i_4__0_n_0\,
      I1 => \^w_alarm_minutes_inc\,
      I2 => \r_Count_reg[21]_1\(0),
      I3 => \r_Count_reg[20]\(5),
      I4 => \r_Count_reg[21]_3\,
      I5 => \^w_alarm_minutes_dec\,
      O => \r_Count[11]_i_8__0_n_0\
    );
\r_Count[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[11]_i_5_n_0\,
      I1 => \^w_time_minutes_dec\,
      I2 => \r_Count_reg[22]_0\,
      I3 => w_Time_Stamp(5),
      I4 => \r_Count_reg[21]\(0),
      I5 => \^w_time_minutes_inc\,
      O => \r_Count[11]_i_9_n_0\
    );
\r_Count[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[11]_i_5__0_n_0\,
      I1 => \^w_alarm_minutes_dec\,
      I2 => \r_Count_reg[21]_3\,
      I3 => \r_Count_reg[20]\(5),
      I4 => \r_Count_reg[21]_1\(0),
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[11]_i_9__0_n_0\
    );
\r_Count[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \r_Count_reg[21]\(6),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^r_count_reg[15]_1\,
      O => \r_Count[15]_i_10_n_0\
    );
\r_Count[15]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(6),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^r_count_reg[15]_7\,
      O => \r_Count[15]_i_10__0_n_0\
    );
\r_Count[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => \^w_time_minutes_dec\,
      O => \^r_count_reg[15]\
    );
\r_Count[15]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \^w_alarm_hours_dec\,
      O => \^r_count_reg[11]_1\
    );
\r_Count[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^w_time_minutes_dec\,
      I1 => \^w_time_hours_dec\,
      O => \^r_count_reg[11]_0\
    );
\r_Count[15]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_alarm_hours_inc\,
      I1 => \^w_alarm_minutes_inc\,
      O => \^r_count_reg[15]_7\
    );
\r_Count[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_time_hours_inc\,
      I1 => \^w_time_minutes_inc\,
      O => \^r_count_reg[15]_1\
    );
\r_Count[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5999"
    )
        port map (
      I0 => \^r_count_reg[15]_4\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \r_Count_reg[20]\(10),
      I3 => \^r_count_reg[7]_0\(0),
      O => \r_Count[15]_i_14_n_0\
    );
\r_Count[15]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => \r_Count_reg[22]\(0),
      I2 => w_Time_Stamp(10),
      I3 => \^r_count_reg[11]\(0),
      O => \r_Count[15]_i_14__0_n_0\
    );
\r_Count[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEA2A"
    )
        port map (
      I0 => \r_Count_reg[21]\(4),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^w_time_hours_inc\,
      I4 => \^w_time_minutes_inc\,
      O => \r_Count[15]_i_15_n_0\
    );
\r_Count[15]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(4),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^r_count_reg[15]_5\,
      O => \r_Count[15]_i_15__0_n_0\
    );
\r_Count[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5999"
    )
        port map (
      I0 => \^r_count_reg[15]_4\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \r_Count_reg[20]\(8),
      I3 => \^r_count_reg[7]_0\(0),
      O => \r_Count[15]_i_17_n_0\
    );
\r_Count[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => \r_Count_reg[22]\(0),
      I2 => w_Time_Stamp(8),
      I3 => \^r_count_reg[11]\(0),
      O => \r_Count[15]_i_18_n_0\
    );
\r_Count[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A2A2A"
    )
        port map (
      I0 => \r_Count_reg[21]\(7),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^w_time_minutes_inc\,
      I4 => \^w_time_hours_inc\,
      O => \r_Count[15]_i_19_n_0\
    );
\r_Count[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3323A32323238323"
    )
        port map (
      I0 => \r_Count[15]_i_10_n_0\,
      I1 => \^r_count_reg[15]\,
      I2 => \r_Count_reg[22]\(0),
      I3 => \^r_count_reg[11]\(0),
      I4 => w_Time_Stamp(11),
      I5 => w_Time_Stamp(10),
      O => \r_Count[15]_i_2_n_0\
    );
\r_Count[15]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \^w_alarm_hours_inc\,
      O => \r_Count[15]_i_20__0_n_0\
    );
\r_Count[15]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => \r_Count_reg[22]\(0),
      I2 => w_Time_Stamp(10),
      I3 => \^r_count_reg[11]\(0),
      O => \r_Count[15]_i_21__0_n_0\
    );
\r_Count[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \r_Count_reg[21]\(5),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^r_count_reg[15]_1\,
      O => \r_Count[15]_i_22_n_0\
    );
\r_Count[15]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DDD"
    )
        port map (
      I0 => \^r_count_reg[15]_4\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \r_Count_reg[20]\(10),
      I3 => \^r_count_reg[7]_0\(0),
      O => \r_Count[15]_i_22__0_n_0\
    );
\r_Count[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => \^w_time_hours_inc\,
      O => \r_Count[15]_i_23_n_0\
    );
\r_Count[15]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(5),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^r_count_reg[15]_7\,
      O => \r_Count[15]_i_23__0_n_0\
    );
\r_Count[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \^w_alarm_hours_inc\,
      O => \^r_count_reg[15]_5\
    );
\r_Count[15]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^r_count_reg[15]\,
      I1 => \r_Count_reg[22]\(0),
      I2 => w_Time_Stamp(8),
      I3 => \^r_count_reg[11]\(0),
      O => \r_Count[15]_i_24__0_n_0\
    );
\r_Count[15]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DDD"
    )
        port map (
      I0 => \^r_count_reg[15]_4\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \r_Count_reg[20]\(8),
      I3 => \^r_count_reg[7]_0\(0),
      O => \r_Count[15]_i_25__0_n_0\
    );
\r_Count[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00C"
    )
        port map (
      I0 => \^w_time_hours_inc\,
      I1 => w_Time_Stamp(4),
      I2 => w_Time_Stamp(5),
      I3 => \^w_time_minutes_inc\,
      O => \^r_count_reg[15]_0\(0)
    );
\r_Count[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8CAC8C8C8C2C8C"
    )
        port map (
      I0 => \r_Count[15]_i_10__0_n_0\,
      I1 => \^r_count_reg[15]_4\,
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^r_count_reg[7]_0\(0),
      I4 => \r_Count_reg[20]\(11),
      I5 => \r_Count_reg[20]\(10),
      O => \r_Count[15]_i_2__0_n_0\
    );
\r_Count[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF554545004500"
    )
        port map (
      I0 => \r_Count_reg[22]_0\,
      I1 => w_Time_Stamp(9),
      I2 => \^r_count_reg[11]_0\,
      I3 => \^r_count_reg[15]_1\,
      I4 => \r_Count_reg[21]\(5),
      I5 => \r_Count[15]_i_14__0_n_0\,
      O => \r_Count[15]_i_3_n_0\
    );
\r_Count[15]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => w_Time_Stamp(5),
      I1 => \^w_time_minutes_inc\,
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(6),
      I4 => \^r_count_reg[15]_0\(0),
      O => \r_Count_reg[15]_3\(0)
    );
\r_Count[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00C"
    )
        port map (
      I0 => \^w_alarm_hours_inc\,
      I1 => \r_Count_reg[20]\(4),
      I2 => \r_Count_reg[20]\(5),
      I3 => \^w_alarm_minutes_inc\,
      O => \^r_count_reg[15]_6\(0)
    );
\r_Count[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE555454005400"
    )
        port map (
      I0 => \r_Count_reg[21]_3\,
      I1 => \^r_count_reg[11]_1\,
      I2 => \r_Count_reg[20]\(9),
      I3 => \^r_count_reg[15]_7\,
      I4 => \r_Count_reg[21]_1\(5),
      I5 => \r_Count[15]_i_14_n_0\,
      O => \r_Count[15]_i_3__0_n_0\
    );
\r_Count[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8E888E888E888E"
    )
        port map (
      I0 => \r_Count[15]_i_15_n_0\,
      I1 => \r_Count_reg[12]\,
      I2 => \^r_count_reg[15]\,
      I3 => \r_Count_reg[22]\(0),
      I4 => w_Time_Stamp(8),
      I5 => \^r_count_reg[11]\(0),
      O => \r_Count[15]_i_4_n_0\
    );
\r_Count[15]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD2D22D"
    )
        port map (
      I0 => \r_Count_reg[20]\(5),
      I1 => \^w_alarm_minutes_inc\,
      I2 => \^w_alarm_hours_inc\,
      I3 => \r_Count_reg[20]\(6),
      I4 => \^r_count_reg[15]_6\(0),
      O => \r_Count_reg[15]_9\(0)
    );
\r_Count[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E888E888E888E8"
    )
        port map (
      I0 => \r_Count[15]_i_15__0_n_0\,
      I1 => \r_Count_reg[12]_0\,
      I2 => \^r_count_reg[15]_4\,
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \r_Count_reg[20]\(8),
      I5 => \^r_count_reg[7]_0\(0),
      O => \r_Count[15]_i_4__0_n_0\
    );
\r_Count[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F322E200F322F322"
    )
        port map (
      I0 => \^r_count_reg[15]_1\,
      I1 => \r_Count_reg[22]_0\,
      I2 => \r_Count_reg[21]\(3),
      I3 => \r_Count[15]_i_18_n_0\,
      I4 => w_Time_Stamp(7),
      I5 => \^r_count_reg[11]_0\,
      O => \r_Count[15]_i_5_n_0\
    );
\r_Count[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FE0055545400"
    )
        port map (
      I0 => \r_Count_reg[21]_3\,
      I1 => \^r_count_reg[11]_1\,
      I2 => \r_Count_reg[20]\(7),
      I3 => \r_Count[15]_i_17_n_0\,
      I4 => \^r_count_reg[15]_7\,
      I5 => \r_Count_reg[21]_1\(3),
      O => \r_Count[15]_i_5__0_n_0\
    );
\r_Count[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969696996"
    )
        port map (
      I0 => \r_Count[15]_i_2_n_0\,
      I1 => \r_Count_reg[14]_1\,
      I2 => \r_Count[15]_i_19_n_0\,
      I3 => w_Time_Stamp(12),
      I4 => \r_Count_reg[22]_0\,
      I5 => \^r_count_reg[7]_2\,
      O => \r_Count[15]_i_6_n_0\
    );
\r_Count[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \r_Count[15]_i_2__0_n_0\,
      I1 => \r_Count_reg[14]_4\,
      I2 => \r_Count[15]_i_20__0_n_0\,
      I3 => \r_Count_reg[21]_3\,
      I4 => \r_Count_reg[21]_1\(7),
      I5 => \r_Count[19]_i_16_n_0\,
      O => \r_Count[15]_i_6__0_n_0\
    );
\r_Count[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \r_Count[15]_i_3_n_0\,
      I1 => \r_Count_reg[14]_0\,
      I2 => \r_Count_reg[21]\(6),
      I3 => \r_Count_reg[22]_0\,
      I4 => \^r_count_reg[15]_1\,
      I5 => \r_Count[15]_i_21__0_n_0\,
      O => \r_Count[15]_i_7_n_0\
    );
\r_Count[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966669666999"
    )
        port map (
      I0 => \r_Count[15]_i_3__0_n_0\,
      I1 => \r_Count_reg[14]_3\,
      I2 => \r_Count_reg[21]_1\(6),
      I3 => \r_Count_reg[21]_3\,
      I4 => \^r_count_reg[15]_7\,
      I5 => \r_Count[15]_i_22__0_n_0\,
      O => \r_Count[15]_i_7__0_n_0\
    );
\r_Count[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99656665669A99"
    )
        port map (
      I0 => \r_Count[15]_i_4_n_0\,
      I1 => \r_Count_reg[22]_0\,
      I2 => w_Time_Stamp(9),
      I3 => \^r_count_reg[11]_0\,
      I4 => \r_Count[15]_i_22_n_0\,
      I5 => \r_Count[15]_i_14__0_n_0\,
      O => \r_Count[15]_i_8_n_0\
    );
\r_Count[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A66656665999A"
    )
        port map (
      I0 => \r_Count[15]_i_4__0_n_0\,
      I1 => \r_Count_reg[21]_3\,
      I2 => \^r_count_reg[11]_1\,
      I3 => \r_Count_reg[20]\(9),
      I4 => \r_Count[15]_i_23__0_n_0\,
      I5 => \r_Count[15]_i_14_n_0\,
      O => \r_Count[15]_i_8__0_n_0\
    );
\r_Count[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666969969996966"
    )
        port map (
      I0 => \r_Count[15]_i_5_n_0\,
      I1 => \r_Count_reg[12]\,
      I2 => \r_Count_reg[21]\(4),
      I3 => \r_Count_reg[22]_0\,
      I4 => \r_Count[15]_i_23_n_0\,
      I5 => \r_Count[15]_i_24__0_n_0\,
      O => \r_Count[15]_i_9_n_0\
    );
\r_Count[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666969969996966"
    )
        port map (
      I0 => \r_Count[15]_i_5__0_n_0\,
      I1 => \r_Count_reg[12]_0\,
      I2 => \r_Count_reg[21]_1\(4),
      I3 => \r_Count_reg[21]_3\,
      I4 => \^r_count_reg[15]_5\,
      I5 => \r_Count[15]_i_25__0_n_0\,
      O => \r_Count[15]_i_9__0_n_0\
    );
\r_Count[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(0),
      I2 => i_Change_Time,
      I3 => r_Prev_Signal_3,
      I4 => w_Hours_Dec,
      I5 => \^r_time_state\(1),
      O => \^w_time_hours_dec\
    );
\r_Count[19]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(1),
      I2 => i_Change_Alarm,
      I3 => r_Prev_Signal_3,
      I4 => w_Hours_Dec,
      I5 => \^r_time_state\(1),
      O => \^w_alarm_hours_dec\
    );
\r_Count[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(0),
      I2 => i_Change_Time,
      I3 => r_Prev_Signal_2,
      I4 => w_Hours_Inc,
      I5 => \^r_time_state\(1),
      O => \^w_time_hours_inc\
    );
\r_Count[19]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(1),
      I2 => i_Change_Alarm,
      I3 => r_Prev_Signal_2,
      I4 => w_Hours_Inc,
      I5 => \^r_time_state\(1),
      O => \^w_alarm_hours_inc\
    );
\r_Count[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(0),
      I2 => i_Change_Time,
      I3 => r_Prev_Signal_1,
      I4 => w_Minutes_Dec,
      I5 => \^r_time_state\(1),
      O => \^w_time_minutes_dec\
    );
\r_Count[19]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => Q(1),
      I2 => i_Change_Alarm,
      I3 => r_Prev_Signal_1,
      I4 => w_Minutes_Dec,
      I5 => \^r_time_state\(1),
      O => \^w_alarm_minutes_dec\
    );
\r_Count[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \^w_time_hours_inc\,
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \r_Count_reg[21]\(8),
      O => \r_Count_reg[19]_0\
    );
\r_Count[19]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(8),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^w_alarm_hours_inc\,
      O => \r_Count[19]_i_13__0_n_0\
    );
\r_Count[19]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \^w_alarm_hours_dec\,
      O => \^r_count_reg[15]_4\
    );
\r_Count[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => \^w_time_hours_inc\,
      O => \^r_count_reg[7]_4\
    );
\r_Count[19]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A2A2A"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(7),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^w_alarm_minutes_inc\,
      I4 => \^w_alarm_hours_inc\,
      O => \r_Count[19]_i_15__0_n_0\
    );
\r_Count[19]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BFBFBF"
    )
        port map (
      I0 => \r_Count_reg[20]\(12),
      I1 => \^r_count_reg[7]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^w_alarm_hours_dec\,
      I4 => \^w_alarm_minutes_dec\,
      O => \r_Count[19]_i_16_n_0\
    );
\r_Count[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^w_time_minutes_dec\,
      I1 => \^w_time_hours_dec\,
      O => \^r_count_reg[7]_2\
    );
\r_Count[19]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA9555"
    )
        port map (
      I0 => \^r_count_reg[23]_6\,
      I1 => \r_Count_reg[20]\(16),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \r_Count_reg[21]_1\(11),
      O => \r_Count[19]_i_17__0_n_0\
    );
\r_Count[19]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA9555"
    )
        port map (
      I0 => \^r_count_reg[23]_4\,
      I1 => w_Time_Stamp(16),
      I2 => \^r_count_reg[11]\(0),
      I3 => \r_Count_reg[22]\(0),
      I4 => \r_Count_reg[21]\(11),
      O => \r_Count[19]_i_18_n_0\
    );
\r_Count[19]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CAAAAAA3C55AAAA"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(10),
      I1 => \^w_alarm_hours_inc\,
      I2 => \r_Count_reg[20]\(15),
      I3 => \^r_count_reg[7]_0\(0),
      I4 => \r_Count_reg[21]_0\(0),
      I5 => \^w_alarm_hours_dec\,
      O => \r_Count[19]_i_18__0_n_0\
    );
\r_Count[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CAAAAAA3C55AAAA"
    )
        port map (
      I0 => \r_Count_reg[21]\(10),
      I1 => \^w_time_hours_inc\,
      I2 => w_Time_Stamp(15),
      I3 => \^r_count_reg[11]\(0),
      I4 => \r_Count_reg[22]\(0),
      I5 => \^w_time_hours_dec\,
      O => \r_Count[19]_i_19_n_0\
    );
\r_Count[19]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \^w_alarm_hours_dec\,
      O => \r_Count[19]_i_19__0_n_0\
    );
\r_Count[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62E2E26240C0C040"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => w_Time_Stamp(15),
      I4 => \^w_time_hours_inc\,
      I5 => \r_Count_reg[21]\(10),
      O => \^r_count_reg[19]\(0)
    );
\r_Count[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => w_Time_Stamp(13),
      I2 => \r_Count_reg[22]\(0),
      I3 => \^r_count_reg[11]\(0),
      O => \r_Count_reg[19]_1\
    );
\r_Count[19]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^w_alarm_hours_dec\,
      I1 => \r_Count_reg[20]\(13),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^r_count_reg[7]_0\(0),
      O => \r_Count[19]_i_20__0_n_0\
    );
\r_Count[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62E2E26240C0C040"
    )
        port map (
      I0 => \^w_alarm_hours_dec\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[20]\(15),
      I4 => \^w_alarm_hours_inc\,
      I5 => \r_Count_reg[21]_1\(10),
      O => \r_Count[19]_i_2__0_n_0\
    );
\r_Count[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23FF003333FF2300"
    )
        port map (
      I0 => \r_Count_reg[20]\(12),
      I1 => \r_Count_reg[21]_3\,
      I2 => \^w_alarm_minutes_dec\,
      I3 => \^w_alarm_hours_dec\,
      I4 => \r_Count[19]_i_13__0_n_0\,
      I5 => \r_Count_reg[20]\(13),
      O => \r_Count[19]_i_4__0_n_0\
    );
\r_Count[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000E0000000"
    )
        port map (
      I0 => \r_Count_reg[20]\(11),
      I1 => \^r_count_reg[15]_4\,
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^r_count_reg[7]_0\(0),
      I4 => \r_Count[19]_i_15__0_n_0\,
      I5 => \r_Count[19]_i_16_n_0\,
      O => \r_Count[19]_i_5__0_n_0\
    );
\r_Count[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \^r_count_reg[19]\(0),
      I1 => \r_Count[19]_i_18_n_0\,
      I2 => \r_Count_reg[22]\(0),
      I3 => \^w_time_hours_dec\,
      O => \r_Count_reg[19]_3\(1)
    );
\r_Count[19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \r_Count[19]_i_2__0_n_0\,
      I1 => \r_Count[19]_i_17__0_n_0\,
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^w_alarm_hours_dec\,
      O => \r_Count[19]_i_6__0_n_0\
    );
\r_Count[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65559AA"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(0),
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => \^w_time_hours_dec\,
      I4 => \r_Count[19]_i_19_n_0\,
      O => \r_Count_reg[19]_3\(0)
    );
\r_Count[19]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65559AA"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \^w_alarm_hours_dec\,
      I4 => \r_Count[19]_i_18__0_n_0\,
      O => \r_Count[19]_i_7__0_n_0\
    );
\r_Count[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A9A959A95"
    )
        port map (
      I0 => \r_Count[19]_i_4__0_n_0\,
      I1 => \r_Count_reg[21]_1\(9),
      I2 => \r_Count_reg[21]_3\,
      I3 => \r_Count_reg[20]\(14),
      I4 => \r_Count_reg[20]\(13),
      I5 => \^w_alarm_hours_dec\,
      O => \r_Count[19]_i_8__0_n_0\
    );
\r_Count[19]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A5595A595AA6A5"
    )
        port map (
      I0 => \r_Count[19]_i_5__0_n_0\,
      I1 => \r_Count_reg[20]\(12),
      I2 => \r_Count_reg[21]_3\,
      I3 => \r_Count[19]_i_19__0_n_0\,
      I4 => \r_Count[19]_i_13__0_n_0\,
      I5 => \r_Count[19]_i_20__0_n_0\,
      O => \r_Count[19]_i_9__0_n_0\
    );
\r_Count[23]_i_102__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \r_Count_reg[20]\(5),
      O => \r_Count[23]_i_102__0_n_0\
    );
\r_Count[23]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAA6A6"
    )
        port map (
      I0 => w_Time_Stamp(0),
      I1 => w_Clk_100Hz,
      I2 => r_Prev_Signal,
      I3 => \^r_time_state\(0),
      I4 => \^r_time_state\(1),
      O => \r_Count_reg[3]\(0)
    );
\r_Count[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4C404C40131F131"
    )
        port map (
      I0 => \^w_alarm_hours_dec\,
      I1 => \r_Count_reg[21]_1\(11),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^r_count_reg[7]_0\(0),
      I4 => \r_Count_reg[20]\(16),
      I5 => \^r_count_reg[23]_6\,
      O => \^r_count_reg[23]_2\
    );
\r_Count[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4C404C40131F131"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => \r_Count_reg[21]\(11),
      I2 => \r_Count_reg[22]\(0),
      I3 => \^r_count_reg[11]\(0),
      I4 => w_Time_Stamp(16),
      I5 => \^r_count_reg[23]_4\,
      O => \^r_count_reg[23]_0\
    );
\r_Count[23]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[21]_0\(0),
      I1 => \^w_alarm_hours_dec\,
      O => \r_Count_reg[23]_7\
    );
\r_Count[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF3F55FFFF"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(10),
      I1 => \^w_alarm_hours_inc\,
      I2 => \r_Count_reg[20]\(15),
      I3 => \^r_count_reg[7]_0\(0),
      I4 => \r_Count_reg[21]_0\(0),
      I5 => \^w_alarm_hours_dec\,
      O => \^r_count_reg[23]_6\
    );
\r_Count[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF3F55FFFF"
    )
        port map (
      I0 => \r_Count_reg[21]\(10),
      I1 => \^w_time_hours_inc\,
      I2 => w_Time_Stamp(15),
      I3 => \^r_count_reg[11]\(0),
      I4 => \r_Count_reg[22]\(0),
      I5 => \^w_time_hours_dec\,
      O => \^r_count_reg[23]_4\
    );
\r_Count[23]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00C"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \r_Count_reg[20]\(12),
      I2 => \^w_alarm_hours_inc\,
      I3 => \r_Count_reg[20]\(13),
      O => \r_Count_reg[23]_5\(0)
    );
\r_Count[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00C"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(12),
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(13),
      O => \r_Count_reg[23]_3\(0)
    );
\r_Count[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002AAA"
    )
        port map (
      I0 => \^r_count_reg[23]_2\,
      I1 => \r_Count_reg[20]\(17),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \r_Count_reg[21]_1\(12),
      O => \r_Count_reg[23]_1\(1)
    );
\r_Count[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002AAA"
    )
        port map (
      I0 => \^r_count_reg[23]_0\,
      I1 => w_Time_Stamp(17),
      I2 => \^r_count_reg[11]\(0),
      I3 => \r_Count_reg[22]\(0),
      I4 => \r_Count_reg[21]\(12),
      O => \r_Count_reg[23]\(1)
    );
\r_Count[23]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(11),
      I1 => \^w_alarm_hours_dec\,
      I2 => \r_Count_reg[21]_1\(10),
      O => \r_Count[23]_i_43_n_0\
    );
\r_Count[23]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_Count_reg[21]\(11),
      I1 => \^w_time_hours_dec\,
      I2 => \r_Count_reg[21]\(10),
      O => \r_Count[23]_i_44_n_0\
    );
\r_Count[23]_i_44__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(9),
      I1 => \^w_alarm_hours_dec\,
      I2 => \r_Count_reg[21]_1\(8),
      O => \r_Count[23]_i_44__0_n_0\
    );
\r_Count[23]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(7),
      I1 => \^w_alarm_hours_dec\,
      I2 => \^w_alarm_minutes_dec\,
      I3 => \r_Count_reg[21]_1\(6),
      O => \r_Count[23]_i_45_n_0\
    );
\r_Count[23]_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_Count_reg[21]\(9),
      I1 => \^w_time_hours_dec\,
      I2 => \r_Count_reg[21]\(8),
      O => \r_Count[23]_i_45__0_n_0\
    );
\r_Count[23]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \r_Count_reg[21]\(7),
      I1 => \^w_time_hours_dec\,
      I2 => \^w_time_minutes_dec\,
      I3 => \r_Count_reg[21]\(6),
      O => \r_Count[23]_i_46_n_0\
    );
\r_Count[23]_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"045C"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(5),
      I1 => \^w_alarm_hours_dec\,
      I2 => \^w_alarm_minutes_dec\,
      I3 => \r_Count_reg[21]_1\(4),
      O => \r_Count[23]_i_46__0_n_0\
    );
\r_Count[23]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1074"
    )
        port map (
      I0 => \r_Count_reg[21]\(5),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => \r_Count_reg[21]\(4),
      O => \r_Count[23]_i_47_n_0\
    );
\r_Count[23]_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(11),
      I1 => \^w_alarm_hours_dec\,
      I2 => \r_Count_reg[21]_1\(10),
      O => \r_Count[23]_i_47__0_n_0\
    );
\r_Count[23]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \r_Count_reg[21]\(11),
      I1 => \^w_time_hours_dec\,
      I2 => \r_Count_reg[21]\(10),
      O => \r_Count[23]_i_48_n_0\
    );
\r_Count[23]_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(9),
      I1 => \^w_alarm_hours_dec\,
      I2 => \r_Count_reg[21]_1\(8),
      O => \r_Count[23]_i_48__0_n_0\
    );
\r_Count[23]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4025"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(6),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[21]_1\(7),
      O => \r_Count[23]_i_49_n_0\
    );
\r_Count[23]_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \r_Count_reg[21]\(9),
      I1 => \^w_time_hours_dec\,
      I2 => \r_Count_reg[21]\(8),
      O => \r_Count[23]_i_49__0_n_0\
    );
\r_Count[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA9555"
    )
        port map (
      I0 => \^r_count_reg[23]_2\,
      I1 => \r_Count_reg[20]\(17),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \r_Count_reg[21]_1\(12),
      O => \r_Count_reg[23]_1\(0)
    );
\r_Count[23]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4025"
    )
        port map (
      I0 => \r_Count_reg[21]\(6),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => \r_Count_reg[21]\(7),
      O => \r_Count[23]_i_50_n_0\
    );
\r_Count[23]_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6401"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(5),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[21]_1\(4),
      O => \r_Count[23]_i_50__0_n_0\
    );
\r_Count[23]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6401"
    )
        port map (
      I0 => \r_Count_reg[21]\(5),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => \r_Count_reg[21]\(4),
      O => \r_Count[23]_i_51_n_0\
    );
\r_Count[23]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count_reg[20]\(15),
      I1 => \^w_alarm_hours_inc\,
      I2 => \^w_alarm_hours_dec\,
      O => \r_Count[23]_i_52_n_0\
    );
\r_Count[23]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Time_Stamp(15),
      I1 => \^w_time_hours_inc\,
      I2 => \^w_time_hours_dec\,
      O => \r_Count[23]_i_53_n_0\
    );
\r_Count[23]_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^w_alarm_hours_dec\,
      I1 => \^w_alarm_hours_inc\,
      I2 => \r_Count_reg[20]\(15),
      O => \r_Count[23]_i_53__0_n_0\
    );
\r_Count[23]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1F9F9F9"
    )
        port map (
      I0 => \^w_alarm_hours_inc\,
      I1 => \r_Count_reg[20]\(13),
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[20]\(12),
      I4 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_54_n_0\
    );
\r_Count[23]_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => \^w_time_hours_inc\,
      I2 => w_Time_Stamp(15),
      O => \r_Count[23]_i_54__0_n_0\
    );
\r_Count[23]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1F9F9F9"
    )
        port map (
      I0 => \^w_time_hours_inc\,
      I1 => w_Time_Stamp(13),
      I2 => \^w_time_hours_dec\,
      I3 => w_Time_Stamp(12),
      I4 => \^w_time_minutes_inc\,
      O => \r_Count[23]_i_55_n_0\
    );
\r_Count[23]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFC01FC01FC01F"
    )
        port map (
      I0 => w_Time_Stamp(11),
      I1 => \^w_time_minutes_inc\,
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(12),
      I4 => \^w_time_minutes_dec\,
      I5 => \^w_time_hours_dec\,
      O => \r_Count[23]_i_56_n_0\
    );
\r_Count[23]_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"42BD"
    )
        port map (
      I0 => \^w_alarm_hours_dec\,
      I1 => \^w_alarm_hours_inc\,
      I2 => \r_Count_reg[20]\(15),
      I3 => \r_Count_reg[20]\(16),
      O => \r_Count[23]_i_56__0_n_0\
    );
\r_Count[23]_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"42BD"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => \^w_time_hours_inc\,
      I2 => w_Time_Stamp(15),
      I3 => w_Time_Stamp(16),
      O => \r_Count[23]_i_57__0_n_0\
    );
\r_Count[23]_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F78F0F000870F0FF"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \r_Count_reg[20]\(12),
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[20]\(13),
      I4 => \^w_alarm_hours_inc\,
      I5 => \r_Count_reg[20]\(14),
      O => \r_Count[23]_i_58__0_n_0\
    );
\r_Count[23]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F78F0F000870F0FF"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(12),
      I2 => \^w_time_hours_dec\,
      I3 => w_Time_Stamp(13),
      I4 => \^w_time_hours_inc\,
      I5 => w_Time_Stamp(14),
      O => \r_Count[23]_i_59_n_0\
    );
\r_Count[23]_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"045C"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(3),
      I1 => \^w_alarm_hours_dec\,
      I2 => \^w_alarm_minutes_dec\,
      I3 => \r_Count_reg[21]_1\(2),
      O => \r_Count[23]_i_59__0_n_0\
    );
\r_Count[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA9555"
    )
        port map (
      I0 => \^r_count_reg[23]_0\,
      I1 => w_Time_Stamp(17),
      I2 => \^r_count_reg[11]\(0),
      I3 => \r_Count_reg[22]\(0),
      I4 => \r_Count_reg[21]\(12),
      O => \r_Count_reg[23]\(0)
    );
\r_Count[23]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_56_n_0\,
      I1 => \^w_time_hours_dec\,
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(13),
      I4 => w_Time_Stamp(12),
      I5 => \^w_time_minutes_inc\,
      O => \r_Count[23]_i_60_n_0\
    );
\r_Count[23]_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(1),
      I1 => \^w_alarm_hours_dec\,
      I2 => \^w_alarm_minutes_dec\,
      I3 => \r_Count_reg[21]_1\(0),
      O => \r_Count[23]_i_60__0_n_0\
    );
\r_Count[23]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1074"
    )
        port map (
      I0 => \r_Count_reg[21]\(3),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => \r_Count_reg[21]\(2),
      O => \r_Count[23]_i_61_n_0\
    );
\r_Count[23]_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4054"
    )
        port map (
      I0 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(7),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(6),
      O => \r_Count[23]_i_61__0_n_0\
    );
\r_Count[23]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => \r_Count_reg[21]\(1),
      I1 => \^w_time_hours_dec\,
      I2 => \^w_time_minutes_dec\,
      I3 => \r_Count_reg[21]\(0),
      O => \r_Count[23]_i_62_n_0\
    );
\r_Count[23]_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(5),
      I2 => \^w_alarm_minutes_inc\,
      I3 => \r_Count_reg[20]\(1),
      O => \r_Count[23]_i_62__0_n_0\
    );
\r_Count[23]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4054"
    )
        port map (
      I0 => \U_Time/U_Time_Counter/r_Count2\(7),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => \U_Time/U_Time_Counter/r_Count2\(6),
      O => \r_Count[23]_i_63_n_0\
    );
\r_Count[23]_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6401"
    )
        port map (
      I0 => \r_Count_reg[21]_1\(3),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[21]_1\(2),
      O => \r_Count[23]_i_63__0_n_0\
    );
\r_Count[23]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^w_time_minutes_dec\,
      I1 => \U_Time/U_Time_Counter/r_Count2\(5),
      I2 => \^r_count_reg[7]_3\(0),
      O => \r_Count[23]_i_64_n_0\
    );
\r_Count[23]_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \^w_alarm_hours_dec\,
      I1 => \r_Count_reg[21]_1\(1),
      I2 => \r_Count_reg[21]_1\(0),
      I3 => \^w_alarm_minutes_dec\,
      O => \r_Count[23]_i_64__0_n_0\
    );
\r_Count[23]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6401"
    )
        port map (
      I0 => \r_Count_reg[21]\(3),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => \r_Count_reg[21]\(2),
      O => \r_Count[23]_i_65_n_0\
    );
\r_Count[23]_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1481"
    )
        port map (
      I0 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(7),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(6),
      O => \r_Count[23]_i_65__0_n_0\
    );
\r_Count[23]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => \r_Count_reg[21]\(1),
      I2 => \r_Count_reg[21]\(0),
      I3 => \^w_time_minutes_dec\,
      O => \r_Count[23]_i_66_n_0\
    );
\r_Count[23]_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2841"
    )
        port map (
      I0 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(5),
      I1 => \^w_alarm_minutes_inc\,
      I2 => \r_Count_reg[20]\(1),
      I3 => \^w_alarm_minutes_dec\,
      O => \r_Count[23]_i_66__0_n_0\
    );
\r_Count[23]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1481"
    )
        port map (
      I0 => \U_Time/U_Time_Counter/r_Count2\(7),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => \U_Time/U_Time_Counter/r_Count2\(6),
      O => \r_Count[23]_i_67_n_0\
    );
\r_Count[23]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \U_Time/U_Time_Counter/r_Count2\(5),
      I1 => \^r_count_reg[7]_3\(0),
      I2 => \^w_time_minutes_dec\,
      O => \r_Count[23]_i_68_n_0\
    );
\r_Count[23]_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFC01FC01FC01F"
    )
        port map (
      I0 => \r_Count_reg[20]\(11),
      I1 => \^w_alarm_minutes_inc\,
      I2 => \^w_alarm_hours_inc\,
      I3 => \r_Count_reg[20]\(12),
      I4 => \^w_alarm_minutes_dec\,
      I5 => \^w_alarm_hours_dec\,
      O => \r_Count[23]_i_68__0_n_0\
    );
\r_Count[23]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D1F"
    )
        port map (
      I0 => \^r_count_reg[15]_7\,
      I1 => \r_Count_reg[20]\(11),
      I2 => \^r_count_reg[15]_4\,
      I3 => \r_Count_reg[20]\(10),
      O => \r_Count[23]_i_69_n_0\
    );
\r_Count[23]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F1"
    )
        port map (
      I0 => \^r_count_reg[15]_1\,
      I1 => w_Time_Stamp(11),
      I2 => \^r_count_reg[15]\,
      I3 => w_Time_Stamp(10),
      O => \r_Count[23]_i_70_n_0\
    );
\r_Count[23]_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1FB00FBFBFFA1"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \^w_alarm_hours_inc\,
      I2 => \r_Count_reg[20]\(9),
      I3 => \^w_alarm_hours_dec\,
      I4 => \^w_alarm_minutes_dec\,
      I5 => \r_Count_reg[20]\(8),
      O => \r_Count[23]_i_71__0_n_0\
    );
\r_Count[23]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2FFEE220EEE2F"
    )
        port map (
      I0 => \^w_time_hours_dec\,
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_inc\,
      I3 => \^w_time_minutes_inc\,
      I4 => w_Time_Stamp(8),
      I5 => w_Time_Stamp(9),
      O => \r_Count[23]_i_72_n_0\
    );
\r_Count[23]_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966699669966996"
    )
        port map (
      I0 => \r_Count[23]_i_68__0_n_0\,
      I1 => \^w_alarm_hours_dec\,
      I2 => \^w_alarm_hours_inc\,
      I3 => \r_Count_reg[20]\(13),
      I4 => \r_Count_reg[20]\(12),
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_72__0_n_0\
    );
\r_Count[23]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7689768913EC8976"
    )
        port map (
      I0 => w_Time_Stamp(8),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => w_Time_Stamp(9),
      I4 => \^w_time_hours_inc\,
      I5 => \^w_time_minutes_inc\,
      O => \r_Count[23]_i_73_n_0\
    );
\r_Count[23]_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AAA955A95556AA"
    )
        port map (
      I0 => \r_Count[23]_i_69_n_0\,
      I1 => \r_Count_reg[20]\(11),
      I2 => \^w_alarm_minutes_inc\,
      I3 => \^w_alarm_hours_inc\,
      I4 => \r_Count_reg[20]\(12),
      I5 => \r_Count[19]_i_19__0_n_0\,
      O => \r_Count[23]_i_73__0_n_0\
    );
\r_Count[23]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AAA955A95556AA"
    )
        port map (
      I0 => \r_Count[23]_i_70_n_0\,
      I1 => w_Time_Stamp(11),
      I2 => \^w_time_minutes_inc\,
      I3 => \^w_time_hours_inc\,
      I4 => w_Time_Stamp(12),
      I5 => \^r_count_reg[7]_2\,
      O => \r_Count[23]_i_74_n_0\
    );
\r_Count[23]_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA5A55AA65959A6"
    )
        port map (
      I0 => \r_Count[23]_i_71__0_n_0\,
      I1 => \^w_alarm_hours_inc\,
      I2 => \^w_alarm_minutes_inc\,
      I3 => \r_Count_reg[20]\(10),
      I4 => \^r_count_reg[15]_4\,
      I5 => \r_Count_reg[20]\(9),
      O => \r_Count[23]_i_75__0_n_0\
    );
\r_Count[23]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55A5AA559A6A659"
    )
        port map (
      I0 => \r_Count[23]_i_72_n_0\,
      I1 => \^w_time_hours_inc\,
      I2 => \^w_time_minutes_inc\,
      I3 => w_Time_Stamp(10),
      I4 => \^r_count_reg[15]\,
      I5 => w_Time_Stamp(9),
      O => \r_Count[23]_i_76_n_0\
    );
\r_Count[23]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A9AAA65959A6"
    )
        port map (
      I0 => \r_Count[23]_i_73_n_0\,
      I1 => \^w_time_hours_inc\,
      I2 => \^w_time_minutes_inc\,
      I3 => w_Time_Stamp(8),
      I4 => \^r_count_reg[15]\,
      I5 => w_Time_Stamp(7),
      O => \r_Count[23]_i_77_n_0\
    );
\r_Count[23]_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7689768913EC8976"
    )
        port map (
      I0 => \r_Count_reg[20]\(8),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[20]\(9),
      I4 => \^w_alarm_hours_inc\,
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_77__0_n_0\
    );
\r_Count[23]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D543FD57"
    )
        port map (
      I0 => \^r_count_reg[11]_1\,
      I1 => \^w_alarm_minutes_inc\,
      I2 => \^w_alarm_hours_inc\,
      I3 => \r_Count_reg[20]\(7),
      I4 => \r_Count_reg[20]\(6),
      O => \r_Count[23]_i_78_n_0\
    );
\r_Count[23]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83FEAB"
    )
        port map (
      I0 => \^r_count_reg[11]_0\,
      I1 => \^w_time_minutes_inc\,
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(7),
      I4 => w_Time_Stamp(6),
      O => \r_Count[23]_i_79_n_0\
    );
\r_Count[23]_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"417D690069FF7D41"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \^w_alarm_hours_inc\,
      I2 => \r_Count_reg[20]\(6),
      I3 => \^w_alarm_hours_dec\,
      I4 => \^w_alarm_minutes_dec\,
      I5 => \r_Count_reg[20]\(5),
      O => \r_Count[23]_i_79__0_n_0\
    );
\r_Count[23]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"417D690069FF7D41"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => \^w_time_hours_inc\,
      I2 => w_Time_Stamp(6),
      I3 => \^w_time_hours_dec\,
      I4 => \^w_time_minutes_dec\,
      I5 => w_Time_Stamp(5),
      O => \r_Count[23]_i_80_n_0\
    );
\r_Count[23]_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"788787781EE1E11E"
    )
        port map (
      I0 => \r_Count_reg[20]\(5),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[20]\(6),
      I4 => \^w_alarm_hours_inc\,
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_80__0_n_0\
    );
\r_Count[23]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1999001900260026"
    )
        port map (
      I0 => w_Time_Stamp(5),
      I1 => \^w_time_minutes_inc\,
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(4),
      I4 => \^w_time_hours_dec\,
      I5 => \^w_time_minutes_dec\,
      O => \r_Count[23]_i_81_n_0\
    );
\r_Count[23]_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAA959A6A659"
    )
        port map (
      I0 => \r_Count[23]_i_77__0_n_0\,
      I1 => \^w_alarm_hours_inc\,
      I2 => \^w_alarm_minutes_inc\,
      I3 => \r_Count_reg[20]\(8),
      I4 => \^r_count_reg[15]_4\,
      I5 => \r_Count_reg[20]\(7),
      O => \r_Count[23]_i_81__0_n_0\
    );
\r_Count[23]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => w_Time_Stamp(2),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => w_Time_Stamp(4),
      I4 => \^w_time_minutes_inc\,
      O => \r_Count[23]_i_82_n_0\
    );
\r_Count[23]_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA5A55AA65959A6"
    )
        port map (
      I0 => \r_Count[23]_i_78_n_0\,
      I1 => \^w_alarm_hours_inc\,
      I2 => \^w_alarm_minutes_inc\,
      I3 => \r_Count_reg[20]\(8),
      I4 => \^r_count_reg[15]_4\,
      I5 => \r_Count_reg[20]\(7),
      O => \r_Count[23]_i_82__0_n_0\
    );
\r_Count[23]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55A5AA559A6A659"
    )
        port map (
      I0 => \r_Count[23]_i_79_n_0\,
      I1 => \^w_time_hours_inc\,
      I2 => \^w_time_minutes_inc\,
      I3 => w_Time_Stamp(8),
      I4 => \^r_count_reg[15]\,
      I5 => w_Time_Stamp(7),
      O => \r_Count[23]_i_83_n_0\
    );
\r_Count[23]_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95A95656A9"
    )
        port map (
      I0 => \r_Count[23]_i_79__0_n_0\,
      I1 => \^w_alarm_minutes_inc\,
      I2 => \^w_alarm_hours_inc\,
      I3 => \r_Count_reg[20]\(7),
      I4 => \^r_count_reg[11]_1\,
      I5 => \r_Count_reg[20]\(6),
      O => \r_Count[23]_i_83__0_n_0\
    );
\r_Count[23]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A56A9A956"
    )
        port map (
      I0 => \r_Count[23]_i_80_n_0\,
      I1 => \^w_time_minutes_inc\,
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(7),
      I4 => \^r_count_reg[11]_0\,
      I5 => w_Time_Stamp(6),
      O => \r_Count[23]_i_84_n_0\
    );
\r_Count[23]_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966669666969699"
    )
        port map (
      I0 => \r_Count[23]_i_94__0_n_0\,
      I1 => \^w_alarm_hours_dec\,
      I2 => \r_Count[23]_i_95_n_0\,
      I3 => \^w_alarm_minutes_dec\,
      I4 => \r_Count_reg[20]\(5),
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_84__0_n_0\
    );
\r_Count[23]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666969999996"
    )
        port map (
      I0 => \r_Count[23]_i_96_n_0\,
      I1 => \^w_time_hours_dec\,
      I2 => \^w_time_minutes_dec\,
      I3 => \^w_time_minutes_inc\,
      I4 => w_Time_Stamp(5),
      I5 => \r_Count[23]_i_81_n_0\,
      O => \r_Count[23]_i_85_n_0\
    );
\r_Count[23]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD2B42D4FCFC0303"
    )
        port map (
      I0 => \r_Count[23]_i_97_n_0\,
      I1 => \^r_count_reg[7]_4\,
      I2 => w_Time_Stamp(4),
      I3 => \^w_time_hours_dec\,
      I4 => \r_Count[23]_i_98_n_0\,
      I5 => \^w_time_minutes_dec\,
      O => \r_Count[23]_i_86_n_0\
    );
\r_Count[23]_i_86__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \r_Count_reg[20]\(2),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[20]\(4),
      I4 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_86__0_n_0\
    );
\r_Count[23]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F3FC07B847B84"
    )
        port map (
      I0 => \r_Count_reg[20]\(2),
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[20]\(4),
      I4 => \^w_alarm_hours_inc\,
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_87_n_0\
    );
\r_Count[23]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_count_reg[7]\,
      I1 => \^w_alarm_minutes_inc\,
      I2 => \^w_alarm_hours_inc\,
      I3 => \r_Count_reg[20]\(3),
      O => \r_Count[23]_i_88_n_0\
    );
\r_Count[23]_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F3FC07B847B84"
    )
        port map (
      I0 => w_Time_Stamp(2),
      I1 => \^w_time_minutes_dec\,
      I2 => \^w_time_hours_dec\,
      I3 => w_Time_Stamp(4),
      I4 => \^w_time_hours_inc\,
      I5 => \^w_time_minutes_inc\,
      O => \r_Count[23]_i_88__0_n_0\
    );
\r_Count[23]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count[11]_i_12_n_0\,
      I1 => \^w_time_minutes_inc\,
      I2 => \^w_time_hours_inc\,
      I3 => w_Time_Stamp(3),
      O => \r_Count[23]_i_89_n_0\
    );
\r_Count[23]_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \r_Count_reg[20]\(1),
      O => \r_Count[23]_i_89__0_n_0\
    );
\r_Count[23]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(1),
      O => \r_Count[23]_i_90_n_0\
    );
\r_Count[23]_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9959596666A6A699"
    )
        port map (
      I0 => \r_Count[23]_i_86__0_n_0\,
      I1 => \^w_alarm_minutes_dec\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \r_Count_reg[20]\(4),
      I4 => \r_Count[15]_i_20__0_n_0\,
      I5 => \r_Count[23]_i_102__0_n_0\,
      O => \r_Count[23]_i_90__0_n_0\
    );
\r_Count[23]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
        port map (
      I0 => \^r_time_state\(1),
      I1 => w_Minutes_Dec,
      I2 => r_Prev_Signal_1,
      I3 => i_Change_Time,
      I4 => Q(0),
      I5 => \^r_time_state\(0),
      O => \r_Count[23]_i_91_n_0\
    );
\r_Count[23]_i_91__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65A6A665"
    )
        port map (
      I0 => \r_Count[23]_i_87_n_0\,
      I1 => \^r_count_reg[7]\,
      I2 => \r_Count_reg[20]\(3),
      I3 => \^w_alarm_minutes_inc\,
      I4 => \^w_alarm_hours_inc\,
      O => \r_Count[23]_i_91__0_n_0\
    );
\r_Count[23]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65A6A665"
    )
        port map (
      I0 => \r_Count[23]_i_88__0_n_0\,
      I1 => \r_Count[11]_i_12_n_0\,
      I2 => w_Time_Stamp(3),
      I3 => \^w_time_minutes_inc\,
      I4 => \^w_time_hours_inc\,
      O => \r_Count[23]_i_92_n_0\
    );
\r_Count[23]_i_92__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \r_Count_reg[20]\(3),
      I1 => \^w_alarm_hours_inc\,
      I2 => \^w_alarm_hours_dec\,
      I3 => \^w_alarm_minutes_inc\,
      I4 => \r_Count_reg[20]\(2),
      O => \r_Count[23]_i_92__0_n_0\
    );
\r_Count[23]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => w_Time_Stamp(3),
      I1 => \^w_time_hours_inc\,
      I2 => \^w_time_hours_dec\,
      I3 => \^w_time_minutes_inc\,
      I4 => w_Time_Stamp(2),
      O => \r_Count[23]_i_93_n_0\
    );
\r_Count[23]_i_94__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[20]\(6),
      I1 => \^w_alarm_hours_inc\,
      I2 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_94__0_n_0\
    );
\r_Count[23]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088F8F8F"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \^w_alarm_hours_dec\,
      I2 => \r_Count_reg[20]\(4),
      I3 => \^w_alarm_hours_inc\,
      I4 => \^w_alarm_minutes_inc\,
      O => \r_Count[23]_i_95_n_0\
    );
\r_Count[23]_i_95__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(1),
      I2 => \^w_time_minutes_dec\,
      O => \r_Count[23]_i_95__0_n_0\
    );
\r_Count[23]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_Time_Stamp(6),
      I1 => \^w_time_hours_inc\,
      I2 => \^w_time_minutes_inc\,
      O => \r_Count[23]_i_96_n_0\
    );
\r_Count[23]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(2),
      O => \r_Count[23]_i_97_n_0\
    );
\r_Count[23]_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7F7F7FF"
    )
        port map (
      I0 => \^r_time_state\(1),
      I1 => w_Minutes_Dec,
      I2 => r_Prev_Signal_1,
      I3 => i_Change_Alarm,
      I4 => Q(1),
      I5 => \^r_time_state\(0),
      O => \r_Count_reg[3]_2\(0)
    );
\r_Count[23]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^w_time_minutes_inc\,
      I1 => w_Time_Stamp(5),
      O => \r_Count[23]_i_98_n_0\
    );
\r_Count[23]_i_98__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^w_alarm_minutes_inc\,
      I1 => \r_Count_reg[20]\(1),
      I2 => \^w_alarm_minutes_dec\,
      O => \r_Count_reg[3]_0\(0)
    );
\r_Count[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAA6A6"
    )
        port map (
      I0 => w_Time_Stamp(0),
      I1 => w_Clk_100Hz,
      I2 => r_Prev_Signal,
      I3 => \^r_time_state\(0),
      I4 => \^r_time_state\(1),
      O => \r_Count_reg[7]_1\(0)
    );
\r_Count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \r_Count[11]_i_12_n_0\,
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => w_Time_Stamp(3),
      I4 => \U_Time/U_Time_Counter/r_Count2\(6),
      I5 => \r_Count[11]_i_13_n_0\,
      O => \r_Count[7]_i_2_n_0\
    );
\r_Count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^r_count_reg[7]\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[20]\(3),
      I4 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(6),
      I5 => \r_Count[11]_i_12__0_n_0\,
      O => \r_Count[7]_i_2__0_n_0\
    );
\r_Count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^w_time_minutes_dec\,
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => w_Time_Stamp(2),
      I4 => \U_Time/U_Time_Counter/r_Count2\(5),
      I5 => \^w_time_minutes_inc\,
      O => \r_Count[7]_i_3_n_0\
    );
\r_Count[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[20]\(2),
      I4 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(5),
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[7]_i_3__0_n_0\
    );
\r_Count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555C04055154000"
    )
        port map (
      I0 => \^w_time_minutes_dec\,
      I1 => \r_Count_reg[22]\(0),
      I2 => \^r_count_reg[11]\(0),
      I3 => w_Time_Stamp(1),
      I4 => \^r_count_reg[7]_3\(0),
      I5 => \^w_time_minutes_inc\,
      O => \r_Count[7]_i_4_n_0\
    );
\r_Count[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0555500"
    )
        port map (
      I0 => \^w_alarm_minutes_dec\,
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[7]_0\(0),
      I3 => \r_Count_reg[20]\(1),
      I4 => \^w_alarm_minutes_inc\,
      O => \r_Count[7]_i_4__0_n_0\
    );
\r_Count[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A95656A9A659"
    )
        port map (
      I0 => \r_Count[7]_i_2__0_n_0\,
      I1 => \r_Count_reg[20]\(4),
      I2 => \r_Count_reg[21]_3\,
      I3 => \r_Count[19]_i_19__0_n_0\,
      I4 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(7),
      I5 => \r_Count[15]_i_20__0_n_0\,
      O => \r_Count[7]_i_5__0_n_0\
    );
\r_Count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[7]_i_2_n_0\,
      I1 => \^r_count_reg[7]_2\,
      I2 => \r_Count_reg[22]_0\,
      I3 => w_Time_Stamp(4),
      I4 => \U_Time/U_Time_Counter/r_Count2\(7),
      I5 => \^r_count_reg[7]_4\,
      O => \r_Count[7]_i_6_n_0\
    );
\r_Count[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[7]_i_3__0_n_0\,
      I1 => \^r_count_reg[7]\,
      I2 => \r_Count_reg[21]_3\,
      I3 => \r_Count_reg[20]\(3),
      I4 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(6),
      I5 => \r_Count[11]_i_12__0_n_0\,
      O => \r_Count[7]_i_6__0_n_0\
    );
\r_Count[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[7]_i_3_n_0\,
      I1 => \r_Count[11]_i_12_n_0\,
      I2 => \r_Count_reg[22]_0\,
      I3 => w_Time_Stamp(3),
      I4 => \U_Time/U_Time_Counter/r_Count2\(6),
      I5 => \r_Count[11]_i_13_n_0\,
      O => \r_Count[7]_i_7_n_0\
    );
\r_Count[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[7]_i_4__0_n_0\,
      I1 => \^w_alarm_minutes_dec\,
      I2 => \r_Count_reg[21]_3\,
      I3 => \r_Count_reg[20]\(2),
      I4 => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(5),
      I5 => \^w_alarm_minutes_inc\,
      O => \r_Count[7]_i_7__0_n_0\
    );
\r_Count[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[7]_i_4_n_0\,
      I1 => \^w_time_minutes_dec\,
      I2 => \r_Count_reg[22]_0\,
      I3 => w_Time_Stamp(2),
      I4 => \U_Time/U_Time_Counter/r_Count2\(5),
      I5 => \^w_time_minutes_inc\,
      O => \r_Count[7]_i_8_n_0\
    );
\r_Count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_1_n_0\,
      CO(3) => \r_Count_reg[11]_i_1_n_0\,
      CO(2) => \r_Count_reg[11]_i_1_n_1\,
      CO(1) => \r_Count_reg[11]_i_1_n_2\,
      CO(0) => \r_Count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[11]_i_2_n_0\,
      DI(2) => \r_Count[11]_i_3_n_0\,
      DI(1) => \r_Count[11]_i_4_n_0\,
      DI(0) => \r_Count[11]_i_5_n_0\,
      O(3 downto 0) => r_Count(7 downto 4),
      S(3) => \r_Count[11]_i_6_n_0\,
      S(2) => \r_Count[11]_i_7_n_0\,
      S(1) => \r_Count[11]_i_8_n_0\,
      S(0) => \r_Count[11]_i_9_n_0\
    );
\r_Count_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[15]_8\(0),
      CO(2) => \r_Count_reg[11]_i_13_n_1\,
      CO(1) => \r_Count_reg[11]_i_13_n_2\,
      CO(0) => \r_Count_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[11]_i_17_n_0\,
      DI(2) => \r_Count[11]_i_18__0_n_0\,
      DI(1) => \r_Count[11]_i_19__0_n_0\,
      DI(0) => \^w_alarm_minutes_inc\,
      O(3 downto 1) => \U_Alarm_Time/U_Alarm_Time_Counter/r_Count2\(7 downto 5),
      O(0) => \NLW_r_Count_reg[11]_i_13_O_UNCONNECTED\(0),
      S(3 downto 2) => \r_Count_reg[7]_6\(1 downto 0),
      S(1) => \r_Count[11]_i_22__0_n_0\,
      S(0) => \r_Count[11]_i_23_n_0\
    );
\r_Count_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[0]\(0),
      CO(3) => \r_Count_reg[15]_2\(0),
      CO(2) => \r_Count_reg[11]_i_14_n_1\,
      CO(1) => \r_Count_reg[11]_i_14_n_2\,
      CO(0) => \r_Count_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[11]_i_18_n_0\,
      DI(2) => \r_Count[11]_i_19_n_0\,
      DI(1) => \r_Count[11]_i_20_n_0\,
      DI(0) => \^w_time_minutes_inc\,
      O(3 downto 1) => \U_Time/U_Time_Counter/r_Count2\(7 downto 5),
      O(0) => \^r_count_reg[7]_3\(0),
      S(3 downto 2) => \r_Count_reg[7]_5\(1 downto 0),
      S(1) => \r_Count[11]_i_23__0_n_0\,
      S(0) => \r_Count[11]_i_24_n_0\
    );
\r_Count_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[7]_i_1__0_n_0\,
      CO(3) => \r_Count_reg[11]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[11]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[11]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[10]_0\(1 downto 0),
      DI(1) => \r_Count[11]_i_4__0_n_0\,
      DI(0) => \r_Count[11]_i_5__0_n_0\,
      O(3 downto 0) => \r_Count_reg[19]_4\(7 downto 4),
      S(3) => \r_Count[11]_i_6__0_n_0\,
      S(2) => \r_Count_reg[9]\(0),
      S(1) => \r_Count[11]_i_8__0_n_0\,
      S(0) => \r_Count[11]_i_9__0_n_0\
    );
\r_Count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_1_n_0\,
      CO(3) => \r_Count_reg[19]_2\(0),
      CO(2) => \r_Count_reg[15]_i_1_n_1\,
      CO(1) => \r_Count_reg[15]_i_1_n_2\,
      CO(0) => \r_Count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_2_n_0\,
      DI(2) => \r_Count[15]_i_3_n_0\,
      DI(1) => \r_Count[15]_i_4_n_0\,
      DI(0) => \r_Count[15]_i_5_n_0\,
      O(3 downto 0) => r_Count(11 downto 8),
      S(3) => \r_Count[15]_i_6_n_0\,
      S(2) => \r_Count[15]_i_7_n_0\,
      S(1) => \r_Count[15]_i_8_n_0\,
      S(0) => \r_Count[15]_i_9_n_0\
    );
\r_Count_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[11]_i_1__0_n_0\,
      CO(3) => \r_Count_reg[15]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[15]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[15]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_2__0_n_0\,
      DI(2) => \r_Count[15]_i_3__0_n_0\,
      DI(1) => \r_Count[15]_i_4__0_n_0\,
      DI(0) => \r_Count[15]_i_5__0_n_0\,
      O(3 downto 0) => \r_Count_reg[19]_4\(11 downto 8),
      S(3) => \r_Count[15]_i_6__0_n_0\,
      S(2) => \r_Count[15]_i_7__0_n_0\,
      S(1) => \r_Count[15]_i_8__0_n_0\,
      S(0) => \r_Count[15]_i_9__0_n_0\
    );
\r_Count_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_1__0_n_0\,
      CO(3) => \r_Count_reg[23]_8\(0),
      CO(2) => \r_Count_reg[19]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[19]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[19]_i_2__0_n_0\,
      DI(2) => \r_Count_reg[16]_1\(0),
      DI(1) => \r_Count[19]_i_4__0_n_0\,
      DI(0) => \r_Count[19]_i_5__0_n_0\,
      O(3 downto 0) => \r_Count_reg[19]_4\(15 downto 12),
      S(3) => \r_Count[19]_i_6__0_n_0\,
      S(2) => \r_Count[19]_i_7__0_n_0\,
      S(1) => \r_Count[19]_i_8__0_n_0\,
      S(0) => \r_Count[19]_i_9__0_n_0\
    );
\r_Count_reg[23]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_25_n_0\,
      CO(3 downto 2) => \NLW_r_Count_reg[23]_i_10__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^r_count_reg[7]_0\(0),
      CO(0) => \r_Count_reg[23]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[21]_4\(1 downto 0)
    );
\r_Count_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_26_n_0\,
      CO(3 downto 2) => \NLW_r_Count_reg[23]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^r_count_reg[11]\(0),
      CO(0) => \r_Count_reg[23]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[21]_2\(1 downto 0)
    );
\r_Count_reg[23]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_42_n_0\,
      CO(3) => \r_Count_reg[23]_i_25_n_0\,
      CO(2) => \r_Count_reg[23]_i_25_n_1\,
      CO(1) => \r_Count_reg[23]_i_25_n_2\,
      CO(0) => \r_Count_reg[23]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_43_n_0\,
      DI(2) => \r_Count[23]_i_44__0_n_0\,
      DI(1) => \r_Count[23]_i_45_n_0\,
      DI(0) => \r_Count[23]_i_46__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_47__0_n_0\,
      S(2) => \r_Count[23]_i_48__0_n_0\,
      S(1) => \r_Count[23]_i_49_n_0\,
      S(0) => \r_Count[23]_i_50__0_n_0\
    );
\r_Count_reg[23]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_43_n_0\,
      CO(3) => \r_Count_reg[23]_i_26_n_0\,
      CO(2) => \r_Count_reg[23]_i_26_n_1\,
      CO(1) => \r_Count_reg[23]_i_26_n_2\,
      CO(0) => \r_Count_reg[23]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_44_n_0\,
      DI(2) => \r_Count[23]_i_45__0_n_0\,
      DI(1) => \r_Count[23]_i_46_n_0\,
      DI(0) => \r_Count[23]_i_47_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_48_n_0\,
      S(2) => \r_Count[23]_i_49__0_n_0\,
      S(1) => \r_Count[23]_i_50_n_0\,
      S(0) => \r_Count[23]_i_51_n_0\
    );
\r_Count_reg[23]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_51_n_0\,
      CO(3) => \r_Count_reg[3]_3\(0),
      CO(2) => \r_Count_reg[23]_i_28_n_1\,
      CO(1) => \r_Count_reg[23]_i_28_n_2\,
      CO(0) => \r_Count_reg[23]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[20]\(17),
      DI(2) => \r_Count[23]_i_52_n_0\,
      DI(1) => \r_Count[23]_i_53__0_n_0\,
      DI(0) => \r_Count[23]_i_54_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count_reg[18]\(1),
      S(2) => \r_Count[23]_i_56__0_n_0\,
      S(1) => \r_Count_reg[18]\(0),
      S(0) => \r_Count[23]_i_58__0_n_0\
    );
\r_Count_reg[23]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_52_n_0\,
      CO(3) => \r_Count_reg[3]_1\(0),
      CO(2) => \r_Count_reg[23]_i_29_n_1\,
      CO(1) => \r_Count_reg[23]_i_29_n_2\,
      CO(0) => \r_Count_reg[23]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_53_n_0\,
      DI(2) => \r_Count[23]_i_54__0_n_0\,
      DI(1) => \r_Count[23]_i_55_n_0\,
      DI(0) => \r_Count[23]_i_56_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_57__0_n_0\,
      S(2) => \r_Count_reg[16]\(0),
      S(1) => \r_Count[23]_i_59_n_0\,
      S(0) => \r_Count[23]_i_60_n_0\
    );
\r_Count_reg[23]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[23]_i_42_n_0\,
      CO(2) => \r_Count_reg[23]_i_42_n_1\,
      CO(1) => \r_Count_reg[23]_i_42_n_2\,
      CO(0) => \r_Count_reg[23]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_59__0_n_0\,
      DI(2) => \r_Count[23]_i_60__0_n_0\,
      DI(1) => \r_Count[23]_i_61__0_n_0\,
      DI(0) => \r_Count[23]_i_62__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_63__0_n_0\,
      S(2) => \r_Count[23]_i_64__0_n_0\,
      S(1) => \r_Count[23]_i_65__0_n_0\,
      S(0) => \r_Count[23]_i_66__0_n_0\
    );
\r_Count_reg[23]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[23]_i_43_n_0\,
      CO(2) => \r_Count_reg[23]_i_43_n_1\,
      CO(1) => \r_Count_reg[23]_i_43_n_2\,
      CO(0) => \r_Count_reg[23]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_61_n_0\,
      DI(2) => \r_Count[23]_i_62_n_0\,
      DI(1) => \r_Count[23]_i_63_n_0\,
      DI(0) => \r_Count[23]_i_64_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_65_n_0\,
      S(2) => \r_Count[23]_i_66_n_0\,
      S(1) => \r_Count[23]_i_67_n_0\,
      S(0) => \r_Count[23]_i_68_n_0\
    );
\r_Count_reg[23]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_67_n_0\,
      CO(3) => \r_Count_reg[23]_i_51_n_0\,
      CO(2) => \r_Count_reg[23]_i_51_n_1\,
      CO(1) => \r_Count_reg[23]_i_51_n_2\,
      CO(0) => \r_Count_reg[23]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_68__0_n_0\,
      DI(2) => \r_Count[23]_i_69_n_0\,
      DI(1) => \r_Count_reg[13]_0\(0),
      DI(0) => \r_Count[23]_i_71__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_72__0_n_0\,
      S(2) => \r_Count[23]_i_73__0_n_0\,
      S(1) => \r_Count_reg[14]_2\(0),
      S(0) => \r_Count[23]_i_75__0_n_0\
    );
\r_Count_reg[23]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_69_n_0\,
      CO(3) => \r_Count_reg[23]_i_52_n_0\,
      CO(2) => \r_Count_reg[23]_i_52_n_1\,
      CO(1) => \r_Count_reg[23]_i_52_n_2\,
      CO(0) => \r_Count_reg[23]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_70_n_0\,
      DI(2) => \r_Count_reg[13]\(0),
      DI(1) => \r_Count[23]_i_72_n_0\,
      DI(0) => \r_Count[23]_i_73_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_74_n_0\,
      S(2) => \r_Count_reg[14]\(0),
      S(1) => \r_Count[23]_i_76_n_0\,
      S(0) => \r_Count[23]_i_77_n_0\
    );
\r_Count_reg[23]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_76_n_0\,
      CO(3) => \r_Count_reg[23]_i_67_n_0\,
      CO(2) => \r_Count_reg[23]_i_67_n_1\,
      CO(1) => \r_Count_reg[23]_i_67_n_2\,
      CO(0) => \r_Count_reg[23]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_77__0_n_0\,
      DI(2) => \r_Count[23]_i_78_n_0\,
      DI(1) => \r_Count[23]_i_79__0_n_0\,
      DI(0) => \r_Count[23]_i_80__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_67_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_81__0_n_0\,
      S(2) => \r_Count[23]_i_82__0_n_0\,
      S(1) => \r_Count[23]_i_83__0_n_0\,
      S(0) => \r_Count[23]_i_84__0_n_0\
    );
\r_Count_reg[23]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_78_n_0\,
      CO(3) => \r_Count_reg[23]_i_69_n_0\,
      CO(2) => \r_Count_reg[23]_i_69_n_1\,
      CO(1) => \r_Count_reg[23]_i_69_n_2\,
      CO(0) => \r_Count_reg[23]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_79_n_0\,
      DI(2) => \r_Count[23]_i_80_n_0\,
      DI(1) => \r_Count[23]_i_81_n_0\,
      DI(0) => \r_Count[23]_i_82_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_83_n_0\,
      S(2) => \r_Count[23]_i_84_n_0\,
      S(1) => \r_Count[23]_i_85_n_0\,
      S(0) => \r_Count[23]_i_86_n_0\
    );
\r_Count_reg[23]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[0]_1\(0),
      CO(3) => \r_Count_reg[23]_i_76_n_0\,
      CO(2) => \r_Count_reg[23]_i_76_n_1\,
      CO(1) => \r_Count_reg[23]_i_76_n_2\,
      CO(0) => \r_Count_reg[23]_i_76_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_86__0_n_0\,
      DI(2) => \r_Count[23]_i_87_n_0\,
      DI(1) => \r_Count[23]_i_88_n_0\,
      DI(0) => \r_Count[23]_i_89__0_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_90__0_n_0\,
      S(2) => \r_Count[23]_i_91__0_n_0\,
      S(1) => \r_Count[23]_i_92__0_n_0\,
      S(0) => \r_Count_reg[4]_1\(0)
    );
\r_Count_reg[23]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[0]_0\(0),
      CO(3) => \r_Count_reg[23]_i_78_n_0\,
      CO(2) => \r_Count_reg[23]_i_78_n_1\,
      CO(1) => \r_Count_reg[23]_i_78_n_2\,
      CO(0) => \r_Count_reg[23]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_88__0_n_0\,
      DI(2) => \r_Count[23]_i_89_n_0\,
      DI(1) => \r_Count[23]_i_90_n_0\,
      DI(0) => \r_Count[23]_i_91_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_92_n_0\,
      S(2) => \r_Count[23]_i_93_n_0\,
      S(1) => \r_Count_reg[4]\(0),
      S(0) => \r_Count[23]_i_95__0_n_0\
    );
\r_Count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[2]\(0),
      CO(3) => \r_Count_reg[7]_i_1_n_0\,
      CO(2) => \r_Count_reg[7]_i_1_n_1\,
      CO(1) => \r_Count_reg[7]_i_1_n_2\,
      CO(0) => \r_Count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[7]_i_2_n_0\,
      DI(2) => \r_Count[7]_i_3_n_0\,
      DI(1) => \r_Count[7]_i_4_n_0\,
      DI(0) => \r_Count_reg[3]_4\(0),
      O(3 downto 0) => r_Count(3 downto 0),
      S(3) => \r_Count[7]_i_6_n_0\,
      S(2) => \r_Count[7]_i_7_n_0\,
      S(1) => \r_Count[7]_i_8_n_0\,
      S(0) => \r_Count_reg[4]_0\(0)
    );
\r_Count_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[2]_0\(0),
      CO(3) => \r_Count_reg[7]_i_1__0_n_0\,
      CO(2) => \r_Count_reg[7]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[7]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[7]_i_2__0_n_0\,
      DI(2) => \r_Count[7]_i_3__0_n_0\,
      DI(1) => \r_Count[7]_i_4__0_n_0\,
      DI(0) => \r_Count_reg[20]\(0),
      O(3 downto 0) => \r_Count_reg[19]_4\(3 downto 0),
      S(3) => \r_Count[7]_i_5__0_n_0\,
      S(2) => \r_Count[7]_i_6__0_n_0\,
      S(1) => \r_Count[7]_i_7__0_n_0\,
      S(0) => \r_Count_reg[3]_5\(0)
    );
\r_Time_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => \^r_time_state\(0),
      I1 => \^r_time_state\(1),
      I2 => Q(0),
      I3 => i_Change_Time,
      I4 => Q(1),
      I5 => i_Change_Alarm,
      O => \r_Time_State[0]_i_1_n_0\
    );
\r_Time_State[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFEFFFE"
    )
        port map (
      I0 => i_Change_Alarm,
      I1 => Q(1),
      I2 => i_Change_Time,
      I3 => Q(0),
      I4 => \^r_time_state\(1),
      I5 => \^r_time_state\(0),
      O => \r_Time_State[1]_i_1_n_0\
    );
\r_Time_State_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Time_State[0]_i_1_n_0\,
      Q => \^r_time_state\(0),
      R => '0'
    );
\r_Time_State_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => \r_Time_State[1]_i_1_n_0\,
      Q => \^r_time_state\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Clk_100Hz : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Clk_100Hz,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Clk_1KHz : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Clk_1KHz,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Hours_Dec : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Hours_Dec,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Hours_Inc : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Hours_Inc,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Minutes_Dec : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Minutes_Dec,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7 is
  port (
    r_Prev_Signal : out STD_LOGIC;
    w_Minutes_Inc : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7 : entity is "Pulse_Generator";
end Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7 is
begin
r_Prev_Signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      D => w_Minutes_Inc,
      Q => r_Prev_Signal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC;
    r_Alarm_State_reg : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC;
    \r_Segment_Count_reg[4]_0\ : out STD_LOGIC;
    \r_Segment_Count_reg[4]_1\ : out STD_LOGIC;
    \r_Segment_Count_reg[0]_0\ : out STD_LOGIC;
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_Hex_Encoding_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_Reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Segment_Count_reg[1]_0\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_1\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_2\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_3\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_4\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_5\ : in STD_LOGIC;
    r_Clk_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh : entity is "Seven_Segment_Display_Refresh";
end Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^o_anodes\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal o_PM_INST_0_i_100_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_101_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_102_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_24_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_24_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_36_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_39_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_39_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_52_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_52_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_52_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_52_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_57_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_58_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_59_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_74_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_75_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_76_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_77_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_82_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_83_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_84_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_99_n_0 : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_124_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_125_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_126_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_127_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_152_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_152_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_152_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_152_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_153_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_154_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_155_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_171_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_171_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_171_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_171_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_172_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_173_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_174_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_184_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_185_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_186_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_187_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_207_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_208_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_209_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_214_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_215_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_216_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_304_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_304_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_304_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_304_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_305_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_306_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_307_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_308_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_326_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_326_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_326_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_326_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_327_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_328_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_329_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_330_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_475_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_475_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_475_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_475_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_476_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_477_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_478_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_479_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_48_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_48_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_48_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_48_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_497_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_497_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_497_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_497_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_498_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_499_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_500_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_501_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_611_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_612_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_613_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_614_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_622_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_623_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_624_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_625_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_65_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_65_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_69_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_69_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_72_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_72_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_72_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_72_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_78_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_78_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_81_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_81_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_194_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_194_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_197_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_197_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_344_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_345_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_346_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_356_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_357_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_358_n_0\ : STD_LOGIC;
  signal r_Anodes0 : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__0_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__1_n_3\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_n_1\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_n_2\ : STD_LOGIC;
  signal \r_BCD_Num_Sel1_carry__2_n_3\ : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_1_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_2_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_3_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_4_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_5_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_i_6_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_0 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_1 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_2 : STD_LOGIC;
  signal r_BCD_Num_Sel1_carry_n_3 : STD_LOGIC;
  signal \r_BCD_Num_Sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_10_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_11_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_12_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_13_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_6_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_7_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_8_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[31]_i_9_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_Segment_Count[8]_i_5_n_0\ : STD_LOGIC;
  signal \^r_segment_count_reg[0]_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \^r_segment_count_reg[4]_0\ : STD_LOGIC;
  signal \^r_segment_count_reg[4]_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_Segment_Count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[25]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[26]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[27]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[28]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[29]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[30]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[31]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_Segment_Count_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_24_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_o_PM_INST_0_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_o_PM_INST_0_i_39_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_o_PM_INST_0_i_39_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_65_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_69_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_194_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_194_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_197_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_BCD_Num_Sel1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_Sel1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_Sel1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_BCD_Num_Sel1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Segment_Count_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Segment_Count_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Segment_Count[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_Segment_Count[31]_i_4\ : label is "soft_lutpair50";
begin
  CO(0) <= \^co\(0);
  o_Anodes(7 downto 0) <= \^o_anodes\(7 downto 0);
  \r_Segment_Count_reg[0]_0\ <= \^r_segment_count_reg[0]_0\;
  \r_Segment_Count_reg[4]_0\ <= \^r_segment_count_reg[4]_0\;
  \r_Segment_Count_reg[4]_1\ <= \^r_segment_count_reg[4]_1\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry_i_1_n_0\,
      S(2) => \_carry_i_2_n_0\,
      S(1) => \_carry_i_3_n_0\,
      S(0) => \_carry_i_4_n_0\
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry__0_i_1_n_0\,
      S(2) => \_carry__0_i_2_n_0\,
      S(1) => \_carry__0_i_3_n_0\,
      S(0) => \_carry__0_i_4_n_0\
    );
\_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[23]\,
      I1 => \r_Segment_Count_reg_n_0_[22]\,
      I2 => \r_Segment_Count_reg_n_0_[21]\,
      O => \_carry__0_i_1_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[20]\,
      I1 => \r_Segment_Count_reg_n_0_[19]\,
      I2 => \r_Segment_Count_reg_n_0_[18]\,
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[17]\,
      I1 => \r_Segment_Count_reg_n_0_[16]\,
      I2 => \r_Segment_Count_reg_n_0_[15]\,
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[14]\,
      I1 => \r_Segment_Count_reg_n_0_[13]\,
      I2 => \r_Segment_Count_reg_n_0_[12]\,
      O => \_carry__0_i_4_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \NLW__carry__1_CO_UNCONNECTED\(3),
      CO(2) => r_Anodes0,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_carry__1_i_1_n_0\,
      S(1) => \_carry__1_i_2_n_0\,
      S(0) => \_carry__1_i_3_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[30]\,
      I1 => \r_Segment_Count_reg_n_0_[31]\,
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[29]\,
      I1 => \r_Segment_Count_reg_n_0_[28]\,
      I2 => \r_Segment_Count_reg_n_0_[27]\,
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[26]\,
      I1 => \r_Segment_Count_reg_n_0_[25]\,
      I2 => \r_Segment_Count_reg_n_0_[24]\,
      O => \_carry__1_i_3_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[11]\,
      I1 => \r_Segment_Count_reg_n_0_[10]\,
      I2 => \r_Segment_Count_reg_n_0_[9]\,
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[8]\,
      I1 => \r_Segment_Count_reg_n_0_[7]\,
      I2 => \r_Segment_Count_reg_n_0_[6]\,
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[5]\,
      I1 => \r_Segment_Count_reg_n_0_[4]\,
      I2 => \r_Segment_Count_reg_n_0_[3]\,
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_0\,
      I1 => \^r_segment_count_reg[4]_1\,
      I2 => \^r_segment_count_reg[0]_0\,
      O => \_carry_i_4_n_0\
    );
o_PM_INST_0_i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(1),
      O => o_PM_INST_0_i_100_n_0
    );
o_PM_INST_0_i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(0),
      O => o_PM_INST_0_i_101_n_0
    );
o_PM_INST_0_i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      O => o_PM_INST_0_i_102_n_0
    );
o_PM_INST_0_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_36_n_0,
      CO(3 downto 2) => NLW_o_PM_INST_0_i_24_CO_UNCONNECTED(3 downto 2),
      CO(1) => o_PM_INST_0_i_24_n_2,
      CO(0) => o_PM_INST_0_i_24_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_o_PM_INST_0_i_24_O_UNCONNECTED(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[1]_9\(2 downto 0),
      S(3) => '0',
      S(2) => o_PM_INST_0_i_57_n_0,
      S(1) => o_PM_INST_0_i_58_n_0,
      S(0) => o_PM_INST_0_i_59_n_0
    );
o_PM_INST_0_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_48_n_0\,
      CO(3) => o_PM_INST_0_i_36_n_0,
      CO(2) => o_PM_INST_0_i_36_n_1,
      CO(1) => o_PM_INST_0_i_36_n_2,
      CO(0) => o_PM_INST_0_i_36_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[3]_1\(3 downto 0),
      S(3) => o_PM_INST_0_i_74_n_0,
      S(2) => o_PM_INST_0_i_75_n_0,
      S(1) => o_PM_INST_0_i_76_n_0,
      S(0) => o_PM_INST_0_i_77_n_0
    );
o_PM_INST_0_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_52_n_0,
      CO(3 downto 2) => NLW_o_PM_INST_0_i_39_CO_UNCONNECTED(3 downto 2),
      CO(1) => o_PM_INST_0_i_39_n_2,
      CO(0) => o_PM_INST_0_i_39_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_o_PM_INST_0_i_39_O_UNCONNECTED(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[1]_8\(2 downto 0),
      S(3) => '0',
      S(2) => o_PM_INST_0_i_82_n_0,
      S(1) => o_PM_INST_0_i_83_n_0,
      S(0) => o_PM_INST_0_i_84_n_0
    );
o_PM_INST_0_i_52: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_72_n_0\,
      CO(3) => o_PM_INST_0_i_52_n_0,
      CO(2) => o_PM_INST_0_i_52_n_1,
      CO(1) => o_PM_INST_0_i_52_n_2,
      CO(0) => o_PM_INST_0_i_52_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_0\(3 downto 0),
      S(3) => o_PM_INST_0_i_99_n_0,
      S(2) => o_PM_INST_0_i_100_n_0,
      S(1) => o_PM_INST_0_i_101_n_0,
      S(0) => o_PM_INST_0_i_102_n_0
    );
o_PM_INST_0_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(1),
      O => o_PM_INST_0_i_57_n_0
    );
o_PM_INST_0_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      O => o_PM_INST_0_i_58_n_0
    );
o_PM_INST_0_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(3),
      O => o_PM_INST_0_i_59_n_0
    );
o_PM_INST_0_i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(2),
      O => o_PM_INST_0_i_74_n_0
    );
o_PM_INST_0_i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      O => o_PM_INST_0_i_75_n_0
    );
o_PM_INST_0_i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      O => o_PM_INST_0_i_76_n_0
    );
o_PM_INST_0_i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(0),
      O => o_PM_INST_0_i_77_n_0
    );
o_PM_INST_0_i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]\(1),
      O => o_PM_INST_0_i_82_n_0
    );
o_PM_INST_0_i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]\(0),
      O => o_PM_INST_0_i_83_n_0
    );
o_PM_INST_0_i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(3),
      O => o_PM_INST_0_i_84_n_0
    );
o_PM_INST_0_i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(2),
      O => o_PM_INST_0_i_99_n_0
    );
\r_Alarm_Next_State1_carry__0_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(3),
      O => \r_Alarm_Next_State1_carry__0_i_124_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(2),
      O => \r_Alarm_Next_State1_carry__0_i_125_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(1),
      O => \r_Alarm_Next_State1_carry__0_i_126_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      O => \r_Alarm_Next_State1_carry__0_i_127_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_304_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_152_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_152_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_152_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_152_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_12\(2 downto 0),
      DI(0) => \r_Count_reg[23]_18\(0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_3\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_305_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_306_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_307_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_308_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(1),
      O => \r_Alarm_Next_State1_carry__0_i_153_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_154\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      O => \r_Alarm_Next_State1_carry__0_i_154_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(3),
      O => \r_Alarm_Next_State1_carry__0_i_155_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_326_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_171_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_171_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_171_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_171_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_0\(2 downto 0),
      DI(0) => \r_Count_reg[23]_9\(0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_5\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_327_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_328_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_329_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_330_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_172_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_173_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_174\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(3),
      O => \r_Alarm_Next_State1_carry__0_i_174_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DI(3),
      O => \r_Alarm_Next_State1_carry__0_i_184_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DI(2),
      O => \r_Alarm_Next_State1_carry__0_i_185_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DI(1),
      O => \r_Alarm_Next_State1_carry__0_i_186_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_187\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DI(0),
      O => \r_Alarm_Next_State1_carry__0_i_187_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_207\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(1),
      O => \r_Alarm_Next_State1_carry__0_i_207_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_208\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_25\(0),
      O => \r_Alarm_Next_State1_carry__0_i_208_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_209\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      O => \r_Alarm_Next_State1_carry__0_i_209_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_214\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(1),
      O => \r_Alarm_Next_State1_carry__0_i_214_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(0),
      O => \r_Alarm_Next_State1_carry__0_i_215_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_216\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(0),
      O => \r_Alarm_Next_State1_carry__0_i_216_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_304\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_475_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_304_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_304_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_304_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_304_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_10\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_2\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_476_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_477_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_478_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_479_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_305\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(2),
      I1 => \r_Count_reg[23]_23\(0),
      O => \r_Alarm_Next_State1_carry__0_i_305_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_306\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      I1 => \r_Count_reg[23]_11\(1),
      O => \r_Alarm_Next_State1_carry__0_i_306_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_307\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => \r_Count_reg[23]_11\(0),
      O => \r_Alarm_Next_State1_carry__0_i_307_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_308\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(0),
      I1 => \r_Count_reg[23]_12\(3),
      O => \r_Alarm_Next_State1_carry__0_i_308_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_326\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_497_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_326_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_326_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_326_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_326_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_4\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_498_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_499_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_500_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_501_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(2),
      I1 => \r_Count_reg[23]_22\(0),
      O => \r_Alarm_Next_State1_carry__0_i_327_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_328\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(1),
      I1 => \r_Count_reg[23]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_328_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_0\(0),
      I1 => \r_Count_reg[23]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_329_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_330\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_Count_reg[23]_0\(3),
      O => \r_Alarm_Next_State1_carry__0_i_330_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Count_reg[23]_4\(1),
      I2 => \r_Count_reg[23]_5\(0),
      I3 => \r_Count_reg[23]_4\(0),
      I4 => \r_Count_reg[23]_4\(2),
      I5 => \r_Count_reg[23]_6\(0),
      O => \r_BCD_Num_Sel_reg[1]_10\
    );
\r_Alarm_Next_State1_carry__0_i_475\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_475_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_475_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_475_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_475_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_1\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_611_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_612_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_613_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_614_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_476\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(3),
      I1 => \r_Count_reg[23]_12\(2),
      O => \r_Alarm_Next_State1_carry__0_i_476_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_477\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(2),
      I1 => \r_Count_reg[23]_12\(1),
      O => \r_Alarm_Next_State1_carry__0_i_477_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_478\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(1),
      I1 => \r_Count_reg[23]_12\(0),
      O => \r_Alarm_Next_State1_carry__0_i_478_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_479\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      I1 => \r_Count_reg[23]_18\(0),
      O => \r_Alarm_Next_State1_carry__0_i_479_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_48_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_48_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_48_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_5\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_124_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_125_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_126_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_127_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_497\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_497_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_497_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_497_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_497_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_3\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_622_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_623_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_624_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_625_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_498\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(3),
      I1 => \r_Count_reg[23]_0\(2),
      O => \r_Alarm_Next_State1_carry__0_i_498_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_499\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(2),
      I1 => \r_Count_reg[23]_0\(1),
      O => \r_Alarm_Next_State1_carry__0_i_499_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_500\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(1),
      I1 => \r_Count_reg[23]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_500_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_501\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(0),
      I1 => \r_Count_reg[23]_9\(0),
      O => \r_Alarm_Next_State1_carry__0_i_501_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(0),
      I1 => \r_Count_reg[23]_4\(2),
      I2 => \r_Count_reg[23]_4\(0),
      I3 => \r_Count_reg[23]_5\(0),
      I4 => \r_Count_reg[23]_4\(1),
      I5 => \r_Count_reg[23]_4\(3),
      O => \r_BCD_Num_Sel_reg[1]_1\
    );
\r_Alarm_Next_State1_carry__0_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      I1 => \r_Count_reg[23]_5\(0),
      I2 => \r_Count_reg[23]_4\(1),
      I3 => \r_Count_reg[23]_4\(3),
      I4 => \r_Count_reg[23]_6\(0),
      I5 => \r_Count_reg[23]_4\(0),
      O => \r_BCD_Num_Sel_reg[1]_0\
    );
\r_Alarm_Next_State1_carry__0_i_572\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Count_reg[23]_4\(1),
      I2 => \r_Count_reg[23]_5\(0),
      I3 => \r_Count_reg[23]_4\(0),
      I4 => \r_Count_reg[23]_4\(2),
      O => \r_BCD_Num_Sel_reg[1]_2\
    );
\r_Alarm_Next_State1_carry__0_i_611\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(3),
      O => \r_Alarm_Next_State1_carry__0_i_611_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_612\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(2),
      O => \r_Alarm_Next_State1_carry__0_i_612_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_613\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(1),
      O => \r_Alarm_Next_State1_carry__0_i_613_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_614\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      O => \r_Alarm_Next_State1_carry__0_i_614_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_622\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DI(3),
      O => \r_Alarm_Next_State1_carry__0_i_622_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_623\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DI(2),
      O => \r_Alarm_Next_State1_carry__0_i_623_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_624\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DI(1),
      O => \r_Alarm_Next_State1_carry__0_i_624_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_625\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DI(0),
      O => \r_Alarm_Next_State1_carry__0_i_625_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_152_n_0\,
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_65_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_65_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_65_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_11\(0),
      DI(0) => \r_Count_reg[23]_12\(3),
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_65_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[2]_4\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_153_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_154_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_155_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_171_n_0\,
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_69_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_69_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]\(0),
      DI(0) => \r_Count_reg[23]_0\(3),
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_69_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[1]_6\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_172_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_173_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_174_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_72_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_72_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_72_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_7\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_184_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_185_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_186_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_187_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_78_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_78_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_78_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[3]_2\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_207_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_208_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_209_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_81_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_81_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_81_O_UNCONNECTED\(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[3]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_214_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_215_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_216_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      I1 => \r_Count_reg[23]_6\(0),
      I2 => \r_Count_reg[23]_4\(0),
      I3 => \r_Count_reg[23]_5\(0),
      I4 => \r_Count_reg[23]_4\(1),
      I5 => \r_Count_reg[23]_4\(3),
      O => \r_BCD_Num_Sel_reg[1]_11\
    );
\r_Alarm_Next_State1_carry__0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004545FFFFFBBB"
    )
        port map (
      I0 => \r_Count_reg[23]_19\(2),
      I1 => \r_Count_reg[23]_20\(0),
      I2 => \r_Count_reg[23]_19\(0),
      I3 => \r_Count_reg[23]_21\(0),
      I4 => \r_Count_reg[23]_19\(1),
      I5 => \r_Count_reg[23]_19\(3),
      O => \r_BCD_Num_Sel_reg[2]_6\
    );
\r_Alarm_Next_State1_carry__1_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_194_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__1_i_194_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_194_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_1\(2),
      DI(0) => '0',
      O(3) => \NLW_r_Alarm_Next_State1_carry__1_i_194_O_UNCONNECTED\(3),
      O(2 downto 0) => r_Alarm_State_reg_0(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__1_i_344_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_345_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_346_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_197_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__1_i_197_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_197_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Count_reg[23]_13\(2),
      DI(0) => '0',
      O(3) => \NLW_r_Alarm_Next_State1_carry__1_i_197_O_UNCONNECTED\(3),
      O(2 downto 0) => r_Alarm_State_reg_2(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__1_i_356_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_357_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_358_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_344\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(1),
      I1 => \r_Count_reg[23]_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_344_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_345\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(2),
      I1 => \r_Count_reg[23]_1\(0),
      O => \r_Alarm_Next_State1_carry__1_i_345_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_346\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(1),
      O => \r_Alarm_Next_State1_carry__1_i_346_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_356\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => \r_Count_reg[23]_14\(0),
      O => \r_Alarm_Next_State1_carry__1_i_356_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_357\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => \r_Count_reg[23]_13\(0),
      O => \r_Alarm_Next_State1_carry__1_i_357_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_358\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      O => \r_Alarm_Next_State1_carry__1_i_358_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => \r_Count_reg[23]_17\(1),
      I2 => \r_Count_reg[23]_17\(0),
      I3 => \r_Count_reg[23]_17\(2),
      O => r_Alarm_State_reg_1
    );
\r_Alarm_Next_State1_carry__1_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \r_Count_reg[23]_8\(0),
      I3 => \r_Count_reg[23]_8\(2),
      O => r_Alarm_State_reg
    );
\r_Anodes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => r_Anodes0,
      Q => \^o_anodes\(0),
      R => '0'
    );
\r_Anodes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(0),
      Q => \^o_anodes\(1),
      R => '0'
    );
\r_Anodes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(1),
      Q => \^o_anodes\(2),
      R => '0'
    );
\r_Anodes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(2),
      Q => \^o_anodes\(3),
      R => '0'
    );
\r_Anodes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(3),
      Q => \^o_anodes\(4),
      R => '0'
    );
\r_Anodes_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(4),
      Q => \^o_anodes\(5),
      R => '0'
    );
\r_Anodes_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(5),
      Q => \^o_anodes\(6),
      R => '0'
    );
\r_Anodes_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \^o_anodes\(6),
      Q => \^o_anodes\(7),
      R => '0'
    );
r_BCD_Num_Sel1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_BCD_Num_Sel1_carry_n_0,
      CO(2) => r_BCD_Num_Sel1_carry_n_1,
      CO(1) => r_BCD_Num_Sel1_carry_n_2,
      CO(0) => r_BCD_Num_Sel1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => r_BCD_Num_Sel1_carry_i_1_n_0,
      DI(0) => r_BCD_Num_Sel1_carry_i_2_n_0,
      O(3 downto 0) => NLW_r_BCD_Num_Sel1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => r_BCD_Num_Sel1_carry_i_3_n_0,
      S(2) => r_BCD_Num_Sel1_carry_i_4_n_0,
      S(1) => r_BCD_Num_Sel1_carry_i_5_n_0,
      S(0) => r_BCD_Num_Sel1_carry_i_6_n_0
    );
\r_BCD_Num_Sel1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_BCD_Num_Sel1_carry_n_0,
      CO(3) => \r_BCD_Num_Sel1_carry__0_n_0\,
      CO(2) => \r_BCD_Num_Sel1_carry__0_n_1\,
      CO(1) => \r_BCD_Num_Sel1_carry__0_n_2\,
      CO(0) => \r_BCD_Num_Sel1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_Sel1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num_Sel1_carry__0_i_1_n_0\,
      S(2) => \r_BCD_Num_Sel1_carry__0_i_2_n_0\,
      S(1) => \r_BCD_Num_Sel1_carry__0_i_3_n_0\,
      S(0) => \r_BCD_Num_Sel1_carry__0_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[14]\,
      I1 => \r_Segment_Count_reg_n_0_[15]\,
      O => \r_BCD_Num_Sel1_carry__0_i_1_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[12]\,
      I1 => \r_Segment_Count_reg_n_0_[13]\,
      O => \r_BCD_Num_Sel1_carry__0_i_2_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[10]\,
      I1 => \r_Segment_Count_reg_n_0_[11]\,
      O => \r_BCD_Num_Sel1_carry__0_i_3_n_0\
    );
\r_BCD_Num_Sel1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[8]\,
      I1 => \r_Segment_Count_reg_n_0_[9]\,
      O => \r_BCD_Num_Sel1_carry__0_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_Sel1_carry__0_n_0\,
      CO(3) => \r_BCD_Num_Sel1_carry__1_n_0\,
      CO(2) => \r_BCD_Num_Sel1_carry__1_n_1\,
      CO(1) => \r_BCD_Num_Sel1_carry__1_n_2\,
      CO(0) => \r_BCD_Num_Sel1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_BCD_Num_Sel1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num_Sel1_carry__1_i_1_n_0\,
      S(2) => \r_BCD_Num_Sel1_carry__1_i_2_n_0\,
      S(1) => \r_BCD_Num_Sel1_carry__1_i_3_n_0\,
      S(0) => \r_BCD_Num_Sel1_carry__1_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[22]\,
      I1 => \r_Segment_Count_reg_n_0_[23]\,
      O => \r_BCD_Num_Sel1_carry__1_i_1_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[20]\,
      I1 => \r_Segment_Count_reg_n_0_[21]\,
      O => \r_BCD_Num_Sel1_carry__1_i_2_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[18]\,
      I1 => \r_Segment_Count_reg_n_0_[19]\,
      O => \r_BCD_Num_Sel1_carry__1_i_3_n_0\
    );
\r_BCD_Num_Sel1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[16]\,
      I1 => \r_Segment_Count_reg_n_0_[17]\,
      O => \r_BCD_Num_Sel1_carry__1_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_BCD_Num_Sel1_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \r_BCD_Num_Sel1_carry__2_n_1\,
      CO(1) => \r_BCD_Num_Sel1_carry__2_n_2\,
      CO(0) => \r_BCD_Num_Sel1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \r_Segment_Count_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_r_BCD_Num_Sel1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_BCD_Num_Sel1_carry__2_i_1_n_0\,
      S(2) => \r_BCD_Num_Sel1_carry__2_i_2_n_0\,
      S(1) => \r_BCD_Num_Sel1_carry__2_i_3_n_0\,
      S(0) => \r_BCD_Num_Sel1_carry__2_i_4_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[30]\,
      I1 => \r_Segment_Count_reg_n_0_[31]\,
      O => \r_BCD_Num_Sel1_carry__2_i_1_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[28]\,
      I1 => \r_Segment_Count_reg_n_0_[29]\,
      O => \r_BCD_Num_Sel1_carry__2_i_2_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[26]\,
      I1 => \r_Segment_Count_reg_n_0_[27]\,
      O => \r_BCD_Num_Sel1_carry__2_i_3_n_0\
    );
\r_BCD_Num_Sel1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[24]\,
      I1 => \r_Segment_Count_reg_n_0_[25]\,
      O => \r_BCD_Num_Sel1_carry__2_i_4_n_0\
    );
r_BCD_Num_Sel1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_0\,
      I1 => \r_Segment_Count_reg_n_0_[3]\,
      O => r_BCD_Num_Sel1_carry_i_1_n_0
    );
r_BCD_Num_Sel1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^r_segment_count_reg[0]_0\,
      I1 => \^r_segment_count_reg[4]_1\,
      O => r_BCD_Num_Sel1_carry_i_2_n_0
    );
r_BCD_Num_Sel1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[6]\,
      I1 => \r_Segment_Count_reg_n_0_[7]\,
      O => r_BCD_Num_Sel1_carry_i_3_n_0
    );
r_BCD_Num_Sel1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[4]\,
      I1 => \r_Segment_Count_reg_n_0_[5]\,
      O => r_BCD_Num_Sel1_carry_i_4_n_0
    );
r_BCD_Num_Sel1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_0\,
      I1 => \r_Segment_Count_reg_n_0_[3]\,
      O => r_BCD_Num_Sel1_carry_i_5_n_0
    );
r_BCD_Num_Sel1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_segment_count_reg[0]_0\,
      I1 => \^r_segment_count_reg[4]_1\,
      O => r_BCD_Num_Sel1_carry_i_6_n_0
    );
\r_BCD_Num_Sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFDFD"
    )
        port map (
      I0 => \^co\(0),
      I1 => i_Reset,
      I2 => Q(0),
      I3 => \r_Segment_Count_reg[1]_4\,
      I4 => \^r_segment_count_reg[0]_0\,
      I5 => \r_Segment_Count_reg[1]_5\,
      O => \r_BCD_Num_Sel[1]_i_1_n_0\
    );
\r_BCD_Num_Sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFDFD"
    )
        port map (
      I0 => \^co\(0),
      I1 => i_Reset,
      I2 => Q(0),
      I3 => \r_Segment_Count_reg[1]_2\,
      I4 => \^r_segment_count_reg[0]_0\,
      I5 => \r_Segment_Count_reg[1]_3\,
      O => \r_BCD_Num_Sel[2]_i_1_n_0\
    );
\r_BCD_Num_Sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFDFD"
    )
        port map (
      I0 => \^co\(0),
      I1 => i_Reset,
      I2 => Q(0),
      I3 => \r_Segment_Count_reg[1]_0\,
      I4 => \^r_segment_count_reg[0]_0\,
      I5 => \r_Segment_Count_reg[1]_1\,
      O => \r_BCD_Num_Sel[3]_i_1_n_0\
    );
\r_BCD_Num_Sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => D(0),
      Q => \r_Hex_Encoding_reg[0]\(0),
      R => '0'
    );
\r_BCD_Num_Sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_BCD_Num_Sel[1]_i_1_n_0\,
      Q => \r_Hex_Encoding_reg[0]\(1),
      R => '0'
    );
\r_BCD_Num_Sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_BCD_Num_Sel[2]_i_1_n_0\,
      Q => \r_Hex_Encoding_reg[0]\(2),
      R => '0'
    );
\r_BCD_Num_Sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_BCD_Num_Sel[3]_i_1_n_0\,
      Q => \r_Hex_Encoding_reg[0]\(3),
      R => '0'
    );
\r_Segment_Count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_segment_count_reg[0]_0\,
      O => \r_Segment_Count[0]_i_1_n_0\
    );
\r_Segment_Count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[12]\,
      O => \r_Segment_Count[12]_i_2_n_0\
    );
\r_Segment_Count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[11]\,
      O => \r_Segment_Count[12]_i_3_n_0\
    );
\r_Segment_Count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[10]\,
      O => \r_Segment_Count[12]_i_4_n_0\
    );
\r_Segment_Count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[9]\,
      O => \r_Segment_Count[12]_i_5_n_0\
    );
\r_Segment_Count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[16]\,
      O => \r_Segment_Count[16]_i_2_n_0\
    );
\r_Segment_Count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[15]\,
      O => \r_Segment_Count[16]_i_3_n_0\
    );
\r_Segment_Count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[14]\,
      O => \r_Segment_Count[16]_i_4_n_0\
    );
\r_Segment_Count[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[13]\,
      O => \r_Segment_Count[16]_i_5_n_0\
    );
\r_Segment_Count[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[20]\,
      O => \r_Segment_Count[20]_i_2_n_0\
    );
\r_Segment_Count[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[19]\,
      O => \r_Segment_Count[20]_i_3_n_0\
    );
\r_Segment_Count[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[18]\,
      O => \r_Segment_Count[20]_i_4_n_0\
    );
\r_Segment_Count[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[17]\,
      O => \r_Segment_Count[20]_i_5_n_0\
    );
\r_Segment_Count[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[24]\,
      O => \r_Segment_Count[24]_i_2_n_0\
    );
\r_Segment_Count[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[23]\,
      O => \r_Segment_Count[24]_i_3_n_0\
    );
\r_Segment_Count[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[22]\,
      O => \r_Segment_Count[24]_i_4_n_0\
    );
\r_Segment_Count[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[21]\,
      O => \r_Segment_Count[24]_i_5_n_0\
    );
\r_Segment_Count[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[28]\,
      O => \r_Segment_Count[28]_i_2_n_0\
    );
\r_Segment_Count[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[27]\,
      O => \r_Segment_Count[28]_i_3_n_0\
    );
\r_Segment_Count[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[26]\,
      O => \r_Segment_Count[28]_i_4_n_0\
    );
\r_Segment_Count[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[25]\,
      O => \r_Segment_Count[28]_i_5_n_0\
    );
\r_Segment_Count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \r_Segment_Count[31]_i_3_n_0\,
      I1 => \r_Segment_Count[31]_i_4_n_0\,
      I2 => \r_Segment_Count[31]_i_5_n_0\,
      I3 => \r_Segment_Count_reg_n_0_[27]\,
      I4 => \r_Segment_Count_reg_n_0_[26]\,
      I5 => \r_Segment_Count[31]_i_6_n_0\,
      O => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[18]\,
      I1 => \r_Segment_Count_reg_n_0_[19]\,
      I2 => \r_Segment_Count_reg_n_0_[16]\,
      I3 => \r_Segment_Count_reg_n_0_[17]\,
      O => \r_Segment_Count[31]_i_10_n_0\
    );
\r_Segment_Count[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[10]\,
      I1 => \r_Segment_Count_reg_n_0_[11]\,
      I2 => \r_Segment_Count_reg_n_0_[8]\,
      I3 => \r_Segment_Count_reg_n_0_[9]\,
      O => \r_Segment_Count[31]_i_11_n_0\
    );
\r_Segment_Count[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[5]\,
      I1 => \r_Segment_Count_reg_n_0_[4]\,
      I2 => \r_Segment_Count_reg_n_0_[7]\,
      I3 => \r_Segment_Count_reg_n_0_[6]\,
      I4 => \r_Segment_Count[31]_i_13_n_0\,
      O => \r_Segment_Count[31]_i_12_n_0\
    );
\r_Segment_Count[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[28]\,
      I1 => \r_Segment_Count_reg_n_0_[3]\,
      I2 => \r_Segment_Count_reg_n_0_[31]\,
      I3 => \r_Segment_Count_reg_n_0_[29]\,
      O => \r_Segment_Count[31]_i_13_n_0\
    );
\r_Segment_Count[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[21]\,
      I1 => \r_Segment_Count_reg_n_0_[20]\,
      I2 => \r_Segment_Count_reg_n_0_[23]\,
      I3 => \r_Segment_Count_reg_n_0_[22]\,
      I4 => \r_Segment_Count[31]_i_10_n_0\,
      O => \r_Segment_Count[31]_i_3_n_0\
    );
\r_Segment_Count[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^r_segment_count_reg[0]_0\,
      I1 => \^r_segment_count_reg[4]_0\,
      I2 => \^r_segment_count_reg[4]_1\,
      I3 => \r_Segment_Count_reg_n_0_[30]\,
      O => \r_Segment_Count[31]_i_4_n_0\
    );
\r_Segment_Count[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[25]\,
      I1 => \r_Segment_Count_reg_n_0_[24]\,
      O => \r_Segment_Count[31]_i_5_n_0\
    );
\r_Segment_Count[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \r_Segment_Count[31]_i_11_n_0\,
      I1 => \r_Segment_Count_reg_n_0_[14]\,
      I2 => \r_Segment_Count_reg_n_0_[15]\,
      I3 => \r_Segment_Count_reg_n_0_[12]\,
      I4 => \r_Segment_Count_reg_n_0_[13]\,
      I5 => \r_Segment_Count[31]_i_12_n_0\,
      O => \r_Segment_Count[31]_i_6_n_0\
    );
\r_Segment_Count[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[31]\,
      O => \r_Segment_Count[31]_i_7_n_0\
    );
\r_Segment_Count[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[30]\,
      O => \r_Segment_Count[31]_i_8_n_0\
    );
\r_Segment_Count[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[29]\,
      O => \r_Segment_Count[31]_i_9_n_0\
    );
\r_Segment_Count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[4]\,
      O => \r_Segment_Count[4]_i_2_n_0\
    );
\r_Segment_Count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[3]\,
      O => \r_Segment_Count[4]_i_3_n_0\
    );
\r_Segment_Count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_0\,
      O => \r_Segment_Count[4]_i_4_n_0\
    );
\r_Segment_Count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_segment_count_reg[4]_1\,
      O => \r_Segment_Count[4]_i_5_n_0\
    );
\r_Segment_Count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[8]\,
      O => \r_Segment_Count[8]_i_2_n_0\
    );
\r_Segment_Count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[7]\,
      O => \r_Segment_Count[8]_i_3_n_0\
    );
\r_Segment_Count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[6]\,
      O => \r_Segment_Count[8]_i_4_n_0\
    );
\r_Segment_Count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Segment_Count_reg_n_0_[5]\,
      O => \r_Segment_Count[8]_i_5_n_0\
    );
\r_Segment_Count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count[0]_i_1_n_0\,
      Q => \^r_segment_count_reg[0]_0\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[10]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[11]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[12]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[8]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[12]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[12]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[12]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[12]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[12]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[12]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[12]_i_1_n_7\,
      S(3) => \r_Segment_Count[12]_i_2_n_0\,
      S(2) => \r_Segment_Count[12]_i_3_n_0\,
      S(1) => \r_Segment_Count[12]_i_4_n_0\,
      S(0) => \r_Segment_Count[12]_i_5_n_0\
    );
\r_Segment_Count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[13]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[14]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[15]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[16]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[16]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[12]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[16]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[16]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[16]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[16]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[16]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[16]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[16]_i_1_n_7\,
      S(3) => \r_Segment_Count[16]_i_2_n_0\,
      S(2) => \r_Segment_Count[16]_i_3_n_0\,
      S(1) => \r_Segment_Count[16]_i_4_n_0\,
      S(0) => \r_Segment_Count[16]_i_5_n_0\
    );
\r_Segment_Count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[17]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[18]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[19]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_7\,
      Q => \^r_segment_count_reg[4]_1\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[20]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[20]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[16]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[20]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[20]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[20]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[20]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[20]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[20]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[20]_i_1_n_7\,
      S(3) => \r_Segment_Count[20]_i_2_n_0\,
      S(2) => \r_Segment_Count[20]_i_3_n_0\,
      S(1) => \r_Segment_Count[20]_i_4_n_0\,
      S(0) => \r_Segment_Count[20]_i_5_n_0\
    );
\r_Segment_Count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[21]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[22]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[23]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[24]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[24]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[20]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[24]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[24]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[24]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[24]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[24]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[24]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[24]_i_1_n_7\,
      S(3) => \r_Segment_Count[24]_i_2_n_0\,
      S(2) => \r_Segment_Count[24]_i_3_n_0\,
      S(1) => \r_Segment_Count[24]_i_4_n_0\,
      S(0) => \r_Segment_Count[24]_i_5_n_0\
    );
\r_Segment_Count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[25]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[26]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[27]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[28]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[28]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[24]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[28]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[28]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[28]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[28]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[28]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[28]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[28]_i_1_n_7\,
      S(3) => \r_Segment_Count[28]_i_2_n_0\,
      S(2) => \r_Segment_Count[28]_i_3_n_0\,
      S(1) => \r_Segment_Count[28]_i_4_n_0\,
      S(0) => \r_Segment_Count[28]_i_5_n_0\
    );
\r_Segment_Count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[31]_i_2_n_7\,
      Q => \r_Segment_Count_reg_n_0_[29]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_6\,
      Q => \^r_segment_count_reg[4]_0\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[31]_i_2_n_6\,
      Q => \r_Segment_Count_reg_n_0_[30]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[31]_i_2_n_5\,
      Q => \r_Segment_Count_reg_n_0_[31]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_Segment_Count_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Segment_Count_reg[31]_i_2_n_2\,
      CO(0) => \r_Segment_Count_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_Segment_Count_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \r_Segment_Count_reg[31]_i_2_n_5\,
      O(1) => \r_Segment_Count_reg[31]_i_2_n_6\,
      O(0) => \r_Segment_Count_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \r_Segment_Count[31]_i_7_n_0\,
      S(1) => \r_Segment_Count[31]_i_8_n_0\,
      S(0) => \r_Segment_Count[31]_i_9_n_0\
    );
\r_Segment_Count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[3]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[4]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[4]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Segment_Count_reg[4]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[4]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[4]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[4]_i_1_n_3\,
      CYINIT => \^r_segment_count_reg[0]_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[4]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[4]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[4]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[4]_i_1_n_7\,
      S(3) => \r_Segment_Count[4]_i_2_n_0\,
      S(2) => \r_Segment_Count[4]_i_3_n_0\,
      S(1) => \r_Segment_Count[4]_i_4_n_0\,
      S(0) => \r_Segment_Count[4]_i_5_n_0\
    );
\r_Segment_Count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[5]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_6\,
      Q => \r_Segment_Count_reg_n_0_[6]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_5\,
      Q => \r_Segment_Count_reg_n_0_[7]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[8]_i_1_n_4\,
      Q => \r_Segment_Count_reg_n_0_[8]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
\r_Segment_Count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Segment_Count_reg[4]_i_1_n_0\,
      CO(3) => \r_Segment_Count_reg[8]_i_1_n_0\,
      CO(2) => \r_Segment_Count_reg[8]_i_1_n_1\,
      CO(1) => \r_Segment_Count_reg[8]_i_1_n_2\,
      CO(0) => \r_Segment_Count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Segment_Count_reg[8]_i_1_n_4\,
      O(2) => \r_Segment_Count_reg[8]_i_1_n_5\,
      O(1) => \r_Segment_Count_reg[8]_i_1_n_6\,
      O(0) => \r_Segment_Count_reg[8]_i_1_n_7\,
      S(3) => \r_Segment_Count[8]_i_2_n_0\,
      S(2) => \r_Segment_Count[8]_i_3_n_0\,
      S(1) => \r_Segment_Count[8]_i_4_n_0\,
      S(0) => \r_Segment_Count[8]_i_5_n_0\
    );
\r_Segment_Count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => r_Clk_reg,
      CE => '1',
      D => \r_Segment_Count_reg[12]_i_1_n_7\,
      Q => \r_Segment_Count_reg_n_0_[9]\,
      R => \r_Segment_Count[31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Time_Counter is
  port (
    r_Alarm_State_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[22]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC;
    r_Alarm_State_reg_7 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_32 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_33 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_35 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_38 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_40 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_42 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_44 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_46 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_52 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_57 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_62 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_63 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_64 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_65 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_66 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_68 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_69 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_70 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_71 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_72 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_73 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_74 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_76 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_77 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_78 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_79 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_80 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_83 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_84 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_85 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_86 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_87 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_16\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_89 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_90 : out STD_LOGIC;
    r_Alarm_State_reg_91 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_92 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_93 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_17\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]_9\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_18\ : out STD_LOGIC;
    \r_Count_reg[19]_0\ : out STD_LOGIC;
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \r_Count_reg[19]_1\ : out STD_LOGIC;
    \r_Count_reg[11]_1\ : out STD_LOGIC;
    \r_Count_reg[15]_0\ : out STD_LOGIC;
    \r_Count_reg[11]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_1\ : out STD_LOGIC;
    \r_Count_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC;
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC;
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC;
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC;
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[23]_28\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC;
    \r_Count_reg[23]_31\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC;
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC;
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time_Hours_Inc : in STD_LOGIC;
    w_Time_Minutes_Inc : in STD_LOGIC;
    \r_Count_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \r_Count_reg[23]_104\ : in STD_LOGIC;
    \r_Count_reg[23]_105\ : in STD_LOGIC;
    \r_Count_reg[23]_106\ : in STD_LOGIC;
    \r_Count_reg[23]_107\ : in STD_LOGIC;
    \r_Count_reg[23]_108\ : in STD_LOGIC;
    \r_Count_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    w_Display_Sel : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC;
    \r_Time_State_reg[0]_0\ : in STD_LOGIC;
    \r_Time_State_reg[0]_1\ : in STD_LOGIC;
    w_Time_Minutes_Dec : in STD_LOGIC;
    w_Time_Hours_Dec : in STD_LOGIC;
    \r_Time_State_reg[0]_2\ : in STD_LOGIC;
    \r_Time_State_reg[0]_3\ : in STD_LOGIC;
    \r_Count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC;
    w_Fraction_Seconds_Inc : in STD_LOGIC;
    \r_Count_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[16]_3\ : in STD_LOGIC;
    \r_Count_reg[18]_3\ : in STD_LOGIC;
    \r_Count_reg[19]_3\ : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC;
    w_Reset_Control : in STD_LOGIC;
    \r_Count_reg[14]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Time_Counter : entity is "Time_Counter";
end Alarm_Clock_Alarm_Clock_0_1_Time_Counter;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Time_Counter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^axi_rdata_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_rdata_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[16]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[20]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[22]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^axi_rdata_reg[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_rdata_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal o_PM_INST_0_i_113_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_113_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_113_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_113_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_114_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_115_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_116_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_117_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_118_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_119_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_120_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_121_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_133_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_134_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_135_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_136_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_137_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_138_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_139_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_16_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_17_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_17_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_17_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_17_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_18_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_19_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_20_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_21_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_37_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_40_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_41_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_42_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_42_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_42_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_42_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_47_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_48_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_49_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_50_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_51_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_51_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_51_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_51_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_78_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_78_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_78_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_78_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_79_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_7_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_80_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_85_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_86_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_88_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_89_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_8_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_8_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_8_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_8_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_90_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_91_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_92_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_93_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_94_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_95_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_96_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_97_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_98_n_0 : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_112_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_113_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_115_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_116_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_117_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_118_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_119_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_119_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_119_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_119_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_120_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_121_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_122_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_123_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_139_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_140_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_141_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_143_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_163_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_164_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_165_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_166_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_167_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_168_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_169_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_170_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_175_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_175_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_177_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_177_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_177_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_177_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_178_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_179_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_180_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_181_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_182_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_183_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_197_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_197_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_197_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_197_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_198_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_199_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_200_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_201_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_202_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_203_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_204_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_205_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_217_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_218_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_219_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_220_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_240_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_241_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_241_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_241_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_241_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_245_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_245_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_245_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_245_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_246_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_247_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_248_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_249_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_250_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_251_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_252_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_252_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_252_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_252_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_253_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_254_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_255_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_256_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_257_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_258_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_260_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_260_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_260_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_260_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_261_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_262_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_273_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_274_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_275_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_276_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_27_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_293_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_295_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_296_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_297_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_297_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_297_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_297_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_321_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_322_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_323_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_331_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_332_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_333_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_334_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_335_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_337_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_337_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_337_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_337_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_338_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_339_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_340_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_341_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_342_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_343_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_344_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_345_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_354_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_354_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_354_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_354_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_355_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_356_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_357_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_358_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_359_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_360_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_37_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_38_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_38_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_38_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_38_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_399_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_39_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_400_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_401_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_402_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_403_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_404_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_405_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_405_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_405_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_405_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_406_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_407_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_408_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_409_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_40_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_40_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_40_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_40_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_410_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_411_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_412_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_413_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_414_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_414_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_414_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_414_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_415_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_416_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_417_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_418_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_419_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_41_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_420_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_420_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_420_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_420_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_421_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_422_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_423_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_424_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_425_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_426_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_427_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_428_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_44_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_460_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_461_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_462_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_463_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_464_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_465_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_466_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_467_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_468_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_469_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_46_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_502_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_502_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_502_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_502_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_503_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_503_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_503_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_503_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_503_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_503_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_504_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_505_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_505_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_505_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_505_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_506_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_507_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_508_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_509_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_510_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_511_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_512_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_513_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_518_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_519_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_520_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_521_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_550_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_550_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_550_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_550_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_551_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_552_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_553_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_554_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_555_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_556_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_557_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_558_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_559_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_560_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_561_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_562_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_563_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_564_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_565_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_566_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_567_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_568_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_569_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_58_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_59_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_600_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_601_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_602_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_603_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_604_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_605_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_626_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_627_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_628_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_629_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_630_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_631_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_632_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_633_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_634_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_635_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_636_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_637_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_638_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_639_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_640_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_641_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_642_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_643_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_644_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_645_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_669_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_670_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_671_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_672_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_673_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_674_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_675_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_68_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_68_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_68_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_68_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_71_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_71_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_71_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_74_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_74_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_74_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_74_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_82_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_83_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_83_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_83_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_83_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_88_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_88_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_88_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_89_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_89_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_89_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_89_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_90_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_91_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_94_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1027_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1027_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1027_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1027_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1028_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1028_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1028_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1028_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1037_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1038_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1039_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1040_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1041_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1042_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1042_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1042_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1042_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1043_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1043_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1043_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1043_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1043_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1043_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1043_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1044_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1045_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1046_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1047_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1048_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1049_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1049_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1049_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1049_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1049_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1076_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1079_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1080_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1088_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1089_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1092_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1093_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1094_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1095_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1096_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1097_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1098_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1099_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1100_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1101_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1102_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1103_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1104_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1105_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_112_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1138_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1139_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_113_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1140_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1141_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1142_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1143_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1144_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1144_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1144_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1144_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1148_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_114_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1152_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1153_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1153_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1153_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1153_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1154_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1155_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1156_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1157_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1158_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1159_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_115_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1160_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1161_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1162_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1163_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1164_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1165_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1166_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1166_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1166_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1166_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1167_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1168_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1169_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_116_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1170_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1171_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1172_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_117_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_118_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_119_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1209_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1209_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1209_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1209_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_120_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1210_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1211_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1214_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1215_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1216_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1218_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1219_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1220_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1221_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1222_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1223_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1224_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1225_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1226_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1227_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1250_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1253_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1254_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_130_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_130_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_130_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_130_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_133_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_134_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_137_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_138_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_139_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_139_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_139_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_139_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_140_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_140_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_141_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_141_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_141_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_141_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_142_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_142_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_142_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_142_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_143_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_143_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_143_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_143_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_143_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_145_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_146_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_146_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_146_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_146_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_151_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_151_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_151_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_151_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_152_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_153_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_154_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_155_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_156_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_157_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_158_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_159_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_190_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_190_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_190_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_190_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_195_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_195_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_195_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_195_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_196_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_200_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_200_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_200_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_200_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_201_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_202_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_205_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_206_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_207_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_209_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_209_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_209_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_209_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_209_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_209_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_209_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_210_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_210_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_210_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_210_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_210_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_210_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_210_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_211_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_212_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_213_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_214_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_215_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_216_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_217_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_218_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_219_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_21_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_21_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_21_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_220_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_228_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_229_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_230_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_231_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_232_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_233_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_234_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_23_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_23_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_23_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_240_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_240_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_240_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_240_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_251_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_255_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_256_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_256_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_256_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_256_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_257_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_258_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_259_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_260_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_261_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_262_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_263_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_264_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_30_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_30_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_30_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_30_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_32_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_32_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_32_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_32_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_347_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_347_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_347_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_347_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_34_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_370_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_373_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_374_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_375_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_375_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_375_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_375_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_375_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_376_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_376_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_376_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_376_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_382_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_383_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_384_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_385_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_386_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_387_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_388_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_390_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_390_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_391_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_394_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_394_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_394_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_394_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_399_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_403_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_404_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_407_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_407_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_407_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_407_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_408_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_409_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_410_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_411_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_412_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_412_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_412_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_412_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_412_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_412_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_413_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_413_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_413_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_414_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_414_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_414_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_414_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_415_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_416_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_417_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_418_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_419_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_41_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_420_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_421_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_422_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_42_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_43_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_45_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_478_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_479_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_483_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_483_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_483_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_483_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_486_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_487_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_48_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_490_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_491_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_492_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_492_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_492_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_492_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_493_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_493_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_494_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_494_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_494_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_494_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_495_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_495_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_495_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_495_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_496_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_496_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_496_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_496_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_496_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_50_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_50_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_50_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_50_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_512_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_512_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_512_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_512_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_522_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_523_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_524_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_525_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_526_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_526_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_526_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_526_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_527_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_527_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_527_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_527_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_527_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_527_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_527_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_528_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_529_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_530_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_531_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_532_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_533_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_533_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_533_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_533_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_533_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_535_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_535_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_535_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_535_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_548_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_548_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_548_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_548_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_554_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_555_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_556_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_557_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_558_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_565_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_566_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_567_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_568_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_569_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_569_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_569_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_569_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_570_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_571_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_572_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_573_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_574_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_575_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_576_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_577_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_62_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_62_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_62_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_62_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_63_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_644_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_645_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_646_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_64_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_652_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_653_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_656_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_657_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_658_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_65_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_660_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_660_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_660_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_660_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_660_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_660_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_660_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_661_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_661_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_661_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_661_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_661_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_661_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_661_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_662_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_663_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_664_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_665_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_666_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_667_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_668_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_669_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_66_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_670_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_678_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_679_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_67_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_680_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_681_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_682_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_68_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_724_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_724_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_724_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_724_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_727_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_728_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_731_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_732_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_733_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_733_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_733_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_733_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_734_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_735_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_736_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_737_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_738_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_739_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_740_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_740_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_740_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_740_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_741_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_742_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_743_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_744_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_745_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_746_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_747_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_747_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_747_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_747_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_748_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_749_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_750_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_751_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_752_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_753_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_755_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_755_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_755_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_755_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_768_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_768_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_768_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_768_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_777_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_778_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_779_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_779_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_779_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_779_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_780_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_781_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_782_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_783_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_784_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_785_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_786_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_787_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_861_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_861_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_861_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_861_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_862_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_862_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_862_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_862_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_868_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_869_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_870_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_871_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_872_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_873_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_875_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_876_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_904_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_904_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_904_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_904_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_905_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_906_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_909_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_910_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_911_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_913_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_914_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_915_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_916_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_917_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_918_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_919_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_920_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_921_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_922_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_923_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_924_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_925_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_926_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_927_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_941_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_941_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_941_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_941_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_944_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_948_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_949_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_950_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_951_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_951_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_951_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_952_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_953_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_954_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_955_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_956_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_956_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_956_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_956_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_957_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_958_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_959_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_960_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_961_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_962_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_963_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_964_n_0\ : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1000_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1001_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1001_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1001_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1001_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1002_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1003_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1004_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1005_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1006_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1007_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1008_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1009_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_100_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1010_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1011_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1012_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1013_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1014_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1015_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1016_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1017_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1018_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1019_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_101_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1020_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1021_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1021_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1021_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1021_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1022_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1023_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1024_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1025_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1026_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1027_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1028_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1029_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_102_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1037_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1038_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1039_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_103_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1040_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1041_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1042_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1043_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1044_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1044_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1044_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1044_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1045_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1046_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1047_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1048_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_104_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_105_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_106_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_107_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_108_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_109_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1102_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1103_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1107_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1108_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1109_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_110_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_111_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_112_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_113_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_114_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_116_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_117_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1186_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1187_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1188_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1189_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_118_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1190_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1191_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1192_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1193_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1194_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1195_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1196_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1197_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1198_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1199_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1200_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1201_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1202_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1203_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1204_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1205_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1206_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1207_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1208_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1209_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1210_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1211_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1212_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1213_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1214_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1215_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1216_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1216_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1216_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1216_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1217_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1218_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1219_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1220_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1221_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1222_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1223_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1224_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1226_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1227_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1228_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1230_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1231_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1232_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1233_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1233_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1233_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1233_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1234_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1235_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1236_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1237_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1238_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1239_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1240_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1241_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1242_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1242_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1242_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1242_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1242_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1242_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1242_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1243_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1244_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1245_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1246_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1247_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1248_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1249_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1250_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1251_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1252_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1253_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1254_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1255_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1256_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1257_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1278_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1279_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1283_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1284_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1285_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1317_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1318_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1319_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1320_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1321_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1322_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1323_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1324_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1325_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1326_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1327_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1328_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1329_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1330_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1331_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1332_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1333_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1334_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1335_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1336_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1337_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1338_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1339_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1339_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1339_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1339_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1340_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1341_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1342_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1343_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1346_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1347_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1351_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1352_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1353_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1358_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1359_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1360_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1361_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1364_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1365_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_151_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_152_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_153_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_159_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_160_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_161_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_162_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_163_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_196_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_196_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_196_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_196_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_197_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_198_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_199_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_19_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_200_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_201_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_201_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_201_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_201_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_202_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_203_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_204_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_205_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_206_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_207_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_208_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_209_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_210_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_211_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_212_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_213_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_214_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_215_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_216_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_217_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_218_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_218_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_218_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_218_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_219_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_220_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_221_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_222_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_223_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_224_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_225_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_226_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_22_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_236_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_236_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_236_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_236_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_237_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_237_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_237_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_237_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_238_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_239_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_242_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_243_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_244_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_246_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_247_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_248_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_249_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_250_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_251_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_251_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_251_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_251_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_251_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_251_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_252_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_252_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_252_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_252_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_252_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_252_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_253_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_254_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_255_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_256_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_257_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_258_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_259_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_260_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_261_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_262_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_263_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_264_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_265_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_266_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_267_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_268_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_269_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_270_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_271_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_272_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_273_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_274_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_275_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_276_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_277_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_278_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_279_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_27_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_27_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_280_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_281_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_282_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_283_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_284_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_285_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_286_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_287_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_288_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_289_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_290_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_291_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_292_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_293_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_293_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_293_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_293_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_293_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_293_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_294_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_296_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_297_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_298_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_29_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_29_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_29_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_29_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_30_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_31_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_32_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_33_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_343_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_344_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_345_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_349_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_34_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_350_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_351_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_35_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_36_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_37_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_38_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_39_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_401_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_401_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_401_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_401_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_402_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_402_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_403_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_403_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_403_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_403_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_404_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_405_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_406_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_407_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_408_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_409_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_410_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_411_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_412_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_412_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_412_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_412_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_413_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_414_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_415_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_416_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_417_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_418_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_419_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_420_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_421_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_422_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_423_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_424_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_425_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_426_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_427_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_428_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_429_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_42_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_430_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_431_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_432_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_433_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_434_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_435_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_436_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_437_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_437_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_437_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_437_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_438_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_439_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_440_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_441_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_442_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_443_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_444_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_445_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_455_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_456_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_457_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_458_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_459_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_460_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_461_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_462_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_463_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_463_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_463_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_463_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_467_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_471_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_472_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_472_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_472_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_472_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_473_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_474_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_475_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_476_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_477_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_478_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_479_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_480_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_481_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_481_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_481_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_481_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_482_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_483_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_484_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_485_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_486_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_487_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_488_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_488_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_488_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_488_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_488_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_489_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_490_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_491_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_492_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_493_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_494_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_495_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_496_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_497_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_498_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_499_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_500_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_501_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_502_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_503_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_508_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_509_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_510_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_601_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_602_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_606_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_607_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_608_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_65_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_67_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_68_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_692_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_692_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_692_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_692_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_693_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_694_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_695_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_696_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_697_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_698_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_699_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_69_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_6_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_700_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_701_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_702_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_703_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_704_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_705_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_706_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_706_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_706_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_706_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_707_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_708_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_709_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_70_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_710_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_711_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_712_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_713_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_714_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_715_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_715_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_715_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_715_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_716_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_717_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_720_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_721_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_722_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_724_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_725_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_726_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_727_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_728_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_729_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_729_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_729_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_729_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_729_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_729_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_730_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_730_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_730_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_730_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_730_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_730_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_731_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_732_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_733_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_734_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_735_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_736_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_737_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_738_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_739_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_740_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_741_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_742_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_743_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_744_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_745_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_746_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_747_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_748_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_749_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_750_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_751_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_752_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_753_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_754_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_755_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_755_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_755_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_755_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_755_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_755_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_756_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_757_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_758_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_759_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_760_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_761_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_762_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_763_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_764_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_765_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_766_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_766_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_766_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_766_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_767_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_768_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_769_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_770_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_771_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_772_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_773_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_774_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_784_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_786_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_787_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_788_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_789_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_791_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_792_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_793_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_793_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_793_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_793_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_793_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_794_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_795_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_796_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_797_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_798_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_799_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_79_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_79_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_7_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_7_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_7_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_7_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_800_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_801_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_802_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_803_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_804_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_805_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_806_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_806_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_806_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_806_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_806_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_806_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_807_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_808_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_809_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_80_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_80_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_80_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_80_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_810_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_811_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_812_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_813_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_83_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_83_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_83_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_83_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_84_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_84_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_84_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_84_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_85_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_86_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_877_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_878_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_87_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_882_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_883_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_884_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_88_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_958_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_958_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_958_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_958_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_959_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_95_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_95_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_95_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_95_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_960_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_961_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_962_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_963_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_964_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_965_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_966_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_967_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_968_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_968_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_968_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_968_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_968_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_968_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_969_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_96_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_970_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_970_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_970_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_970_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_971_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_972_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_972_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_972_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_972_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_973_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_974_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_975_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_976_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_977_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_978_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_979_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_97_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_980_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_981_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_981_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_981_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_981_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_98_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_990_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_990_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_990_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_990_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_991_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_992_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_993_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_994_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_995_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_995_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_995_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_995_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_996_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_997_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_998_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_999_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_99_n_0 : STD_LOGIC;
  signal \^r_alarm_state_reg\ : STD_LOGIC;
  signal \^r_alarm_state_reg_0\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^r_alarm_state_reg_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_10\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_alarm_state_reg_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_12\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_14\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_17\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_18\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_19\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_20\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_21\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_22\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_23\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_26\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_27\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_29\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_44\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_46\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_47\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_49\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_52\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_54\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_58\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_60\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_64\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_66\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_70\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_74\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_Sel[2]_i_22_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_23_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[0]\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[0]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[0]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]_0\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_13\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_14\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_5\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]_6\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_8\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]_9\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[2]_2\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[2]_3\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[2]_4\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[2]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[2]_9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[3]\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_Count : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r_Count2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \r_Count[15]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_26_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_28_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_30_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_32_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_21_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_26_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_27_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_28_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[19]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_100_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_101_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_102_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_14_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_15_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_21_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_22_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_23_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_24__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_25_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_30_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_31_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_32_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_33_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_34_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_35_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_36_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_38_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_39_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_40_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_41_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_42_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_6_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_99_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_9_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_7_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_8_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_11_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_12_n_0\ : STD_LOGIC;
  signal \r_Count[7]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_17_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_17_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_17_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_17_n_3\ : STD_LOGIC;
  signal \^r_count_reg[19]_0\ : STD_LOGIC;
  signal \^r_count_reg[19]_1\ : STD_LOGIC;
  signal \^r_count_reg[19]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Count_reg[19]_i_16_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_16_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_16_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_16_n_3\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \^r_count_reg[23]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \r_Count_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_19_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_19_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_19_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_19_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_87_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_87_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_87_n_3\ : STD_LOGIC;
  signal \^r_count_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^r_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Count_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \r_Count_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal w_Hours : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal w_Hours_2nd_Digit1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_Minutes : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal w_Seconds : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal w_Time : STD_LOGIC_VECTOR ( 22 downto 2 );
  signal w_Time_PM : STD_LOGIC;
  signal NLW_o_PM_INST_0_i_113_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_o_PM_INST_0_i_37_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_41_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_41_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_o_PM_INST_0_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_78_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_81_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_81_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_119_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_175_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_177_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_240_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_240_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_245_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_252_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_259_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_259_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_260_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_337_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_354_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_405_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_414_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_420_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_502_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_502_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_503_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_503_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_505_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_550_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_71_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_74_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_89_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_94_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1028_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1138_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1144_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1209_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_140_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_140_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_145_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_191_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_191_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_195_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_200_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_256_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_347_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_376_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_389_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_389_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_390_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_390_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_391_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_391_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_392_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_392_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_408_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_408_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_409_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_409_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_410_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_410_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_411_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_411_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_413_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_413_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_414_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_478_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_478_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_479_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_479_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_482_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_482_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_483_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_493_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_493_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_495_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_512_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_569_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_724_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_733_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_740_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_747_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_777_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_777_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_778_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_778_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_779_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_852_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_852_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_853_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_853_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_862_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_874_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_874_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_875_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_875_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_876_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_876_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_877_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_877_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_904_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_949_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_949_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_950_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_950_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_951_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_951_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_956_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1021_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1044_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_Alarm_Next_State1_carry_i_1216_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1233_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1339_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_196_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_201_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_218_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_237_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_27_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_293_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_293_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_402_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_402_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_403_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_412_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_437_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_463_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_481_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_706_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_715_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_755_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_755_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_766_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_79_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_79_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_80_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_84_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_95_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_968_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_968_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_970_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_Alarm_Next_State1_carry_i_970_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_972_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_981_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_995_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of o_PM_INST_0_i_133 : label is "lutpair57";
  attribute HLUTNM of o_PM_INST_0_i_134 : label is "lutpair56";
  attribute HLUTNM of o_PM_INST_0_i_137 : label is "lutpair57";
  attribute HLUTNM of o_PM_INST_0_i_138 : label is "lutpair56";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_422\ : label is "lutpair157";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_427\ : label is "lutpair157";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_563\ : label is "lutpair156";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_564\ : label is "lutpair155";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_567\ : label is "lutpair156";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_568\ : label is "lutpair155";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_600\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_601\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_603\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_604\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_605\ : label is "soft_lutpair61";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1088\ : label is "lutpair97";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1100\ : label is "lutpair135";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1101\ : label is "lutpair323";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1104\ : label is "lutpair135";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1105\ : label is "lutpair323";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_113\ : label is "lutpair318";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1148\ : label is "lutpair60";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1152\ : label is "lutpair61";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1210\ : label is "lutpair59";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1211\ : label is "lutpair319";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1214\ : label is "lutpair60";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1215\ : label is "lutpair59";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1216\ : label is "lutpair319";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_134\ : label is "lutpair107";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_137\ : label is "lutpair108";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_201\ : label is "lutpair106";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_202\ : label is "lutpair322";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_205\ : label is "lutpair107";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_206\ : label is "lutpair106";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_207\ : label is "lutpair322";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_230\ : label is "lutpair317";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_234\ : label is "lutpair317";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_251\ : label is "lutpair130";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_255\ : label is "lutpair131";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_399\ : label is "lutpair129";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_403\ : label is "lutpair130";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_404\ : label is "lutpair129";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_487\ : label is "lutpair74";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_490\ : label is "lutpair75";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_522\ : label is "lutpair318";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_652\ : label is "lutpair73";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_653\ : label is "lutpair320";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_656\ : label is "lutpair74";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_657\ : label is "lutpair73";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_658\ : label is "lutpair320";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_728\ : label is "lutpair83";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_731\ : label is "lutpair84";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_905\ : label is "lutpair82";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_906\ : label is "lutpair321";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_909\ : label is "lutpair83";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_910\ : label is "lutpair82";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_911\ : label is "lutpair321";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_944\ : label is "lutpair97";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_948\ : label is "lutpair98";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1009 : label is "lutpair36";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1010 : label is "lutpair35";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1011 : label is "lutpair34";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1012 : label is "lutpair33";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1013 : label is "lutpair39";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1014 : label is "lutpair38";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1015 : label is "lutpair37";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1016 : label is "lutpair36";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1037 : label is "lutpair6";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1038 : label is "lutpair316";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1196 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1197 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1198 : label is "soft_lutpair64";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1211 : label is "lutpair39";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1212 : label is "lutpair38";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1213 : label is "lutpair37";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1230 : label is "lutpair324";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1234 : label is "lutpair9";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1235 : label is "lutpair8";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1236 : label is "lutpair7";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1317 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1320 : label is "soft_lutpair64";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1326 : label is "lutpair22";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1336 : label is "lutpair6";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1337 : label is "lutpair316";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1364 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1365 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_153 : label is "soft_lutpair51";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_253 : label is "lutpair31";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_254 : label is "lutpair30";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_255 : label is "lutpair29";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_256 : label is "lutpair28";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_265 : label is "lutpair20";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_266 : label is "lutpair19";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_267 : label is "lutpair18";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_268 : label is "lutpair17";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_273 : label is "lutpair16";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_274 : label is "lutpair15";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_275 : label is "lutpair14";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_276 : label is "lutpair13";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_281 : label is "lutpair27";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_282 : label is "lutpair26";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_283 : label is "lutpair25";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_284 : label is "lutpair24";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_343 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_344 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_432 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_436 : label is "soft_lutpair61";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_467 : label is "lutpair41";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_471 : label is "lutpair42";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_473 : label is "lutpair12";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_474 : label is "lutpair11";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_475 : label is "lutpair10";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_476 : label is "lutpair9";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_482 : label is "lutpair23";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_496 : label is "lutpair35";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_497 : label is "lutpair34";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_498 : label is "lutpair33";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_499 : label is "lutpair32";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_66 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_69 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_70 : label is "soft_lutpair52";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_731 : label is "lutpair32";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_732 : label is "lutpair31";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_733 : label is "lutpair30";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_734 : label is "lutpair29";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_739 : label is "lutpair21";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_740 : label is "lutpair20";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_741 : label is "lutpair19";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_742 : label is "lutpair18";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_743 : label is "lutpair17";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_744 : label is "lutpair16";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_745 : label is "lutpair15";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_746 : label is "lutpair14";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_747 : label is "lutpair28";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_748 : label is "lutpair27";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_749 : label is "lutpair26";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_750 : label is "lutpair25";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_759 : label is "lutpair22";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_760 : label is "lutpair21";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_784 : label is "soft_lutpair60";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_789 : label is "lutpair41";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_794 : label is "lutpair8";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_795 : label is "lutpair7";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_971 : label is "soft_lutpair63";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_991 : label is "lutpair13";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_992 : label is "lutpair12";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_993 : label is "lutpair11";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_994 : label is "lutpair10";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_997 : label is "lutpair24";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_998 : label is "lutpair23";
  attribute SOFT_HLUTNM of \r_Count[11]_i_11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_Count[15]_i_16\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_Count[15]_i_20\ : label is "soft_lutpair58";
  attribute HLUTNM of \r_Count[15]_i_26\ : label is "lutpair0";
  attribute HLUTNM of \r_Count[15]_i_29\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \r_Count[19]_i_14\ : label is "soft_lutpair58";
  attribute HLUTNM of \r_Count[19]_i_21\ : label is "lutpair3";
  attribute HLUTNM of \r_Count[19]_i_22\ : label is "lutpair2";
  attribute HLUTNM of \r_Count[19]_i_24\ : label is "lutpair1";
  attribute HLUTNM of \r_Count[19]_i_25\ : label is "lutpair4";
  attribute HLUTNM of \r_Count[19]_i_26\ : label is "lutpair3";
  attribute HLUTNM of \r_Count[19]_i_27\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \r_Count[23]_i_15\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_Count[23]_i_16\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_Count[23]_i_17\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_Count[23]_i_18\ : label is "soft_lutpair57";
  attribute HLUTNM of \r_Count[23]_i_36\ : label is "lutpair5";
  attribute HLUTNM of \r_Count[23]_i_38\ : label is "lutpair4";
  attribute HLUTNM of \r_Count[23]_i_41\ : label is "lutpair5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  O(2 downto 0) <= \^o\(2 downto 0);
  \axi_rdata_reg[0]\(0) <= \^axi_rdata_reg[0]\(0);
  \axi_rdata_reg[12]\(3 downto 0) <= \^axi_rdata_reg[12]\(3 downto 0);
  \axi_rdata_reg[16]\(3 downto 0) <= \^axi_rdata_reg[16]\(3 downto 0);
  \axi_rdata_reg[20]\(3 downto 0) <= \^axi_rdata_reg[20]\(3 downto 0);
  \axi_rdata_reg[22]\(1 downto 0) <= \^axi_rdata_reg[22]\(1 downto 0);
  \axi_rdata_reg[23]\(0) <= \^axi_rdata_reg[23]\(0);
  \axi_rdata_reg[8]\(3 downto 0) <= \^axi_rdata_reg[8]\(3 downto 0);
  r_Alarm_State_reg <= \^r_alarm_state_reg\;
  r_Alarm_State_reg_0(18 downto 0) <= \^r_alarm_state_reg_0\(18 downto 0);
  r_Alarm_State_reg_1(3 downto 0) <= \^r_alarm_state_reg_1\(3 downto 0);
  r_Alarm_State_reg_10(1 downto 0) <= \^r_alarm_state_reg_10\(1 downto 0);
  r_Alarm_State_reg_11(0) <= \^r_alarm_state_reg_11\(0);
  r_Alarm_State_reg_12(2 downto 0) <= \^r_alarm_state_reg_12\(2 downto 0);
  r_Alarm_State_reg_13(0) <= \^r_alarm_state_reg_13\(0);
  r_Alarm_State_reg_14(2 downto 0) <= \^r_alarm_state_reg_14\(2 downto 0);
  r_Alarm_State_reg_15(0) <= \^r_alarm_state_reg_15\(0);
  r_Alarm_State_reg_16(0) <= \^r_alarm_state_reg_16\(0);
  r_Alarm_State_reg_17(2 downto 0) <= \^r_alarm_state_reg_17\(2 downto 0);
  r_Alarm_State_reg_18(0) <= \^r_alarm_state_reg_18\(0);
  r_Alarm_State_reg_19(2 downto 0) <= \^r_alarm_state_reg_19\(2 downto 0);
  r_Alarm_State_reg_2(0) <= \^r_alarm_state_reg_2\(0);
  r_Alarm_State_reg_20(0) <= \^r_alarm_state_reg_20\(0);
  r_Alarm_State_reg_21(2 downto 0) <= \^r_alarm_state_reg_21\(2 downto 0);
  r_Alarm_State_reg_22(0) <= \^r_alarm_state_reg_22\(0);
  r_Alarm_State_reg_23(0) <= \^r_alarm_state_reg_23\(0);
  r_Alarm_State_reg_24(3 downto 0) <= \^r_alarm_state_reg_24\(3 downto 0);
  r_Alarm_State_reg_26(2 downto 0) <= \^r_alarm_state_reg_26\(2 downto 0);
  r_Alarm_State_reg_27(0) <= \^r_alarm_state_reg_27\(0);
  r_Alarm_State_reg_29(3 downto 0) <= \^r_alarm_state_reg_29\(3 downto 0);
  r_Alarm_State_reg_3(2 downto 0) <= \^r_alarm_state_reg_3\(2 downto 0);
  r_Alarm_State_reg_4(2 downto 0) <= \^r_alarm_state_reg_4\(2 downto 0);
  r_Alarm_State_reg_44(2 downto 0) <= \^r_alarm_state_reg_44\(2 downto 0);
  r_Alarm_State_reg_46(2 downto 0) <= \^r_alarm_state_reg_46\(2 downto 0);
  r_Alarm_State_reg_47(0) <= \^r_alarm_state_reg_47\(0);
  r_Alarm_State_reg_49(0) <= \^r_alarm_state_reg_49\(0);
  r_Alarm_State_reg_5(0) <= \^r_alarm_state_reg_5\(0);
  r_Alarm_State_reg_52(2 downto 0) <= \^r_alarm_state_reg_52\(2 downto 0);
  r_Alarm_State_reg_54(0) <= \^r_alarm_state_reg_54\(0);
  r_Alarm_State_reg_58(0) <= \^r_alarm_state_reg_58\(0);
  r_Alarm_State_reg_6(3 downto 0) <= \^r_alarm_state_reg_6\(3 downto 0);
  r_Alarm_State_reg_60(0) <= \^r_alarm_state_reg_60\(0);
  r_Alarm_State_reg_64(2 downto 0) <= \^r_alarm_state_reg_64\(2 downto 0);
  r_Alarm_State_reg_66(0) <= \^r_alarm_state_reg_66\(0);
  r_Alarm_State_reg_70(0) <= \^r_alarm_state_reg_70\(0);
  r_Alarm_State_reg_74(2 downto 0) <= \^r_alarm_state_reg_74\(2 downto 0);
  r_Alarm_State_reg_8(0) <= \^r_alarm_state_reg_8\(0);
  r_Alarm_State_reg_9(0) <= \^r_alarm_state_reg_9\(0);
  \r_BCD_Num_Sel_reg[0]\ <= \^r_bcd_num_sel_reg[0]\;
  \r_BCD_Num_Sel_reg[0]_0\(2 downto 0) <= \^r_bcd_num_sel_reg[0]_0\(2 downto 0);
  \r_BCD_Num_Sel_reg[0]_1\(0) <= \^r_bcd_num_sel_reg[0]_1\(0);
  \r_BCD_Num_Sel_reg[0]_2\(2 downto 0) <= \^r_bcd_num_sel_reg[0]_2\(2 downto 0);
  \r_BCD_Num_Sel_reg[0]_3\(1 downto 0) <= \^r_bcd_num_sel_reg[0]_3\(1 downto 0);
  \r_BCD_Num_Sel_reg[0]_4\(2 downto 0) <= \^r_bcd_num_sel_reg[0]_4\(2 downto 0);
  \r_BCD_Num_Sel_reg[0]_5\(2 downto 0) <= \^r_bcd_num_sel_reg[0]_5\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]\ <= \^r_bcd_num_sel_reg[1]\;
  \r_BCD_Num_Sel_reg[1]_0\ <= \^r_bcd_num_sel_reg[1]_0\;
  \r_BCD_Num_Sel_reg[1]_1\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_1\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_10\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_10\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_11\(0) <= \^r_bcd_num_sel_reg[1]_11\(0);
  \r_BCD_Num_Sel_reg[1]_12\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_12\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_13\(1 downto 0) <= \^r_bcd_num_sel_reg[1]_13\(1 downto 0);
  \r_BCD_Num_Sel_reg[1]_14\(0) <= \^r_bcd_num_sel_reg[1]_14\(0);
  \r_BCD_Num_Sel_reg[1]_2\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_2\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_3\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_3\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_4\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_5\ <= \^r_bcd_num_sel_reg[1]_5\;
  \r_BCD_Num_Sel_reg[1]_6\ <= \^r_bcd_num_sel_reg[1]_6\;
  \r_BCD_Num_Sel_reg[1]_7\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_7\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_8\ <= \^r_bcd_num_sel_reg[1]_8\;
  \r_BCD_Num_Sel_reg[1]_9\ <= \^r_bcd_num_sel_reg[1]_9\;
  \r_BCD_Num_Sel_reg[2]_2\ <= \^r_bcd_num_sel_reg[2]_2\;
  \r_BCD_Num_Sel_reg[2]_3\ <= \^r_bcd_num_sel_reg[2]_3\;
  \r_BCD_Num_Sel_reg[2]_4\ <= \^r_bcd_num_sel_reg[2]_4\;
  \r_BCD_Num_Sel_reg[2]_6\(0) <= \^r_bcd_num_sel_reg[2]_6\(0);
  \r_BCD_Num_Sel_reg[2]_9\(2 downto 0) <= \^r_bcd_num_sel_reg[2]_9\(2 downto 0);
  \r_BCD_Num_Sel_reg[3]\ <= \^r_bcd_num_sel_reg[3]\;
  \r_BCD_Num_Sel_reg[3]_0\(2 downto 0) <= \^r_bcd_num_sel_reg[3]_0\(2 downto 0);
  \r_Count_reg[19]_0\ <= \^r_count_reg[19]_0\;
  \r_Count_reg[19]_1\ <= \^r_count_reg[19]_1\;
  \r_Count_reg[19]_2\(0) <= \^r_count_reg[19]_2\(0);
  \r_Count_reg[23]_0\(12 downto 0) <= \^r_count_reg[23]_0\(12 downto 0);
  \r_Count_reg[3]_0\(0) <= \^r_count_reg[3]_0\(0);
  \r_Count_reg[7]_0\(0) <= \^r_count_reg[7]_0\(0);
o_PM_INST_0_i_113: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_113_n_0,
      CO(2) => o_PM_INST_0_i_113_n_1,
      CO(1) => o_PM_INST_0_i_113_n_2,
      CO(0) => o_PM_INST_0_i_113_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_133_n_0,
      DI(2) => o_PM_INST_0_i_134_n_0,
      DI(1) => o_PM_INST_0_i_135_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_113_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_136_n_0,
      S(2) => o_PM_INST_0_i_137_n_0,
      S(1) => o_PM_INST_0_i_138_n_0,
      S(0) => o_PM_INST_0_i_139_n_0
    );
o_PM_INST_0_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(3),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I4 => \r_Count_reg[23]_9\(0),
      I5 => \r_Count_reg[23]_26\,
      O => o_PM_INST_0_i_114_n_0
    );
o_PM_INST_0_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_32\,
      I1 => w_Minutes(7),
      O => o_PM_INST_0_i_115_n_0
    );
o_PM_INST_0_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_2\(0),
      I3 => \^r_alarm_state_reg_1\(1),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => w_Minutes(6),
      O => o_PM_INST_0_i_116_n_0
    );
o_PM_INST_0_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(0),
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg_1\(1),
      I3 => \^r_alarm_state_reg_1\(2),
      I4 => w_Minutes(5),
      O => o_PM_INST_0_i_117_n_0
    );
o_PM_INST_0_i_118: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_114_n_0,
      I1 => \r_Count_reg[23]_27\,
      I2 => w_Minutes(9),
      O => o_PM_INST_0_i_118_n_0
    );
o_PM_INST_0_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_115_n_0,
      I1 => \r_Count_reg[23]_26\,
      I2 => \r_Count_reg[23]_9\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_12\(3),
      O => o_PM_INST_0_i_119_n_0
    );
o_PM_INST_0_i_120: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_32\,
      I1 => w_Minutes(7),
      I2 => o_PM_INST_0_i_116_n_0,
      O => o_PM_INST_0_i_120_n_0
    );
o_PM_INST_0_i_121: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_117_n_0,
      I1 => \r_Count_reg[23]_25\,
      I2 => w_Minutes(6),
      O => o_PM_INST_0_i_121_n_0
    );
o_PM_INST_0_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_alarm_state_reg_2\(0),
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_1\(1),
      I3 => w_Minutes(4),
      O => o_PM_INST_0_i_133_n_0
    );
o_PM_INST_0_i_134: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(0),
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Minutes(3),
      O => o_PM_INST_0_i_134_n_0
    );
o_PM_INST_0_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_alarm_state_reg_2\(0),
      I1 => \^r_bcd_num_sel_reg[1]_7\(1),
      I2 => \r_Count_reg[23]_6\(2),
      I3 => w_Seconds(16),
      I4 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I5 => \r_Count_reg[23]_5\(2),
      O => o_PM_INST_0_i_135_n_0
    );
o_PM_INST_0_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => o_PM_INST_0_i_133_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => \^r_alarm_state_reg_1\(1),
      I3 => \^r_alarm_state_reg_2\(0),
      I4 => \^r_alarm_state_reg_1\(0),
      I5 => w_Minutes(5),
      O => o_PM_INST_0_i_136_n_0
    );
o_PM_INST_0_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_alarm_state_reg_2\(0),
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_1\(1),
      I3 => w_Minutes(4),
      I4 => o_PM_INST_0_i_134_n_0,
      O => o_PM_INST_0_i_137_n_0
    );
o_PM_INST_0_i_138: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(0),
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Minutes(3),
      I3 => o_PM_INST_0_i_135_n_0,
      O => o_PM_INST_0_i_138_n_0
    );
o_PM_INST_0_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_7\(1),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I4 => \r_Count_reg[23]_5\(2),
      I5 => \^r_alarm_state_reg_2\(0),
      O => o_PM_INST_0_i_139_n_0
    );
o_PM_INST_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABBB"
    )
        port map (
      I0 => o_PM_INST_0_i_37_n_3,
      I1 => \r_Count_reg[23]_19\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_13\(1),
      O => o_PM_INST_0_i_16_n_0
    );
o_PM_INST_0_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_42_n_0,
      CO(3) => o_PM_INST_0_i_17_n_0,
      CO(2) => o_PM_INST_0_i_17_n_1,
      CO(1) => o_PM_INST_0_i_17_n_2,
      CO(0) => o_PM_INST_0_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes(10 downto 7),
      O(3) => \^r_alarm_state_reg_2\(0),
      O(2 downto 0) => NLW_o_PM_INST_0_i_17_O_UNCONNECTED(2 downto 0),
      S(3) => o_PM_INST_0_i_47_n_0,
      S(2) => o_PM_INST_0_i_48_n_0,
      S(1) => o_PM_INST_0_i_49_n_0,
      S(0) => o_PM_INST_0_i_50_n_0
    );
o_PM_INST_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_13\(1),
      O => o_PM_INST_0_i_18_n_0
    );
o_PM_INST_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_13\(0),
      O => o_PM_INST_0_i_19_n_0
    );
o_PM_INST_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(3),
      O => o_PM_INST_0_i_20_n_0
    );
o_PM_INST_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(2),
      O => o_PM_INST_0_i_21_n_0
    );
o_PM_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \^r_alarm_state_reg\
    );
o_PM_INST_0_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_78_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_37_CO_UNCONNECTED(3 downto 1),
      CO(0) => o_PM_INST_0_i_37_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_PM_INST_0_i_79_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_37_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => o_PM_INST_0_i_80_n_0
    );
o_PM_INST_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I1 => \^r_bcd_num_sel_reg[0]_0\(1),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \r_Count_reg[23]_6\(2),
      O => o_PM_INST_0_i_40_n_0
    );
o_PM_INST_0_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_51_n_0,
      CO(3) => NLW_o_PM_INST_0_i_41_CO_UNCONNECTED(3),
      CO(2) => \r_BCD_Num_Sel_reg[1]_15\(0),
      CO(1) => NLW_o_PM_INST_0_i_41_CO_UNCONNECTED(1),
      CO(0) => o_PM_INST_0_i_41_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_o_PM_INST_0_i_41_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \^r_bcd_num_sel_reg[1]_13\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => o_PM_INST_0_i_85_n_0,
      S(0) => o_PM_INST_0_i_86_n_0
    );
o_PM_INST_0_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_42_n_0,
      CO(2) => o_PM_INST_0_i_42_n_1,
      CO(1) => o_PM_INST_0_i_42_n_2,
      CO(0) => o_PM_INST_0_i_42_n_3,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_42_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_88_n_0,
      S(2) => o_PM_INST_0_i_89_n_0,
      S(1) => o_PM_INST_0_i_90_n_0,
      S(0) => o_PM_INST_0_i_91_n_0
    );
o_PM_INST_0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_13\(1),
      O => w_Minutes(10)
    );
o_PM_INST_0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_13\(0),
      O => w_Minutes(9)
    );
o_PM_INST_0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(3),
      O => w_Minutes(8)
    );
o_PM_INST_0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(2),
      O => w_Minutes(7)
    );
o_PM_INST_0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_13\(1),
      I1 => \r_Count_reg[23]_9\(2),
      I2 => \^r_bcd_num_sel_reg[1]_12\(1),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_8\(2),
      O => o_PM_INST_0_i_47_n_0
    );
o_PM_INST_0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_13\(0),
      I1 => \r_Count_reg[23]_9\(1),
      I2 => \^r_bcd_num_sel_reg[1]_12\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_8\(1),
      O => o_PM_INST_0_i_48_n_0
    );
o_PM_INST_0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(3),
      I1 => \r_Count_reg[23]_9\(0),
      I2 => \^r_bcd_num_sel_reg[1]_7\(3),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_8\(0),
      O => o_PM_INST_0_i_49_n_0
    );
o_PM_INST_0_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(2),
      I1 => \r_Count_reg[23]_8\(3),
      I2 => \^r_bcd_num_sel_reg[1]_7\(2),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(3),
      O => o_PM_INST_0_i_50_n_0
    );
o_PM_INST_0_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_68_n_0\,
      CO(3) => o_PM_INST_0_i_51_n_0,
      CO(2) => o_PM_INST_0_i_51_n_1,
      CO(1) => o_PM_INST_0_i_51_n_2,
      CO(0) => o_PM_INST_0_i_51_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_92_n_0,
      DI(1) => o_PM_INST_0_i_93_n_0,
      DI(0) => o_PM_INST_0_i_94_n_0,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_12\(3 downto 0),
      S(3) => o_PM_INST_0_i_95_n_0,
      S(2) => o_PM_INST_0_i_96_n_0,
      S(1) => o_PM_INST_0_i_97_n_0,
      S(0) => o_PM_INST_0_i_98_n_0
    );
o_PM_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555555555555"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(3),
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => o_PM_INST_0_i_16_n_0,
      I3 => \^r_alarm_state_reg_2\(0),
      I4 => \^r_alarm_state_reg_1\(0),
      I5 => \^r_alarm_state_reg_1\(1),
      O => o_PM_INST_0_i_7_n_0
    );
o_PM_INST_0_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_113_n_0,
      CO(3) => o_PM_INST_0_i_78_n_0,
      CO(2) => o_PM_INST_0_i_78_n_1,
      CO(1) => o_PM_INST_0_i_78_n_2,
      CO(0) => o_PM_INST_0_i_78_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_114_n_0,
      DI(2) => o_PM_INST_0_i_115_n_0,
      DI(1) => o_PM_INST_0_i_116_n_0,
      DI(0) => o_PM_INST_0_i_117_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_78_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_118_n_0,
      S(2) => o_PM_INST_0_i_119_n_0,
      S(1) => o_PM_INST_0_i_120_n_0,
      S(0) => o_PM_INST_0_i_121_n_0
    );
o_PM_INST_0_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_13\(0),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I4 => \r_Count_reg[23]_9\(1),
      I5 => \r_Count_reg[23]_27\,
      O => o_PM_INST_0_i_79_n_0
    );
o_PM_INST_0_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_17_n_0,
      CO(3) => o_PM_INST_0_i_8_n_0,
      CO(2) => o_PM_INST_0_i_8_n_1,
      CO(1) => o_PM_INST_0_i_8_n_2,
      CO(0) => o_PM_INST_0_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_alarm_state_reg_1\(3 downto 0),
      S(3) => o_PM_INST_0_i_18_n_0,
      S(2) => o_PM_INST_0_i_19_n_0,
      S(1) => o_PM_INST_0_i_20_n_0,
      S(0) => o_PM_INST_0_i_21_n_0
    );
o_PM_INST_0_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_79_n_0,
      I1 => \r_Count_reg[23]_19\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_13\(1),
      O => o_PM_INST_0_i_80_n_0
    );
o_PM_INST_0_i_81: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_8_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_81_CO_UNCONNECTED(3 downto 1),
      CO(0) => r_Alarm_State_reg_25(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_o_PM_INST_0_i_81_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
o_PM_INST_0_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_0\(1),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_0\(0),
      O => o_PM_INST_0_i_85_n_0
    );
o_PM_INST_0_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_0\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(3),
      O => o_PM_INST_0_i_86_n_0
    );
o_PM_INST_0_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(1),
      O => w_Minutes(6)
    );
o_PM_INST_0_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(1),
      I1 => \r_Count_reg[23]_8\(2),
      I2 => \^r_bcd_num_sel_reg[1]_7\(1),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(2),
      O => o_PM_INST_0_i_88_n_0
    );
o_PM_INST_0_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \^r_bcd_num_sel_reg[1]_7\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(1),
      O => o_PM_INST_0_i_89_n_0
    );
o_PM_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(1),
      I1 => o_PM_INST_0_i_16_n_0,
      I2 => \^r_alarm_state_reg_2\(0),
      I3 => \^r_alarm_state_reg_1\(0),
      O => w_Hours(2)
    );
o_PM_INST_0_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_7\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \^r_bcd_num_sel_reg[0]_1\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(0),
      O => o_PM_INST_0_i_90_n_0
    );
o_PM_INST_0_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_7\(2),
      O => o_PM_INST_0_i_91_n_0
    );
o_PM_INST_0_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => \^r_bcd_num_sel_reg[0]_0\(1),
      I2 => \r_Count_reg[22]_1\(0),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_4\(1),
      O => o_PM_INST_0_i_92_n_0
    );
o_PM_INST_0_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(3),
      I1 => \^r_bcd_num_sel_reg[0]_0\(0),
      I2 => \r_Count_reg[20]_2\(3),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_4\(0),
      O => o_PM_INST_0_i_93_n_0
    );
o_PM_INST_0_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => \r_Count_reg[20]_2\(2),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_3\(3),
      O => o_PM_INST_0_i_94_n_0
    );
o_PM_INST_0_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(2),
      O => o_PM_INST_0_i_95_n_0
    );
o_PM_INST_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I1 => \^r_bcd_num_sel_reg[0]_0\(1),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \r_Count_reg[22]_1\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => o_PM_INST_0_i_96_n_0
    );
o_PM_INST_0_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I1 => w_Seconds(15),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]_0\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_0\(0),
      O => o_PM_INST_0_i_97_n_0
    );
o_PM_INST_0_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[22]_1\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I5 => w_Seconds(15),
      O => o_PM_INST_0_i_98_n_0
    );
\r_Alarm_Next_State1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => w_Time(21),
      I1 => \r_Count_reg[23]_103\(10),
      I2 => \r_Count_reg[23]_103\(12),
      I3 => \^r_alarm_state_reg_0\(10),
      I4 => \r_Count_reg[23]_103\(11),
      I5 => w_Time(22),
      O => r_Alarm_State_reg_91(3)
    );
\r_Alarm_Next_State1_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_8\,
      I1 => \^r_bcd_num_sel_reg[1]_11\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_39_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_10\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      O => w_Time(22)
    );
\r_Alarm_Next_State1_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C312C63388C6D186"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\,
      I1 => w_Minutes(2),
      I2 => \r_Alarm_Next_State1_carry__0_i_44_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      I4 => w_Minutes(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_46_n_0\,
      O => \^r_alarm_state_reg_0\(8)
    );
\r_Alarm_Next_State1_carry__0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_258_n_0\,
      I3 => \r_Count_reg[23]_8\(2),
      I4 => o_PM_INST_0_i_40_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_12\(1),
      O => \r_Alarm_Next_State1_carry__0_i_112_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3973CE9C31638C18"
    )
        port map (
      I0 => w_Minutes(6),
      I1 => w_Minutes(7),
      I2 => w_Minutes(8),
      I3 => w_Minutes(10),
      I4 => w_Minutes(9),
      I5 => w_Minutes(5),
      O => \r_Alarm_Next_State1_carry__0_i_113_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(0),
      O => w_Minutes(5)
    );
\r_Alarm_Next_State1_carry__0_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_13\(1),
      O => \r_Alarm_Next_State1_carry__0_i_115_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_13\(0),
      O => \r_Alarm_Next_State1_carry__0_i_116_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_9\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(3),
      O => \r_Alarm_Next_State1_carry__0_i_117_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_12\(2),
      O => \r_Alarm_Next_State1_carry__0_i_118_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_119_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_119_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_119_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_119_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_119_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_273_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_274_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_275_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_276_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_13\(1),
      I1 => \r_Count_reg[23]_9\(2),
      I2 => \^r_bcd_num_sel_reg[1]_12\(1),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_8\(2),
      O => \r_Alarm_Next_State1_carry__0_i_120_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_13\(0),
      I1 => \r_Count_reg[23]_9\(1),
      I2 => \^r_bcd_num_sel_reg[1]_12\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_8\(1),
      O => \r_Alarm_Next_State1_carry__0_i_121_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(3),
      I1 => \r_Count_reg[23]_9\(0),
      I2 => \^r_bcd_num_sel_reg[1]_7\(3),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_8\(0),
      O => \r_Alarm_Next_State1_carry__0_i_122_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(2),
      I1 => \r_Count_reg[23]_8\(3),
      I2 => \^r_bcd_num_sel_reg[1]_7\(2),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(3),
      O => \r_Alarm_Next_State1_carry__0_i_123_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_117_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_2\(2),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[16]_1\(1),
      I4 => \^r_bcd_num_sel_reg[1]_2\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_139_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CCF07711F0CC10"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\,
      I1 => w_Minutes(2),
      I2 => \r_Alarm_Next_State1_carry__0_i_44_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      I4 => w_Minutes(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_46_n_0\,
      O => \^r_bcd_num_sel_reg[1]_6\
    );
\r_Alarm_Next_State1_carry__0_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F50303173F3F50F"
    )
        port map (
      I0 => w_Seconds(6),
      I1 => \r_Alarm_Next_State1_carry__0_i_293_n_0\,
      I2 => w_Seconds(8),
      I3 => w_Seconds(7),
      I4 => \r_Alarm_Next_State1_carry__0_i_295_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_296_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_140_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_Alarm_Next_State1_carry__0_i_295_n_0\,
      I2 => r_Alarm_Next_State1_carry_i_298_n_0,
      I3 => w_Seconds(7),
      I4 => w_Seconds(6),
      O => \r_Alarm_Next_State1_carry__0_i_141_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(3),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(2),
      O => w_Seconds(6)
    );
\r_Alarm_Next_State1_carry__0_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_298_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_3\(0),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[16]_1\(3),
      I4 => \^r_bcd_num_sel_reg[1]_2\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_143_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10254800020150A7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\,
      I1 => \r_Alarm_Next_State1_carry__0_i_44_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      I3 => w_Minutes(3),
      I4 => w_Minutes(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_46_n_0\,
      O => \^r_alarm_state_reg_0\(9)
    );
\r_Alarm_Next_State1_carry__0_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_sel_reg[1]_3\(2),
      I2 => \r_Count_reg[22]_1\(1),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__0_i_163_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \^r_bcd_num_sel_reg[0]_0\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_3\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_164_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(3),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \^r_bcd_num_sel_reg[0]_0\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_3\(0),
      I5 => \r_Count_reg[16]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_165_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(2),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \^r_bcd_num_sel_reg[1]_4\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_2\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_166_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => w_Seconds(9),
      I2 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_4\(3),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_167_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I2 => w_Seconds(16),
      I3 => w_Seconds(13),
      I4 => w_Seconds(9),
      O => \r_Alarm_Next_State1_carry__0_i_168_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_165_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]_0\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_169_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DF3B20CB20C4DF3"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\,
      I1 => r_Alarm_Next_State1_carry_i_39_n_0,
      I2 => \^r_bcd_num_sel_reg[3]\,
      I3 => \^r_bcd_num_sel_reg[1]_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_58_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_59_n_0\,
      O => \^r_alarm_state_reg_0\(6)
    );
\r_Alarm_Next_State1_carry__0_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_166_n_0\,
      I1 => w_Seconds(7),
      I2 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]_0\(0),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_170_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_236_n_0,
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_175_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_175_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_175_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__0_i_331_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_332_n_0\,
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_175_O_UNCONNECTED\(3),
      O(2 downto 0) => \^r_bcd_num_sel_reg[0]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_333_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_334_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_335_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_177\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_337_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_177_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_177_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_177_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_177_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_338_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_339_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_340_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_341_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_177_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_342_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_343_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_344_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_345_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(1),
      I1 => \r_Count_reg[22]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[0]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_178_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(0),
      I1 => \r_Count_reg[22]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(3),
      O => \r_Alarm_Next_State1_carry__0_i_179_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Count_reg[22]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__0_i_180_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(15),
      I1 => \r_Count_reg[23]_6\(1),
      I2 => \^r_bcd_num_sel_reg[0]_0\(1),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \r_Count_reg[22]_0\(0),
      I5 => \r_Count_reg[23]_6\(2),
      O => \r_Alarm_Next_State1_carry__0_i_181_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[22]_1\(2),
      I3 => \r_Count_reg[23]_6\(0),
      I4 => w_Seconds(15),
      I5 => \r_Count_reg[23]_6\(1),
      O => \r_Alarm_Next_State1_carry__0_i_182_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => \r_Count_reg[23]_4\(3),
      I2 => \^r_bcd_num_sel_reg[1]_4\(3),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \r_Count_reg[22]_1\(2),
      I5 => \r_Count_reg[23]_6\(0),
      O => \r_Alarm_Next_State1_carry__0_i_183_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_354_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_197_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_197_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_197_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_197_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_355_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_356_n_0\,
      DI(1 downto 0) => w_Seconds(8 downto 7),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_197_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_357_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_358_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_359_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_360_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAE0EF8A8A808"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_Count_reg[22]_1\(1),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \^r_bcd_num_sel_reg[1]_4\(2),
      I4 => \^r_bcd_num_sel_reg[1]_2\(2),
      I5 => \r_Count_reg[16]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_198_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \^r_bcd_num_sel_reg[1]_3\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_2\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_199_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(8),
      I1 => \r_Count_reg[23]_103\(8),
      I2 => \r_Count_reg[23]_107\,
      I3 => \^r_bcd_num_sel_reg[1]_6\,
      I4 => \r_Count_reg[23]_103\(9),
      I5 => \^r_alarm_state_reg_0\(9),
      O => r_Alarm_State_reg_91(2)
    );
\r_Alarm_Next_State1_carry__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA08550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_7\(0),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I4 => \r_Count_reg[23]_5\(1),
      I5 => \^r_bcd_num_sel_reg[1]_6\,
      O => \r_Alarm_Next_State1_carry__0_i_20_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[16]_1\(3),
      I4 => \^r_bcd_num_sel_reg[1]_3\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_200_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \^r_bcd_num_sel_reg[1]_2\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I4 => \^o\(2),
      I5 => \r_Count_reg[12]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_201_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_198_n_0\,
      I1 => w_Seconds(6),
      I2 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_4\(3),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_202_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_199_n_0\,
      I1 => w_Seconds(5),
      I2 => w_Seconds(9),
      I3 => \^r_bcd_num_sel_reg[1]_4\(2),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_203_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_200_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_2\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_204_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_201_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_205_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => w_Seconds(9),
      I2 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_4\(3),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_217_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_218\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I2 => w_Seconds(16),
      I3 => w_Seconds(13),
      I4 => w_Seconds(9),
      O => \r_Alarm_Next_State1_carry__0_i_218_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_165_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]_0\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_219_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[0]_1\(0),
      O => \^r_alarm_state_reg_0\(7)
    );
\r_Alarm_Next_State1_carry__0_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_166_n_0\,
      I1 => w_Seconds(7),
      I2 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]_0\(0),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_220_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_240\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_241_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_240_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_Sel_reg[1]_17\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__0_i_240_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__0_i_240_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_240_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_Sel_reg[1]_18\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__0_i_399_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_400_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_241\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_83_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_241_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_241_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_241_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_241_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_92_n_0,
      DI(1) => o_PM_INST_0_i_93_n_0,
      DI(0) => o_PM_INST_0_i_94_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_16\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_401_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_402_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_403_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_404_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_405_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_245_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_245_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_245_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_245_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_406_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_407_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_408_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_409_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_245_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_410_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_411_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_412_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_413_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(1),
      I1 => \r_Count_reg[22]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[0]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_246_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(0),
      I1 => \r_Count_reg[22]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(3),
      O => \r_Alarm_Next_State1_carry__0_i_247_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(3),
      I1 => \r_Count_reg[22]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__0_i_248_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(15),
      I1 => \r_Count_reg[23]_20\(1),
      I2 => \^r_bcd_num_sel_reg[0]_0\(1),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \r_Count_reg[22]_0\(0),
      I5 => \r_Count_reg[23]_20\(2),
      O => \r_Alarm_Next_State1_carry__0_i_249_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21D1DE21DE2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_82_n_0\,
      I2 => \^r_bcd_num_sel_reg[1]_1\(0),
      I3 => r_Alarm_Next_State1_carry_i_39_n_0,
      I4 => \^r_bcd_num_sel_reg[1]\,
      I5 => \^r_bcd_num_sel_reg[1]_0\,
      O => w_Time(14)
    );
\r_Alarm_Next_State1_carry__0_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[22]_1\(2),
      I3 => \r_Count_reg[23]_20\(0),
      I4 => w_Seconds(15),
      I5 => \r_Count_reg[23]_20\(1),
      O => \r_Alarm_Next_State1_carry__0_i_250_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => \r_Count_reg[23]_3\(3),
      I2 => \^r_bcd_num_sel_reg[1]_4\(3),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \r_Count_reg[22]_1\(2),
      I5 => \r_Count_reg[23]_20\(0),
      O => \r_Alarm_Next_State1_carry__0_i_251_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_252\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_414_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_252_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_252_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_252_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_252_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_355_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_356_n_0\,
      DI(1 downto 0) => w_Seconds(8 downto 7),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_252_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_415_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_416_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_417_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_418_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_198_n_0\,
      I1 => w_Seconds(6),
      I2 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_4\(3),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_253_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_199_n_0\,
      I1 => w_Seconds(5),
      I2 => w_Seconds(9),
      I3 => \^r_bcd_num_sel_reg[1]_4\(2),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_254_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_200_n_0\,
      I1 => w_Seconds(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_2\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_255_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_201_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_256_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC35A5A3CC3A5A5"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(2),
      I1 => \r_Count_reg[23]_8\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_419_n_0\,
      I3 => \r_Count_reg[23]_8\(2),
      I4 => o_PM_INST_0_i_40_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_12\(1),
      O => \r_Alarm_Next_State1_carry__0_i_257_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_258\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D20DDB2D"
    )
        port map (
      I0 => w_Minutes(9),
      I1 => w_Minutes(7),
      I2 => w_Minutes(10),
      I3 => w_Minutes(8),
      I4 => w_Minutes(6),
      O => \r_Alarm_Next_State1_carry__0_i_258_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_259\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_38_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__0_i_259_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_Sel_reg[1]_19\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_259_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__0_i_260\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_420_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_260_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_260_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_260_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_260_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_421_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_422_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_423_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_424_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_260_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_425_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_426_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_427_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_428_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_13\(0),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I4 => \r_Count_reg[23]_9\(1),
      I5 => \r_Count_reg[23]_31\,
      O => \r_Alarm_Next_State1_carry__0_i_261_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_262\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_261_n_0\,
      I1 => \r_Count_reg[23]_7\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_13\(1),
      O => \r_Alarm_Next_State1_carry__0_i_262_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA99A955559959"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\,
      I1 => \r_Count_reg[23]_2\(0),
      I2 => \r_Count_reg[23]_20\(2),
      I3 => w_Seconds(16),
      I4 => \r_Alarm_Next_State1_carry__0_i_88_n_1\,
      I5 => \^r_bcd_num_sel_reg[1]_14\(0),
      O => \r_Alarm_Next_State1_carry__0_i_27_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_273\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(1),
      I1 => \r_Count_reg[23]_8\(2),
      I2 => \^r_bcd_num_sel_reg[1]_7\(1),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(2),
      O => \r_Alarm_Next_State1_carry__0_i_273_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_274\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(0),
      I1 => \r_Count_reg[23]_8\(1),
      I2 => \^r_bcd_num_sel_reg[1]_7\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(1),
      O => \r_Alarm_Next_State1_carry__0_i_274_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_275\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_7\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \^r_bcd_num_sel_reg[0]_1\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_5\(0),
      O => \r_Alarm_Next_State1_carry__0_i_275_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_276\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_7\(2),
      O => \r_Alarm_Next_State1_carry__0_i_276_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7429514D756BD14"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_90_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_91_n_0\,
      I2 => w_Minutes(4),
      I3 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      I4 => w_Minutes(3),
      I5 => w_Minutes(2),
      O => \^r_bcd_num_sel_reg[1]_8\
    );
\r_Alarm_Next_State1_carry__0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAA959"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_11\(0),
      I1 => \^r_bcd_num_sel_reg[1]_13\(1),
      I2 => o_PM_INST_0_i_40_n_0,
      I3 => \r_Count_reg[23]_9\(2),
      I4 => \r_Count_reg[23]_7\,
      I5 => \r_Alarm_Next_State1_carry__0_i_94_n_3\,
      O => \^r_bcd_num_sel_reg[1]_9\
    );
\r_Alarm_Next_State1_carry__0_i_293\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_460_n_0\,
      I2 => w_Seconds(8),
      I3 => w_Seconds(9),
      I4 => r_Alarm_Next_State1_carry_i_509_n_0,
      O => \r_Alarm_Next_State1_carry__0_i_293_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_294\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_3\(1),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(0),
      O => w_Seconds(8)
    );
\r_Alarm_Next_State1_carry__0_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE249A82BEA6DB82"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_461_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_460_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I3 => r_Alarm_Next_State1_carry_i_509_n_0,
      I4 => w_Seconds(9),
      I5 => w_Seconds(8),
      O => \r_Alarm_Next_State1_carry__0_i_295_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_509_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_3\(2),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[20]_2\(1),
      I4 => \^r_bcd_num_sel_reg[1]_3\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_296_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_297\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_83_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_297_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_297_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_297_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_297_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_462_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_463_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_464_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_465_n_0\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_3\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_466_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_467_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_468_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_469_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(6),
      I1 => \r_Count_reg[23]_103\(6),
      I2 => \r_Count_reg[23]_104\,
      I3 => \r_Alarm_Next_State1_carry__0_i_20_n_0\,
      I4 => \r_Count_reg[23]_103\(7),
      I5 => \^r_alarm_state_reg_0\(7),
      O => r_Alarm_State_reg_91(1)
    );
\r_Alarm_Next_State1_carry__0_i_321\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(1),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_321_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_322_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_323\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_3\(3),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_323_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_324\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(1),
      O => w_Seconds(13)
    );
\r_Alarm_Next_State1_carry__0_i_325\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_3\(2),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(1),
      O => w_Seconds(9)
    );
\r_Alarm_Next_State1_carry__0_i_331\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_502_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_502_n_7\,
      O => \r_Alarm_Next_State1_carry__0_i_331_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_502_n_7\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_504_n_4\,
      O => \r_Alarm_Next_State1_carry__0_i_332_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_333\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11171777"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_502_n_1\,
      I2 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I3 => r_Alarm_Next_State1_carry_i_293_n_0,
      I4 => \r_Alarm_Next_State1_carry__0_i_502_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_333_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_331_n_0\,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_502_n_1\,
      I3 => r_Alarm_Next_State1_carry_i_293_n_0,
      I4 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_502_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_334_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_332_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_502_n_7\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => \r_Alarm_Next_State1_carry__0_i_502_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_335_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_337\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_505_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_337_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_337_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_337_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_337_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_506_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_507_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_508_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_509_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_337_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_510_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_511_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_512_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_513_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      I1 => \r_Count_reg[22]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(1),
      O => \r_Alarm_Next_State1_carry__0_i_338_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(0),
      O => \r_Alarm_Next_State1_carry__0_i_339_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(3),
      O => \r_Alarm_Next_State1_carry__0_i_340_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(2),
      O => \r_Alarm_Next_State1_carry__0_i_341_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I1 => \r_Count_reg[23]_4\(2),
      I2 => \^r_bcd_num_sel_reg[1]_4\(2),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \r_Count_reg[22]_1\(1),
      I5 => \r_Count_reg[23]_4\(3),
      O => \r_Alarm_Next_State1_carry__0_i_342_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I1 => \r_Count_reg[23]_4\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \r_Count_reg[23]_4\(2),
      O => \r_Alarm_Next_State1_carry__0_i_343_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I1 => \r_Count_reg[23]_4\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I3 => \r_Count_reg[23]_4\(1),
      O => \r_Alarm_Next_State1_carry__0_i_344_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_Count_reg[23]_21\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I3 => \r_Count_reg[23]_4\(0),
      O => \r_Alarm_Next_State1_carry__0_i_345_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_346\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_0\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(3),
      O => w_Seconds(15)
    );
\r_Alarm_Next_State1_carry__0_i_354\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_354_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_354_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_354_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_354_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_354_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_518_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_519_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_520_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_521_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \^r_bcd_num_sel_reg[1]_2\(2),
      I3 => w_Seconds(9),
      I4 => \^o\(1),
      I5 => \r_Count_reg[12]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_355_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_sel_reg[1]_3\(2),
      I2 => \^o\(1),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \r_Count_reg[12]_1\(1),
      I5 => w_Seconds(5),
      O => \r_Alarm_Next_State1_carry__0_i_356_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_355_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \^o\(2),
      O => \r_Alarm_Next_State1_carry__0_i_357_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_356_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_2\(1),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^o\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_358_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^o\(0),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_sel_reg[1]_2\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds(8),
      O => \r_Alarm_Next_State1_carry__0_i_359_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_360\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_sel_reg[1]_3\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_360_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0337F017F0133F0"
    )
        port map (
      I0 => w_Minutes(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_91_n_0\,
      I2 => w_Minutes(4),
      I3 => \r_Alarm_Next_State1_carry__0_i_112_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_113_n_0\,
      I5 => w_Minutes(5),
      O => \r_Alarm_Next_State1_carry__0_i_37_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_40_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_38_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_38_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_38_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_10\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_115_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_116_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_117_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_118_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555444"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_94_n_3\,
      I1 => \r_Count_reg[23]_7\,
      I2 => \r_Count_reg[23]_9\(2),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_13\(1),
      O => \r_Alarm_Next_State1_carry__0_i_39_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_399\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_0\(1),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_399_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(5),
      I1 => \r_Count_reg[23]_103\(4),
      I2 => \r_Count_reg[23]_103\(5),
      I3 => w_Time(14),
      I4 => \r_Count_reg[23]_105\,
      I5 => \r_Alarm_Next_State1_carry__0_i_27_n_0\,
      O => r_Alarm_State_reg_91(0)
    );
\r_Alarm_Next_State1_carry__0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_119_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_40_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_40_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_40_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes(10 downto 7),
      O(3) => \^r_bcd_num_sel_reg[1]_11\(0),
      O(2 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_40_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_120_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_121_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_122_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_123_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_400\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_0\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_400_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_401\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_401_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I1 => \^r_bcd_num_sel_reg[0]_0\(1),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \r_Count_reg[22]_1\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__0_i_402_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I1 => w_Seconds(15),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]_0\(1),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_403_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[22]_1\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I5 => w_Seconds(15),
      O => \r_Alarm_Next_State1_carry__0_i_404_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_405\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_550_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_405_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_405_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_405_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_405_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_551_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_552_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_553_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_554_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_405_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_555_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_556_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_557_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_558_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(2),
      I1 => \r_Count_reg[22]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(1),
      O => \r_Alarm_Next_State1_carry__0_i_406_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_4\(0),
      O => \r_Alarm_Next_State1_carry__0_i_407_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(3),
      O => \r_Alarm_Next_State1_carry__0_i_408_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(2),
      O => \r_Alarm_Next_State1_carry__0_i_409_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A666"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_91_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_9\,
      I2 => \^r_bcd_num_sel_reg[1]_10\(0),
      I3 => \^r_bcd_num_sel_reg[1]_11\(0),
      I4 => \^r_bcd_num_sel_reg[1]_10\(1),
      O => \r_Alarm_Next_State1_carry__0_i_41_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I1 => \r_Count_reg[23]_3\(2),
      I2 => \^r_bcd_num_sel_reg[1]_4\(2),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \r_Count_reg[22]_1\(1),
      I5 => \r_Count_reg[23]_3\(3),
      O => \r_Alarm_Next_State1_carry__0_i_410_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I1 => \r_Count_reg[23]_3\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I3 => \r_Count_reg[23]_3\(2),
      O => \r_Alarm_Next_State1_carry__0_i_411_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I1 => \r_Count_reg[23]_3\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I3 => \r_Count_reg[23]_3\(1),
      O => \r_Alarm_Next_State1_carry__0_i_412_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => \r_Count_reg[23]_22\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I3 => \r_Count_reg[23]_3\(0),
      O => \r_Alarm_Next_State1_carry__0_i_413_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_414\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_414_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_414_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_414_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_414_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_414_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_559_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_560_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_561_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_562_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_355_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => r_Alarm_Next_State1_carry_i_6_n_0,
      I5 => \^o\(2),
      O => \r_Alarm_Next_State1_carry__0_i_415_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_356_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_2\(1),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^o\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_416_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^o\(0),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_sel_reg[1]_2\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds(8),
      O => \r_Alarm_Next_State1_carry__0_i_417_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_418\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_sel_reg[1]_3\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_418_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77733373CCC777C7"
    )
        port map (
      I0 => w_Minutes(7),
      I1 => w_Minutes(9),
      I2 => \^r_bcd_num_sel_reg[1]_13\(1),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \r_Count_reg[23]_9\(2),
      I5 => w_Minutes(8),
      O => \r_Alarm_Next_State1_carry__0_i_419_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_7\(0),
      O => \^r_bcd_num_sel_reg[1]_5\
    );
\r_Alarm_Next_State1_carry__0_i_420\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_420_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_420_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_420_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_420_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_563_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_564_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_565_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_420_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_566_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_567_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_568_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_569_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(3),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I4 => \r_Count_reg[23]_9\(0),
      I5 => \r_Count_reg[23]_30\,
      O => \r_Alarm_Next_State1_carry__0_i_421_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_422\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_34\,
      I1 => w_Minutes(7),
      O => \r_Alarm_Next_State1_carry__0_i_422_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_10\(2),
      I1 => \^r_bcd_num_sel_reg[1]_10\(0),
      I2 => \^r_bcd_num_sel_reg[1]_11\(0),
      I3 => \^r_bcd_num_sel_reg[1]_10\(1),
      I4 => \^r_bcd_num_sel_reg[1]_10\(3),
      I5 => w_Minutes(6),
      O => \r_Alarm_Next_State1_carry__0_i_423_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_424\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_10\(0),
      I1 => \^r_bcd_num_sel_reg[1]_11\(0),
      I2 => \^r_bcd_num_sel_reg[1]_10\(1),
      I3 => \^r_bcd_num_sel_reg[1]_10\(2),
      I4 => w_Minutes(5),
      O => \r_Alarm_Next_State1_carry__0_i_424_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_421_n_0\,
      I1 => \r_Count_reg[23]_31\,
      I2 => w_Minutes(9),
      O => \r_Alarm_Next_State1_carry__0_i_425_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_426\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_422_n_0\,
      I1 => \r_Count_reg[23]_30\,
      I2 => \r_Count_reg[23]_9\(0),
      I3 => o_PM_INST_0_i_40_n_0,
      I4 => \^r_bcd_num_sel_reg[1]_12\(3),
      O => \r_Alarm_Next_State1_carry__0_i_426_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_34\,
      I1 => w_Minutes(7),
      I2 => \r_Alarm_Next_State1_carry__0_i_423_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_427_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_428\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_424_n_0\,
      I1 => \r_Count_reg[23]_29\,
      I2 => w_Minutes(6),
      O => \r_Alarm_Next_State1_carry__0_i_428_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_7\(1),
      O => w_Minutes(2)
    );
\r_Alarm_Next_State1_carry__0_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => w_Minutes(5),
      I1 => \r_Alarm_Next_State1_carry__0_i_113_n_0\,
      I2 => w_Minutes(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_91_n_0\,
      I4 => w_Minutes(4),
      O => \r_Alarm_Next_State1_carry__0_i_44_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_7\(2),
      O => w_Minutes(3)
    );
\r_Alarm_Next_State1_carry__0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC35A5A3CC3A5A5"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_7\(2),
      I1 => \r_Count_reg[23]_5\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_91_n_0\,
      I3 => \r_Count_reg[23]_8\(0),
      I4 => o_PM_INST_0_i_40_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_7\(3),
      O => \r_Alarm_Next_State1_carry__0_i_46_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020646D49D9FBFB"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_600_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I4 => r_Alarm_Next_State1_carry_i_812_n_0,
      I5 => \r_Alarm_Next_State1_carry__0_i_601_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_460_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_812_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[20]_2\(3),
      I4 => \^r_bcd_num_sel_reg[1]_3\(3),
      I5 => \r_Count_reg[20]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_461_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_503_n_7\,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_765_n_5,
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_503_n_6\,
      I5 => r_Alarm_Next_State1_carry_i_765_n_4,
      O => \r_Alarm_Next_State1_carry__0_i_462_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_433_n_4,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_765_n_6,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_503_n_7\,
      I5 => r_Alarm_Next_State1_carry_i_765_n_5,
      O => \r_Alarm_Next_State1_carry__0_i_463_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_433_n_5,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_765_n_7,
      I3 => \^axi_rdata_reg[16]\(1),
      I4 => r_Alarm_Next_State1_carry_i_433_n_4,
      I5 => r_Alarm_Next_State1_carry_i_765_n_6,
      O => \r_Alarm_Next_State1_carry__0_i_464_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_433_n_6,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_294_n_4,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => r_Alarm_Next_State1_carry_i_433_n_5,
      I5 => r_Alarm_Next_State1_carry_i_765_n_7,
      O => \r_Alarm_Next_State1_carry__0_i_465_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_462_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_503_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => r_Alarm_Next_State1_carry_i_765_n_4,
      I4 => \^axi_rdata_reg[20]\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_602_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_466_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_463_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_503_n_7\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => r_Alarm_Next_State1_carry_i_765_n_5,
      I4 => \^axi_rdata_reg[16]\(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_603_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_467_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_464_n_0\,
      I1 => r_Alarm_Next_State1_carry_i_433_n_4,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => r_Alarm_Next_State1_carry_i_765_n_6,
      I4 => \^axi_rdata_reg[16]\(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_604_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_468_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_465_n_0\,
      I1 => r_Alarm_Next_State1_carry_i_433_n_5,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => r_Alarm_Next_State1_carry_i_765_n_7,
      I4 => \^axi_rdata_reg[16]\(1),
      I5 => \r_Alarm_Next_State1_carry__0_i_605_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_469_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_8\,
      I1 => \^r_bcd_num_sel_reg[1]_9\,
      O => w_Time(21)
    );
\r_Alarm_Next_State1_carry__0_i_502\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_504_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_502_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__0_i_502_n_1\,
      CO(1) => \NLW_r_Alarm_Next_State1_carry__0_i_502_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__0_i_502_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^axi_rdata_reg[23]\(0),
      DI(0) => \^axi_rdata_reg[22]\(1),
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_502_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Alarm_Next_State1_carry__0_i_502_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_502_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__0_i_626_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_627_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_503\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_433_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      CO(2) => \NLW_r_Alarm_Next_State1_carry__0_i_503_CO_UNCONNECTED\(2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_503_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_503_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1) => \^axi_rdata_reg[22]\(1),
      DI(0) => \r_Alarm_Next_State1_carry__0_i_628_n_0\,
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_503_O_UNCONNECTED\(3),
      O(2) => \r_Alarm_Next_State1_carry__0_i_503_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_503_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_503_n_7\,
      S(3) => '1',
      S(2) => \r_Alarm_Next_State1_carry__0_i_629_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_630_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_631_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_504\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_765_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_504_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_504_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_504_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_504_n_3\,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[22]\(0),
      DI(2) => \r_Alarm_Next_State1_carry__0_i_632_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_633_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_634_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__0_i_504_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__0_i_504_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_504_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_504_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__0_i_635_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_636_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_637_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_638_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_505\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_505_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_505_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_505_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_505_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_639_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_640_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_641_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_505_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_642_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_643_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_644_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_645_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(1),
      O => \r_Alarm_Next_State1_carry__0_i_506_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(0),
      O => \r_Alarm_Next_State1_carry__0_i_507_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_508_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_509_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_Count_reg[23]_21\(2),
      I2 => w_Seconds(9),
      I3 => \r_Count_reg[23]_21\(3),
      O => \r_Alarm_Next_State1_carry__0_i_510_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_511\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(7),
      I1 => \r_Count_reg[23]_21\(1),
      I2 => w_Seconds(8),
      I3 => \r_Count_reg[23]_21\(2),
      O => \r_Alarm_Next_State1_carry__0_i_511_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(6),
      I1 => \r_Count_reg[23]_21\(0),
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[23]_21\(1),
      O => \r_Alarm_Next_State1_carry__0_i_512_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds(5),
      I1 => \r_Count_reg[23]_23\(3),
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[23]_21\(0),
      O => \r_Alarm_Next_State1_carry__0_i_513_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_518\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_sel_reg[1]_2\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^o\(2),
      O => \r_Alarm_Next_State1_carry__0_i_518_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_519\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_sel_reg[1]_2\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^o\(1),
      O => \r_Alarm_Next_State1_carry__0_i_519_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_520\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_sel_reg[1]_2\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^o\(0),
      O => \r_Alarm_Next_State1_carry__0_i_520_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_521\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_521_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"184159417D657DE7"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_139_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_59_n_0\,
      I2 => w_Seconds(4),
      I3 => w_Seconds(3),
      I4 => w_Seconds(2),
      I5 => r_Alarm_Next_State1_carry_i_39_n_0,
      O => \^r_bcd_num_sel_reg[1]\
    );
\r_Alarm_Next_State1_carry__0_i_550\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_550_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_550_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_550_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_550_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_669_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_670_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_671_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_550_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_672_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_673_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_674_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_675_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(1),
      O => \r_Alarm_Next_State1_carry__0_i_551_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_3\(0),
      O => \r_Alarm_Next_State1_carry__0_i_552_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_553_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_554_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_555\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(8),
      I1 => \r_Count_reg[23]_22\(2),
      I2 => w_Seconds(9),
      I3 => \r_Count_reg[23]_22\(3),
      O => \r_Alarm_Next_State1_carry__0_i_555_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_556\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(7),
      I1 => \r_Count_reg[23]_22\(1),
      I2 => w_Seconds(8),
      I3 => \r_Count_reg[23]_22\(2),
      O => \r_Alarm_Next_State1_carry__0_i_556_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_557\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds(6),
      I1 => \r_Count_reg[23]_22\(0),
      I2 => w_Seconds(7),
      I3 => \r_Count_reg[23]_22\(1),
      O => \r_Alarm_Next_State1_carry__0_i_557_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_558\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds(5),
      I1 => \r_Count_reg[23]_24\(3),
      I2 => w_Seconds(6),
      I3 => \r_Count_reg[23]_22\(0),
      O => \r_Alarm_Next_State1_carry__0_i_558_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_559\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_sel_reg[1]_2\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^o\(2),
      O => \r_Alarm_Next_State1_carry__0_i_559_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45447577"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_88_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_20\(2),
      I4 => \r_Count_reg[23]_2\(1),
      O => \^r_bcd_num_sel_reg[3]\
    );
\r_Alarm_Next_State1_carry__0_i_560\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_sel_reg[1]_2\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^o\(1),
      O => \r_Alarm_Next_State1_carry__0_i_560_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_561\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_sel_reg[1]_2\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => r_Alarm_Next_State1_carry_i_6_n_0,
      I4 => \^o\(0),
      O => \r_Alarm_Next_State1_carry__0_i_561_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_562\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_562_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_563\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_11\(0),
      I1 => \^r_bcd_num_sel_reg[1]_10\(0),
      I2 => \^r_bcd_num_sel_reg[1]_10\(1),
      I3 => w_Minutes(4),
      O => \r_Alarm_Next_State1_carry__0_i_563_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_564\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_10\(0),
      I1 => \^r_bcd_num_sel_reg[1]_11\(0),
      I2 => w_Minutes(3),
      O => \r_Alarm_Next_State1_carry__0_i_564_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_11\(0),
      I1 => \^r_bcd_num_sel_reg[1]_7\(1),
      I2 => \r_Count_reg[23]_6\(2),
      I3 => w_Seconds(16),
      I4 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I5 => \r_Count_reg[23]_5\(2),
      O => \r_Alarm_Next_State1_carry__0_i_565_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_563_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_10\(2),
      I2 => \^r_bcd_num_sel_reg[1]_10\(1),
      I3 => \^r_bcd_num_sel_reg[1]_11\(0),
      I4 => \^r_bcd_num_sel_reg[1]_10\(0),
      I5 => w_Minutes(5),
      O => \r_Alarm_Next_State1_carry__0_i_566_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_567\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_11\(0),
      I1 => \^r_bcd_num_sel_reg[1]_10\(0),
      I2 => \^r_bcd_num_sel_reg[1]_10\(1),
      I3 => w_Minutes(4),
      I4 => \r_Alarm_Next_State1_carry__0_i_564_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_567_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_568\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_10\(0),
      I1 => \^r_bcd_num_sel_reg[1]_11\(0),
      I2 => w_Minutes(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_565_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_568_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_7\(1),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => w_Seconds(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I4 => \r_Count_reg[23]_5\(2),
      I5 => \^r_bcd_num_sel_reg[1]_11\(0),
      O => \r_Alarm_Next_State1_carry__0_i_569_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_14\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_88_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_20\(2),
      I4 => \r_Count_reg[23]_2\(0),
      O => \^r_bcd_num_sel_reg[1]_0\
    );
\r_Alarm_Next_State1_carry__0_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_88_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_20\(2),
      I4 => \r_Count_reg[23]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_58_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A40D8AD4AE4FDAD"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_140_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_141_n_0\,
      I2 => w_Seconds(6),
      I3 => w_Seconds(5),
      I4 => \r_Alarm_Next_State1_carry__0_i_143_n_0\,
      I5 => w_Seconds(4),
      O => \r_Alarm_Next_State1_carry__0_i_59_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_600\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF7110AF"
    )
        port map (
      I0 => w_Seconds(13),
      I1 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I2 => w_Seconds(15),
      I3 => w_Seconds(16),
      I4 => w_Seconds(14),
      O => \r_Alarm_Next_State1_carry__0_i_600_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_601\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2BD2D42"
    )
        port map (
      I0 => w_Seconds(16),
      I1 => w_Seconds(14),
      I2 => w_Seconds(15),
      I3 => w_Seconds(13),
      I4 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_601_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_602\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_504_n_7\,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_503_n_5\,
      O => \r_Alarm_Next_State1_carry__0_i_602_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_603\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_765_n_4,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_503_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_603_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_604\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_765_n_5,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_503_n_7\,
      O => \r_Alarm_Next_State1_carry__0_i_604_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_605\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_765_n_6,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_433_n_4,
      O => \r_Alarm_Next_State1_carry__0_i_605_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_626\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_626_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_627\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_627_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_628\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_628_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_629\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_629_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_630\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_630_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_631\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_631_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_632\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_632_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_633\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_633_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_634\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[20]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_634_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_635\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_635_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_636\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[22]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_636_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_637\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[20]\(3),
      O => \r_Alarm_Next_State1_carry__0_i_637_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_638\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[20]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_638_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(1),
      O => \r_Alarm_Next_State1_carry__0_i_639_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_640_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^o\(2),
      O => \r_Alarm_Next_State1_carry__0_i_641_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(1),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_23\(2),
      I4 => w_Seconds(5),
      I5 => \r_Count_reg[23]_23\(3),
      O => \r_Alarm_Next_State1_carry__0_i_642_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_643\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_23\(1),
      I4 => w_Seconds(4),
      I5 => \r_Count_reg[23]_23\(2),
      O => \r_Alarm_Next_State1_carry__0_i_643_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^o\(2),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_23\(0),
      I4 => w_Seconds(3),
      I5 => \r_Count_reg[23]_23\(1),
      O => \r_Alarm_Next_State1_carry__0_i_644_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => r_Alarm_Next_State1_carry_i_27_n_2,
      I4 => \^o\(2),
      I5 => \r_Count_reg[23]_23\(0),
      O => \r_Alarm_Next_State1_carry__0_i_645_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(1),
      O => \r_Alarm_Next_State1_carry__0_i_669_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_670_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_24\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_27_n_2,
      I5 => \^o\(2),
      O => \r_Alarm_Next_State1_carry__0_i_671_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(1),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_24\(2),
      I4 => w_Seconds(5),
      I5 => \r_Count_reg[23]_24\(3),
      O => \r_Alarm_Next_State1_carry__0_i_672_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_24\(1),
      I4 => w_Seconds(4),
      I5 => \r_Count_reg[23]_24\(2),
      O => \r_Alarm_Next_State1_carry__0_i_673_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^o\(2),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_24\(0),
      I4 => w_Seconds(3),
      I5 => \r_Count_reg[23]_24\(1),
      O => \r_Alarm_Next_State1_carry__0_i_674_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => r_Alarm_Next_State1_carry_i_27_n_2,
      I4 => \^o\(2),
      I5 => \r_Count_reg[23]_24\(0),
      O => \r_Alarm_Next_State1_carry__0_i_675_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_74_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_68_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_68_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_68_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_163_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_164_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_165_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_166_n_0\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_7\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_167_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_168_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_169_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_170_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_0\(1),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_0\(0),
      O => w_Seconds(16)
    );
\r_Alarm_Next_State1_carry__0_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_177_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_71_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_71_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_71_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__0_i_178_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_179_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_180_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_181_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_182_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_183_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_197_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_74_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_74_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_74_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_74_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_198_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_199_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_200_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_201_n_0\,
      O(3) => \^r_bcd_num_sel_reg[0]_1\(0),
      O(2 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_74_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_202_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_203_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_204_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_205_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05717150FA8E8EAF"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_8\,
      I2 => \^r_bcd_num_sel_reg[1]_10\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_39_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_11\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_41_n_0\,
      O => \^r_alarm_state_reg_0\(10)
    );
\r_Alarm_Next_State1_carry__0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_88_n_1\,
      I1 => \^r_bcd_num_sel_reg[0]_0\(1),
      I2 => r_Alarm_Next_State1_carry_i_6_n_0,
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \r_Count_reg[23]_20\(2),
      O => \r_Alarm_Next_State1_carry__0_i_82_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_89_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_83_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_83_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_83_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_163_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_164_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_165_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_166_n_0\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_1\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_217_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_218_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_219_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_220_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_245_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_88_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__0_i_88_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_88_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_88_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__0_i_246_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_247_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_248_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_88_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_249_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_250_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_251_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_252_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_89_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_89_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_89_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_89_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_198_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_199_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_200_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_201_n_0\,
      O(3) => \^r_bcd_num_sel_reg[1]_14\(0),
      O(2 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_89_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_253_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_254_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_255_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_256_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_7\(3),
      I1 => \r_Count_reg[23]_8\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_113_n_0\,
      I3 => \r_Count_reg[23]_8\(1),
      I4 => o_PM_INST_0_i_40_n_0,
      I5 => \^r_bcd_num_sel_reg[1]_12\(0),
      O => \r_Alarm_Next_State1_carry__0_i_90_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBBE82A69ABE8224"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_257_n_0\,
      I1 => w_Minutes(6),
      I2 => \r_Alarm_Next_State1_carry__0_i_258_n_0\,
      I3 => w_Minutes(5),
      I4 => \r_Alarm_Next_State1_carry__0_i_113_n_0\,
      I5 => w_Minutes(4),
      O => \r_Alarm_Next_State1_carry__0_i_91_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_8\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_71_n_1\,
      I2 => w_Seconds(16),
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \^r_bcd_num_sel_reg[1]_7\(3),
      O => w_Minutes(4)
    );
\r_Alarm_Next_State1_carry__0_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_260_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__0_i_94_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__0_i_94_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Alarm_Next_State1_carry__0_i_261_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_94_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r_Alarm_Next_State1_carry__0_i_262_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(17),
      I1 => \r_Count_reg[23]_103\(19),
      I2 => \^r_alarm_state_reg_0\(18),
      I3 => \r_Count_reg[23]_103\(20),
      O => r_Alarm_State_reg_93(2)
    );
\r_Alarm_Next_State1_carry__1_i_1027\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1027_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1027_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1027_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1027_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1139_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^r_alarm_state_reg_29\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1140_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1141_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1142_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1143_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1028\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1144_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1028_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1028_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1028_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1028_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_39\(2 downto 0),
      DI(0) => \r_Alarm_Next_State1_carry__1_i_1148_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_1028_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_40\(2 downto 0),
      S(0) => \r_Alarm_Next_State1_carry__1_i_1152_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1037\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1037_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1038\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1038_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1039\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1039_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1040\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1040_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1041\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1041_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1042\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1153_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1042_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1042_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1042_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1042_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1154_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1155_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_213_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_33(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1156_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1157_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1158_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1159_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1043\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1027_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1043_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1043_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1043_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1043_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1160_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_383_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1161_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_1043_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_1043_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_1043_n_6\,
      O(0) => r_Alarm_State_reg_30(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1162_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1163_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1164_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1165_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1044\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1044_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1045\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1045_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1046\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1046_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1047\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1047_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1048\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1048_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1049\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1166_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1049_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1049_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1049_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1049_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1167_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1168_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_213_n_0\,
      O(3 downto 1) => \^r_alarm_state_reg_26\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_1049_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__1_i_1169_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1170_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1171_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1172_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1076\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_533_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1076_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1079\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_533_n_7\,
      I3 => \^r_alarm_state_reg_46\(0),
      I4 => \^r_alarm_state_reg_52\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1079_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1080\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_533_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1080_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1088\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_8\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_951_n_0\,
      I2 => \^co\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_944_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1088_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1089\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_28\(2),
      I1 => \^co\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_951_n_0\,
      I3 => \^r_alarm_state_reg_8\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1089_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1092\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1092_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1093\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1093_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1094\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1094_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1095\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1095_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1096\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1096_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1097\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1097_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1098\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1098_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1099\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(1),
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1099_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      I1 => \^r_alarm_state_reg_4\(1),
      I2 => \r_Count_reg[23]_12\(1),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_23_n_1\,
      I5 => \r_Count_reg[23]_11\(1),
      O => \^r_alarm_state_reg_0\(16)
    );
\r_Alarm_Next_State1_carry__1_i_1100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(0),
      I1 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1100_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^r_alarm_state_reg_4\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1101_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Count_reg[23]_1\(1),
      I2 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I3 => \r_Count_reg[23]_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1102_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_1100_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Count_reg[23]_1\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1103_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(0),
      I1 => w_Hours(2),
      I2 => \r_Alarm_Next_State1_carry__1_i_1101_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1104_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^r_alarm_state_reg_4\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1105_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFF40"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg_1\(0),
      I3 => \^r_alarm_state_reg_1\(1),
      I4 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_112_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_113_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1138\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_1138_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1138_n_3\,
      CYINIT => \^r_alarm_state_reg_27\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_1138_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_89(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_1138_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => w_Time_PM,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_1139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1139_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_114_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1140_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1141_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1142_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1143_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1144\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1209_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1144_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1144_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1144_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1144_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1210_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1211_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_37\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_1144_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1214_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1215_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1216_n_0\,
      S(0) => \r_Count_reg[23]_38\(0)
    );
\r_Alarm_Next_State1_carry__1_i_1148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_1043_n_4\,
      I2 => \^r_alarm_state_reg_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1148_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_115_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_10\(0),
      I1 => \^r_alarm_state_reg_9\(0),
      I2 => \^r_alarm_state_reg_11\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1148_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1152_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1153\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1153_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1153_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1153_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1153_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1218_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      DI(0) => '0',
      O(3 downto 1) => r_Alarm_State_reg_32(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_1153_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1219_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1220_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1221_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1222_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1154_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1155_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1156_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1157_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1158_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1159_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Count_reg[23]_102\(1),
      O => \r_Alarm_Next_State1_carry__1_i_116_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1160_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1161_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => \^r_alarm_state_reg_1\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1162_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1163_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I4 => \^r_alarm_state_reg\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1164_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1165_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1166\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1166_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1166_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1166_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1166_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1223_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_1166_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_alarm_state_reg_11\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1224_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1225_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1226_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1227_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1167_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1168_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1169_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      I1 => \r_Count_reg[23]_102\(0),
      O => \r_Alarm_Next_State1_carry__1_i_117_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1170_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1171_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1172_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \^r_alarm_state_reg_44\(0),
      O => \r_Alarm_Next_State1_carry__1_i_118_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_119_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_102\(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_120_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1208\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => w_Time_PM
    );
\r_Alarm_Next_State1_carry__1_i_1209\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1209_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1209_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1209_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1209_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_35\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1250_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_1209_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_36\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_1253_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1254_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_1043_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \^r_alarm_state_reg_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1210_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90F9"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1043_n_6\,
      I3 => \^r_alarm_state_reg_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1211_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_1043_n_4\,
      I2 => \^r_alarm_state_reg_9\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1210_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1214_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_1043_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \^r_alarm_state_reg_9\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1211_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1215_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1216\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1043_n_6\,
      I3 => \^r_alarm_state_reg_9\(0),
      I4 => \r_Count_reg[23]_37\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1216_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1218_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1219_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1220_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1221_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1222_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1223_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_1224_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1225_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1226_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1227_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1049_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1250_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1049_n_7\,
      I3 => \^r_alarm_state_reg_26\(0),
      I4 => \^r_alarm_state_reg_29\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1253_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1049_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1254_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_41_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_42_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      I3 => \^r_alarm_state_reg_4\(0),
      I4 => \r_Alarm_Next_State1_carry__1_i_43_n_0\,
      I5 => \r_Count_reg[23]_11\(0),
      O => \^r_alarm_state_reg_0\(15)
    );
\r_Alarm_Next_State1_carry__1_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_200_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_130_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_130_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_130_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_130_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_201_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_202_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_83\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_130_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_205_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_206_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_207_n_0\,
      S(0) => \r_Count_reg[23]_84\(0)
    );
\r_Alarm_Next_State1_carry__1_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_143_n_7\,
      I4 => \r_Alarm_Next_State1_carry__1_i_140_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_133_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_209_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_210_n_4\,
      O => \r_Alarm_Next_State1_carry__1_i_134_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_alarm_state_reg_19\(0),
      I1 => \^r_alarm_state_reg_20\(0),
      I2 => \^r_alarm_state_reg_21\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_133_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_137_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_134_n_0\,
      I4 => \r_Alarm_Next_State1_carry__1_i_143_n_7\,
      I5 => \r_Alarm_Next_State1_carry__1_i_140_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_138_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_139\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_142_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_139_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_139_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_139_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_139_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_211_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_212_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_213_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_69(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_214_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_215_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_216_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_217_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours_2nd_Digit1(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      O => \^r_alarm_state_reg_0\(11)
    );
\r_Alarm_Next_State1_carry__1_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_210_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_140_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_66\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_140_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_140_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_218_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_140_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_alarm_state_reg_20\(0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_140_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_219_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_220_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_143_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_141_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_141_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_141_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_141_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_65\(2 downto 0),
      DI(0) => \r_Count_reg[23]_65\(0),
      O(3 downto 0) => r_Alarm_State_reg_76(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_142_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_142_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_142_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_142_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_229_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_alarm_state_reg_21\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_142_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_231_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_232_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_233_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_234_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_209_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_143_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_143_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_143_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_143_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_65\(0),
      DI(2) => \r_Count_reg[23]_65\(0),
      DI(1) => \r_Count_reg[23]_65\(0),
      DI(0) => \r_Count_reg[23]_65\(0),
      O(3 downto 1) => \^r_alarm_state_reg_19\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_143_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_146_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_145_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_145_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_100\(0),
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_145_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => r_Alarm_State_reg_88(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_101\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_240_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_146_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_146_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_146_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_146_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_98\(2 downto 0),
      DI(0) => \r_Alarm_Next_State1_carry__1_i_251_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_87(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_99\(2 downto 0),
      S(0) => \r_Alarm_Next_State1_carry__1_i_255_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_256_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_151_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_151_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_151_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_151_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_257_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_258_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_259_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_260_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_151_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_261_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_262_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_263_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_264_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(1),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_152_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(0),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_153_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_154_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_155_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(1),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_18\(2),
      O => \r_Alarm_Next_State1_carry__1_i_156_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(0),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_18\(1),
      O => \r_Alarm_Next_State1_carry__1_i_157_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(3),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_18\(0),
      O => \r_Alarm_Next_State1_carry__1_i_158_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(2),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_17\(3),
      O => \r_Alarm_Next_State1_carry__1_i_159_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAEFABEAAAAAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_45_n_0\,
      I1 => \^r_alarm_state_reg_5\(0),
      I2 => \^r_alarm_state_reg_3\(1),
      I3 => \^r_alarm_state_reg_3\(0),
      I4 => \^r_alarm_state_reg_3\(2),
      I5 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      O => \^r_alarm_state_reg_0\(13)
    );
\r_Alarm_Next_State1_carry__1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF90909F9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_42_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      I3 => \r_Count_reg[23]_10\,
      I4 => \^r_alarm_state_reg_3\(0),
      I5 => \r_Alarm_Next_State1_carry__1_i_41_n_0\,
      O => \^r_alarm_state_reg_0\(12)
    );
\r_Alarm_Next_State1_carry__1_i_190\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_141_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_190_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_190_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_190_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_190_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_70\(2 downto 0),
      DI(0) => \r_Count_reg[23]_65\(2),
      O(3 downto 0) => r_Alarm_State_reg_77(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_191\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_139_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_191_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_alarm_state_reg_22\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_191_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_347_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_195_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_195_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_195_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_195_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_54\(3 downto 0),
      O(3 downto 1) => \^r_alarm_state_reg_44\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_195_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_55\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_196_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(14),
      I1 => \r_Count_reg[23]_103\(16),
      I2 => \r_Count_reg[23]_103\(18),
      I3 => \^r_alarm_state_reg_0\(16),
      I4 => \r_Count_reg[23]_103\(17),
      I5 => \^r_alarm_state_reg_0\(15),
      O => r_Alarm_State_reg_93(1)
    );
\r_Alarm_Next_State1_carry__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7EFFF00FF00FF00"
    )
        port map (
      I0 => \^r_alarm_state_reg_2\(0),
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => o_PM_INST_0_i_16_n_0,
      I3 => \^r_alarm_state_reg_1\(3),
      I4 => \^r_alarm_state_reg_1\(2),
      I5 => \^r_alarm_state_reg_1\(1),
      O => \r_Alarm_Next_State1_carry__1_i_20_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_200\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_200_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_200_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_200_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_200_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_81\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_370_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_200_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_82\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_373_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_374_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_210_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_209_n_5\,
      O => \r_Alarm_Next_State1_carry__1_i_201_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_209_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_210_n_6\,
      O => \r_Alarm_Next_State1_carry__1_i_202_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_209_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_210_n_4\,
      I3 => \r_Alarm_Next_State1_carry__1_i_201_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_205_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_210_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_209_n_5\,
      I3 => \r_Alarm_Next_State1_carry__1_i_202_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_206_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_207\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_209_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_210_n_6\,
      I4 => \r_Count_reg[23]_83\(1),
      O => \r_Alarm_Next_State1_carry__1_i_207_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_375_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_209_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_209_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_209_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_209_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_65\(0),
      DI(2) => \r_Count_reg[23]_65\(0),
      DI(1) => \r_Count_reg[23]_65\(0),
      DI(0) => \r_Count_reg[23]_66\(0),
      O(3) => \r_Alarm_Next_State1_carry__1_i_209_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_209_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_209_n_6\,
      O(0) => r_Alarm_State_reg_75(0),
      S(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_50_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_21_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_21_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_21_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      O(3 downto 1) => \^r_alarm_state_reg_4\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_21_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_210\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_376_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_210_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_210_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_210_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_210_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_382_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_383_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_384_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_210_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_210_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_210_n_6\,
      O(0) => r_Alarm_State_reg_65(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_385_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_386_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_387_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_388_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_211_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_212\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_212_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_213_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_214_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_215_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_216_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_217_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_218_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_219_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_220_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999F999F99990000"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg_1\(3),
      I3 => \^r_alarm_state_reg_1\(2),
      I4 => \^r_alarm_state_reg\,
      I5 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_228_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_229_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_62_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_23_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__1_i_23_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_23_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_23_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__1_i_63_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_64_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_65_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__1_i_66_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_67_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_68_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_230_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_231_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_232_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_233_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_234_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_240\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_394_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_240_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_240_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_240_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_240_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_399_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_33\(2 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_86(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_403_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_404_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_97\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_412_n_4\,
      I1 => \r_Alarm_Next_State1_carry__1_i_413_n_0\,
      I2 => \^r_alarm_state_reg_22\(0),
      O => \r_Alarm_Next_State1_carry__1_i_251_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_23\(0),
      I1 => \^r_alarm_state_reg_22\(0),
      I2 => \^r_alarm_state_reg_24\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_251_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_255_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_256\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_414_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_256_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_256_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_256_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_256_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_415_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_416_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_417_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_418_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_256_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_419_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_420_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_421_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_422_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_257\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_257_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_258_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_259_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_260_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(1),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_17\(2),
      O => \r_Alarm_Next_State1_carry__1_i_261_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_17\(0),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_17\(1),
      O => \r_Alarm_Next_State1_carry__1_i_262_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_17\(0),
      O => \r_Alarm_Next_State1_carry__1_i_263_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_16\(3),
      O => \r_Alarm_Next_State1_carry__1_i_264_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(11),
      I1 => \r_Count_reg[23]_103\(13),
      I2 => \r_Count_reg[23]_103\(15),
      I3 => \^r_alarm_state_reg_0\(13),
      I4 => \r_Count_reg[23]_103\(14),
      I5 => \^r_alarm_state_reg_0\(12),
      O => r_Alarm_State_reg_93(0)
    );
\r_Alarm_Next_State1_carry__1_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_21_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_30_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_30_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_30_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0),
      O(3 downto 0) => \^r_alarm_state_reg_6\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_32_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_32_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_32_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_32_n_3\,
      CYINIT => '1',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_114_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_115_n_0\,
      O(3 downto 1) => \^r_alarm_state_reg_3\(2 downto 0),
      O(0) => w_Hours_2nd_Digit1(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_116_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_117_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_118_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_119_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_32_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_33_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_33_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_alarm_state_reg_5\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Alarm_Next_State1_carry__1_i_120_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2622B2BB2C222222"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(3),
      I1 => \^r_alarm_state_reg_1\(1),
      I2 => o_PM_INST_0_i_16_n_0,
      I3 => \^r_alarm_state_reg_2\(0),
      I4 => \^r_alarm_state_reg_1\(0),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_34_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_347\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_483_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_347_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_347_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_347_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_347_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_52\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_486_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_487_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_347_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_53\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_490_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_491_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_370\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_375_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_370_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_373\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_375_n_7\,
      I3 => \^r_alarm_state_reg_64\(0),
      I4 => \^r_alarm_state_reg_74\(0),
      O => \r_Alarm_Next_State1_carry__1_i_373_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_375_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_374_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_375\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_512_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_375_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_375_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_375_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_375_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_63\(3 downto 0),
      O(3 downto 1) => \^r_alarm_state_reg_74\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_375_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_64\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_376\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_376_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_376_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_376_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_376_n_3\,
      CYINIT => '0',
      DI(3) => w_Hours(1),
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_alarm_state_reg_64\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_376_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_522_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_523_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_524_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_525_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_382\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_382_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_383\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_383_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_384\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_384_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_385\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => \^r_alarm_state_reg_1\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_385_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_386_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I4 => \^r_alarm_state_reg\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_387_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_388_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_389\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_526_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_389_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_389_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_390\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_527_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_390_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_54\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_390_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_390_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_528_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_390_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_alarm_state_reg_16\(0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_390_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_529_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_530_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_391\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_391_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_47\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_391_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_391_n_3\,
      CYINIT => \^r_alarm_state_reg_15\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_531_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_391_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_48(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_391_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_532_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_392\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_533_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_392_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_alarm_state_reg_15\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_392_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_394\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_535_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_394_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_394_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_394_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_394_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_95\(3 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_85(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_96\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_412_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_413_n_0\,
      I2 => \^r_alarm_state_reg_22\(0),
      O => \r_Alarm_Next_State1_carry__1_i_399_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      I1 => \^r_alarm_state_reg_4\(2),
      I2 => \r_Count_reg[23]_12\(1),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_23_n_1\,
      I5 => \r_Count_reg[23]_11\(2),
      O => \^r_alarm_state_reg_0\(17)
    );
\r_Alarm_Next_State1_carry__1_i_403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_412_n_4\,
      I1 => \r_Alarm_Next_State1_carry__1_i_413_n_0\,
      I2 => \^r_alarm_state_reg_22\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_399_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_403_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_404\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_412_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_413_n_0\,
      I2 => \^r_alarm_state_reg_22\(0),
      I3 => \r_Count_reg[23]_33\(2),
      O => \r_Alarm_Next_State1_carry__1_i_404_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_407\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_412_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_407_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_407_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_407_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_407_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_77\,
      DI(2) => \r_Count_reg[23]_77\,
      DI(1) => \r_Count_reg[23]_77\,
      DI(0) => \r_Count_reg[23]_77\,
      O(3 downto 0) => \^r_alarm_state_reg_24\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_79\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_408\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_408_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_70\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_408_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_408_n_3\,
      CYINIT => \^r_alarm_state_reg_22\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_554_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_408_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_71(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_408_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_555_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_409\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_409_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_68(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_409_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_409_n_3\,
      CYINIT => \r_Alarm_Next_State1_carry__1_i_413_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_556_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_409_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_alarm_state_reg_23\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_409_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_557_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => \^r_alarm_state_reg_2\(0),
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => o_PM_INST_0_i_16_n_0,
      I3 => \^r_alarm_state_reg_1\(3),
      I4 => \^r_alarm_state_reg_1\(2),
      I5 => \^r_alarm_state_reg_1\(1),
      O => \r_Alarm_Next_State1_carry__1_i_41_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_410\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_410_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_72(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_410_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_410_n_3\,
      CYINIT => \^r_alarm_state_reg_70\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_410_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_73(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_410_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_558_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_411\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_407_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_411_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_411_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_77\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_411_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => r_Alarm_State_reg_82(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_412\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_548_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_412_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_412_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_412_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_412_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_77\,
      DI(2) => \r_Count_reg[23]_77\,
      DI(1) => \r_Count_reg[23]_77\,
      DI(0) => \r_Count_reg[23]_77\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_412_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_412_n_5\,
      O(1 downto 0) => r_Alarm_State_reg_81(1 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_78\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_413\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_413_n_0\,
      CO(2) => \NLW_r_Alarm_Next_State1_carry__1_i_413_CO_UNCONNECTED\(2),
      CO(1) => \r_Alarm_Next_State1_carry__1_i_413_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_413_n_3\,
      CYINIT => \^r_alarm_state_reg_66\(0),
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__1_i_565_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_566_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_Alarm_Next_State1_carry__1_i_413_O_UNCONNECTED\(3),
      O(2 downto 1) => r_Alarm_State_reg_67(1 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_413_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_Alarm_Next_State1_carry__1_i_567_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_568_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_414\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_569_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_414_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_414_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_414_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_414_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_570_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_571_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_572_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_573_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_414_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_574_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_575_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_576_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_577_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_415\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_415_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_416_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_417\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_417_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_418\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_418_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_16\(2),
      O => \r_Alarm_Next_State1_carry__1_i_419_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C642C64244C6C642"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(3),
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => \^r_alarm_state_reg_1\(1),
      I3 => \^r_alarm_state_reg_1\(0),
      I4 => \^r_alarm_state_reg_2\(0),
      I5 => o_PM_INST_0_i_16_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_42_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_420\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_16\(1),
      O => \r_Alarm_Next_State1_carry__1_i_420_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_421\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_16\(0),
      O => \r_Alarm_Next_State1_carry__1_i_421_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_422\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_15\(3),
      O => \r_Alarm_Next_State1_carry__1_i_422_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_23_n_1\,
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_12\(1),
      O => \r_Alarm_Next_State1_carry__1_i_43_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(3),
      I1 => w_Hours(2),
      I2 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_45_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_478\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_478_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_8\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_478_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_478_n_3\,
      CYINIT => \^r_alarm_state_reg_49\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_644_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_478_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_51(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_478_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_645_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_479\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_479_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_49\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_479_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_479_n_3\,
      CYINIT => \^r_alarm_state_reg_47\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_479_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_50(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_479_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_646_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_48_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_482\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_195_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_482_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_482_O_UNCONNECTED\(3 downto 1),
      O(0) => r_Alarm_State_reg_45(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_56\(0)
    );
\r_Alarm_Next_State1_carry__1_i_483\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_49\(0),
      CO(3) => \r_Alarm_Next_State1_carry__1_i_483_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_483_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_483_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_483_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_652_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_653_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_50\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_483_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_656_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_657_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_658_n_0\,
      S(0) => \r_Count_reg[23]_51\(0)
    );
\r_Alarm_Next_State1_carry__1_i_486\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_496_n_7\,
      I4 => \r_Alarm_Next_State1_carry__1_i_493_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_486_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_487\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_660_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_661_n_4\,
      O => \r_Alarm_Next_State1_carry__1_i_487_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_490\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_alarm_state_reg_12\(0),
      I1 => \^r_alarm_state_reg_13\(0),
      I2 => \^r_alarm_state_reg_14\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_486_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_490_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_487_n_0\,
      I4 => \r_Alarm_Next_State1_carry__1_i_496_n_7\,
      I5 => \r_Alarm_Next_State1_carry__1_i_493_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_491_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_492\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_495_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_492_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_492_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_492_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_492_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_662_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_663_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_213_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_38(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_664_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_665_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_666_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_667_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_493\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_661_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_493_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_37(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_493_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_493_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_668_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_493_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_alarm_state_reg_13\(0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_493_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_669_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_670_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_494\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_496_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_494_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_494_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_494_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_494_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_43\(2 downto 0),
      DI(0) => \r_Count_reg[23]_43\(0),
      O(3 downto 0) => r_Alarm_State_reg_42(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_47\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_495\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_495_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_495_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_495_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_495_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_678_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_alarm_state_reg_14\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_495_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_679_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_680_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_681_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_682_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_496\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_660_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_496_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_496_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_496_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_496_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_43\(0),
      DI(2) => \r_Count_reg[23]_43\(0),
      DI(1) => \r_Count_reg[23]_43\(0),
      DI(0) => \r_Count_reg[23]_43\(0),
      O(3 downto 1) => \^r_alarm_state_reg_12\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_496_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_130_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_50_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_50_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_50_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_85\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_133_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_134_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_50_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_86\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_137_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_138_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_512\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_724_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_512_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_512_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_512_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_512_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_61\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_727_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_728_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_512_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_62\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_731_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_732_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_521\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => w_Hours(1)
    );
\r_Alarm_Next_State1_carry__1_i_522\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_522_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_523\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_523_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_524\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_524_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_525\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_525_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_526\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_733_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_526_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_526_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_526_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_526_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_734_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_735_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_213_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_57(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_736_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_737_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_738_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_739_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_527\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_740_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_527_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_527_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_527_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_527_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_741_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_383_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_742_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_527_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_527_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_527_n_6\,
      O(0) => r_Alarm_State_reg_53(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_743_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_744_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_745_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_746_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_528\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_528_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_529\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_529_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_530\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_530_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_531\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_531_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_532\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_532_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_533\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_747_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_533_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_533_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_533_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_533_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_748_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_749_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_213_n_0\,
      O(3 downto 1) => \^r_alarm_state_reg_46\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_533_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__1_i_750_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_751_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_752_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_753_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_535\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_755_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_535_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_535_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_535_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_535_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_84(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_94\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_548\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_768_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_548_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_548_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_548_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_548_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_73\(3 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_80(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_76\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_554\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_554_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_555\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_555_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_556\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_556_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_557\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_557_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_558\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_558_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_565\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_565_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_566\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_566_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_567\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_567_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_568\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_568_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_569\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_779_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_569_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_569_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_569_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_569_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_780_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_781_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_782_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_783_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_569_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_784_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_785_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_786_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_787_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_570\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_570_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_571\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_571_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_572\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_572_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_573\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_573_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_574\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_15\(2),
      O => \r_Alarm_Next_State1_carry__1_i_574_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_575\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_15\(1),
      O => \r_Alarm_Next_State1_carry__1_i_575_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_576\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_15\(0),
      O => \r_Alarm_Next_State1_carry__1_i_576_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_577\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_14\(3),
      O => \r_Alarm_Next_State1_carry__1_i_577_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      I1 => \^r_alarm_state_reg_6\(0),
      I2 => \r_Count_reg[23]_12\(1),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_23_n_1\,
      I5 => \r_Count_reg[23]_11\(3),
      O => \^r_alarm_state_reg_0\(18)
    );
\r_Alarm_Next_State1_carry__1_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_151_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_62_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_62_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_62_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_152_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_153_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_154_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_155_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_62_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_156_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_157_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_158_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_159_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_63_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(3),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_64_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_644\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_644_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_645\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_645_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_646\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_646_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(2),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_65_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_652\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_661_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_660_n_5\,
      O => \r_Alarm_Next_State1_carry__1_i_652_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_653\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_660_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_661_n_6\,
      O => \r_Alarm_Next_State1_carry__1_i_653_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_656\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_660_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_661_n_4\,
      I3 => \r_Alarm_Next_State1_carry__1_i_652_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_656_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_657\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_661_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_660_n_5\,
      I3 => \r_Alarm_Next_State1_carry__1_i_653_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_657_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_658\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_660_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_661_n_6\,
      I4 => \r_Count_reg[23]_50\(1),
      O => \r_Alarm_Next_State1_carry__1_i_658_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_12\(1),
      O => \r_Alarm_Next_State1_carry__1_i_66_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_660\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_861_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_660_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_660_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_660_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_660_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_43\(0),
      DI(2) => \r_Count_reg[23]_43\(0),
      DI(1) => \r_Count_reg[23]_43\(0),
      DI(0) => \r_Count_reg[23]_44\(0),
      O(3) => \r_Alarm_Next_State1_carry__1_i_660_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_660_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_660_n_6\,
      O(0) => r_Alarm_State_reg_41(0),
      S(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_661\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_862_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_661_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_661_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_661_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_661_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_868_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_383_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_869_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_661_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_661_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_661_n_6\,
      O(0) => r_Alarm_State_reg_36(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_870_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_871_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_872_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_873_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_662\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_662_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_663\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_663_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_664\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_664_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_665\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_665_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_666\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_666_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_667_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_668\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_668_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_669\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_669_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(3),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_12\(0),
      O => \r_Alarm_Next_State1_carry__1_i_67_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_670\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_670_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_678\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_678_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_679\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_679_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_18\(2),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_18\(3),
      O => \r_Alarm_Next_State1_carry__1_i_68_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_680_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_681\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_681_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_682\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_682_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_724\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_904_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_724_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_724_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_724_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_724_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_905_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_906_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_59\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_724_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_909_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_910_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_911_n_0\,
      S(0) => \r_Count_reg[23]_60\(0)
    );
\r_Alarm_Next_State1_carry__1_i_727\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6900FF69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_390_n_7\,
      I4 => \^r_alarm_state_reg_15\(0),
      O => \r_Alarm_Next_State1_carry__1_i_727_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_728\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_527_n_4\,
      I2 => \^r_alarm_state_reg_15\(0),
      O => \r_Alarm_Next_State1_carry__1_i_728_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_16\(0),
      I1 => \^r_alarm_state_reg_15\(0),
      I2 => \^r_alarm_state_reg_17\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_727_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_731_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_728_n_0\,
      I4 => \r_Alarm_Next_State1_carry__1_i_390_n_7\,
      I5 => \^r_alarm_state_reg_15\(0),
      O => \r_Alarm_Next_State1_carry__1_i_732_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_733\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_733_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_733_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_733_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_733_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_913_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_alarm_state_reg_17\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_733_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_914_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_915_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_916_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_917_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_734\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_734_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_735\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_735_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_736\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_736_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_737\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_737_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_738\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_738_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_739_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_740\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_740_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_740_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_740_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_740_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_918_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_alarm_state_reg_52\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_740_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_919_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_920_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_921_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_922_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_741\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_741_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_742\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_742_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_743\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => \^r_alarm_state_reg_1\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_743_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_744_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I4 => \^r_alarm_state_reg\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_745_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_746\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_746_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_747\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_747_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_747_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_747_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_747_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_923_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_747_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_924_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_925_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_926_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_927_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_748\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_7_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_748_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_749\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_749_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_750\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_750_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_751\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_751_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_752\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_752_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_753_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_755\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_30_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_755_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_755_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_755_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_755_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_83(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_768\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_941_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_768_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_768_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_768_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_768_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_73\(0),
      DI(2 downto 1) => \r_Count_reg[23]_74\(1 downto 0),
      DI(0) => \r_Alarm_Next_State1_carry__1_i_944_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_79(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_75\(2 downto 0),
      S(0) => \r_Alarm_Next_State1_carry__1_i_948_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_777\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_777_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_56(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_777_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_777_n_3\,
      CYINIT => \r_Alarm_Next_State1_carry__1_i_951_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_952_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_777_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_alarm_state_reg_18\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_777_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_953_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_778\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_778_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_62(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_778_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_778_n_3\,
      CYINIT => \^r_alarm_state_reg_60\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_954_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_778_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_63(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_778_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_955_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_779\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_956_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_779_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_779_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_779_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_779_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_957_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_958_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_959_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_960_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_779_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_961_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_962_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_963_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_964_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_780\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_780_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_781\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_781_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_782\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_782_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_783\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_783_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_784\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_14\(2),
      O => \r_Alarm_Next_State1_carry__1_i_784_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_785\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_14\(1),
      O => \r_Alarm_Next_State1_carry__1_i_785_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_786\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_14\(0),
      O => \r_Alarm_Next_State1_carry__1_i_786_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_787\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_13\(3),
      O => \r_Alarm_Next_State1_carry__1_i_787_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444AFFFF444A0000"
    )
        port map (
      I0 => \^r_alarm_state_reg_3\(2),
      I1 => \^r_alarm_state_reg_5\(0),
      I2 => \^r_alarm_state_reg_3\(0),
      I3 => \^r_alarm_state_reg_3\(1),
      I4 => \r_Alarm_Next_State1_carry__1_i_20_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_34_n_0\,
      O => \^r_alarm_state_reg_0\(14)
    );
\r_Alarm_Next_State1_carry__1_i_852\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_494_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_852_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_852_O_UNCONNECTED\(3 downto 1),
      O(0) => r_Alarm_State_reg_43(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_48\(0)
    );
\r_Alarm_Next_State1_carry__1_i_853\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_492_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_853_CO_UNCONNECTED\(3 downto 1),
      CO(0) => r_Alarm_State_reg_39(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_853_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_861\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1028_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_861_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_861_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_861_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_861_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_40(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_42\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_862\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_862_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_862_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_862_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_862_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1037_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => r_Alarm_State_reg_35(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_862_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1038_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1039_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1040_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1041_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_868\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_alarm_state_reg_1\(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_868_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_869\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_869_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_870\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_alarm_state_reg_1\(3),
      I2 => \^r_alarm_state_reg_1\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_870_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      I4 => \^r_alarm_state_reg_1\(3),
      I5 => \^r_alarm_state_reg_1\(2),
      O => \r_Alarm_Next_State1_carry__1_i_871_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I4 => \^r_alarm_state_reg\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_872_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_873\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_113_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_873_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_874\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1042_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_874_CO_UNCONNECTED\(3 downto 1),
      CO(0) => r_Alarm_State_reg_34(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_874_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_875\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1043_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_875_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_31(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_875_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_875_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1044_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_875_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_alarm_state_reg_10\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1045_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1046_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_876\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_876_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_27\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_876_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_876_n_3\,
      CYINIT => \^r_alarm_state_reg_9\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1047_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_876_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_28(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_876_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1048_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_877\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1049_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_877_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_alarm_state_reg_9\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_877_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_904\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_904_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_904_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_904_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_904_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_57\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1076_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_904_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_58\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_1079_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1080_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_905\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_527_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \^r_alarm_state_reg_15\(0),
      O => \r_Alarm_Next_State1_carry__1_i_905_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_906\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90F9"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_527_n_6\,
      I3 => \^r_alarm_state_reg_15\(0),
      O => \r_Alarm_Next_State1_carry__1_i_906_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_909\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_527_n_4\,
      I2 => \^r_alarm_state_reg_15\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_905_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_909_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_910\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_527_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I2 => \^r_alarm_state_reg_15\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_906_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_910_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_911\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_527_n_6\,
      I3 => \^r_alarm_state_reg_15\(0),
      I4 => \r_Count_reg[23]_59\(1),
      O => \r_Alarm_Next_State1_carry__1_i_911_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_913\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_913_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_914\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_914_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_915_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_916\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_916_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_917\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_917_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_918\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_918_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_919\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_919_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_920\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_920_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_921\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_921_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_922\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_922_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_923\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg\,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_923_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_924\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_228_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I3 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_924_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => w_Hours(2),
      I3 => \^r_alarm_state_reg\,
      I4 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_925_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_926\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_230_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_48_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_926_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_927\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_16_n_0,
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_112_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_927_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_941\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_190_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_941_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_941_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_941_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_941_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_944_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_28\(2 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_78(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1088_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1089_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_72\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_944\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \^r_alarm_state_reg_8\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_951_n_0\,
      I2 => \^co\(0),
      O => \r_Alarm_Next_State1_carry__1_i_944_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_948\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_alarm_state_reg_18\(0),
      I1 => \^co\(0),
      I2 => \^r_alarm_state_reg_8\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_944_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_948_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_949\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_949_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_60\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_949_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_949_n_3\,
      CYINIT => \^r_alarm_state_reg_58\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_949_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_61(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_949_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1092_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_950\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_950_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_58\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_950_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_950_n_3\,
      CYINIT => \^co\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1093_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_950_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_59(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_950_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1094_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_951\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_951_n_0\,
      CO(2) => \NLW_r_Alarm_Next_State1_carry__1_i_951_CO_UNCONNECTED\(2),
      CO(1) => \r_Alarm_Next_State1_carry__1_i_951_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_951_n_3\,
      CYINIT => \^r_alarm_state_reg_54\(0),
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1095_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1096_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_Alarm_Next_State1_carry__1_i_951_O_UNCONNECTED\(3),
      O(2 downto 1) => r_Alarm_State_reg_55(1 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_951_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_Alarm_Next_State1_carry__1_i_1097_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1098_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_952\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_952_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_953\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_953_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_954\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_7_n_0,
      I1 => \^r_alarm_state_reg_1\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_954_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_955\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_955_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_956\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_956_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_956_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_956_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_956_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1099_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1100_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1101_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_956_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1102_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1103_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1104_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1105_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_957\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_957_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_958\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_958_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_959\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(3),
      I1 => \^r_alarm_state_reg\,
      O => \r_Alarm_Next_State1_carry__1_i_959_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_960\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_960_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_961\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_13\(2),
      O => \r_Alarm_Next_State1_carry__1_i_961_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_962\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_13\(1),
      O => \r_Alarm_Next_State1_carry__1_i_962_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_963\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(3),
      I1 => \^r_alarm_state_reg\,
      I2 => \r_Count_reg[23]_13\(0),
      O => \r_Alarm_Next_State1_carry__1_i_963_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_964\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_196_n_0\,
      I1 => \r_Count_reg[23]_1\(2),
      I2 => \^r_alarm_state_reg\,
      I3 => \r_Count_reg[23]_1\(3),
      O => \r_Alarm_Next_State1_carry__1_i_964_n_0\
    );
r_Alarm_Next_State1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21D00000000"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(1),
      I1 => r_Alarm_Next_State1_carry_i_6_n_0,
      I2 => \^o\(1),
      I3 => \^r_alarm_state_reg_0\(5),
      I4 => \r_Count_reg[23]_103\(3),
      I5 => \r_Count_reg[23]_106\,
      O => r_Alarm_State_reg_92(2)
    );
r_Alarm_Next_State1_carry_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_96_n_0,
      I1 => r_Alarm_Next_State1_carry_i_112_n_4,
      I2 => r_Alarm_Next_State1_carry_i_113_n_4,
      I3 => r_Alarm_Next_State1_carry_i_109_n_6,
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => r_Alarm_Next_State1_carry_i_111_n_0,
      O => r_Alarm_Next_State1_carry_i_100_n_0
    );
r_Alarm_Next_State1_carry_i_1000: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1000_n_0
    );
r_Alarm_Next_State1_carry_i_1001: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1242_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_1001_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1001_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1001_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1001_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[8]\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_7\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1243_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1244_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1245_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1246_n_0
    );
r_Alarm_Next_State1_carry_i_1002: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_1002_n_0
    );
r_Alarm_Next_State1_carry_i_1003: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_1003_n_0
    );
r_Alarm_Next_State1_carry_i_1004: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_1004_n_0
    );
r_Alarm_Next_State1_carry_i_1005: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_1005_n_0
    );
r_Alarm_Next_State1_carry_i_1006: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_1006_n_0
    );
r_Alarm_Next_State1_carry_i_1007: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_1007_n_0
    );
r_Alarm_Next_State1_carry_i_1008: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_1008_n_0
    );
r_Alarm_Next_State1_carry_i_1009: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => r_Alarm_Next_State1_carry_i_496_n_0,
      O => r_Alarm_Next_State1_carry_i_1009_n_0
    );
r_Alarm_Next_State1_carry_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_97_n_0,
      I1 => r_Alarm_Next_State1_carry_i_112_n_5,
      I2 => r_Alarm_Next_State1_carry_i_113_n_5,
      I3 => r_Alarm_Next_State1_carry_i_109_n_7,
      I4 => \^di\(3),
      I5 => r_Alarm_Next_State1_carry_i_246_n_0,
      O => r_Alarm_Next_State1_carry_i_101_n_0
    );
r_Alarm_Next_State1_carry_i_1010: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => r_Alarm_Next_State1_carry_i_497_n_0,
      O => r_Alarm_Next_State1_carry_i_1010_n_0
    );
r_Alarm_Next_State1_carry_i_1011: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => r_Alarm_Next_State1_carry_i_498_n_0,
      O => r_Alarm_Next_State1_carry_i_1011_n_0
    );
r_Alarm_Next_State1_carry_i_1012: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => r_Alarm_Next_State1_carry_i_499_n_0,
      O => r_Alarm_Next_State1_carry_i_1012_n_0
    );
r_Alarm_Next_State1_carry_i_1013: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_1013_n_0
    );
r_Alarm_Next_State1_carry_i_1014: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_1014_n_0
    );
r_Alarm_Next_State1_carry_i_1015: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_1015_n_0
    );
r_Alarm_Next_State1_carry_i_1016: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_1016_n_0
    );
r_Alarm_Next_State1_carry_i_1017: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1013_n_0,
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1017_n_0
    );
r_Alarm_Next_State1_carry_i_1018: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1014_n_0,
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_1018_n_0
    );
r_Alarm_Next_State1_carry_i_1019: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1015_n_0,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_1019_n_0
    );
r_Alarm_Next_State1_carry_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_98_n_0,
      I1 => r_Alarm_Next_State1_carry_i_112_n_6,
      I2 => r_Alarm_Next_State1_carry_i_113_n_6,
      I3 => r_Alarm_Next_State1_carry_i_248_n_4,
      I4 => \^di\(2),
      I5 => r_Alarm_Next_State1_carry_i_247_n_0,
      O => r_Alarm_Next_State1_carry_i_102_n_0
    );
r_Alarm_Next_State1_carry_i_1020: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1016_n_0,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_1020_n_0
    );
r_Alarm_Next_State1_carry_i_1021: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1021_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1021_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1021_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1021_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1247_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1248_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1249_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_1021_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1250_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1251_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1252_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1253_n_0
    );
r_Alarm_Next_State1_carry_i_1022: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(3),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1022_n_0
    );
r_Alarm_Next_State1_carry_i_1023: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(2),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1023_n_0
    );
r_Alarm_Next_State1_carry_i_1024: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(1),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1024_n_0
    );
r_Alarm_Next_State1_carry_i_1025: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(0),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1025_n_0
    );
r_Alarm_Next_State1_carry_i_1026: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \r_Count_reg[8]_0\(3),
      I2 => \r_Count_reg[12]_0\(0),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_1026_n_0
    );
r_Alarm_Next_State1_carry_i_1027: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \r_Count_reg[8]_0\(2),
      I2 => \r_Count_reg[8]_0\(3),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1027_n_0
    );
r_Alarm_Next_State1_carry_i_1028: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \r_Count_reg[8]_0\(1),
      I2 => \r_Count_reg[8]_0\(2),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1028_n_0
    );
r_Alarm_Next_State1_carry_i_1029: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \r_Count_reg[8]_0\(0),
      I2 => \r_Count_reg[8]_0\(1),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1029_n_0
    );
r_Alarm_Next_State1_carry_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_99_n_0,
      I1 => r_Alarm_Next_State1_carry_i_112_n_7,
      I2 => r_Alarm_Next_State1_carry_i_113_n_7,
      I3 => r_Alarm_Next_State1_carry_i_248_n_5,
      I4 => \^di\(1),
      I5 => r_Alarm_Next_State1_carry_i_249_n_0,
      O => r_Alarm_Next_State1_carry_i_103_n_0
    );
r_Alarm_Next_State1_carry_i_1037: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(1),
      I2 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1037_n_0
    );
r_Alarm_Next_State1_carry_i_1038: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1038_n_0
    );
r_Alarm_Next_State1_carry_i_1039: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1039_n_0
    );
r_Alarm_Next_State1_carry_i_104: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_112_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_104_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_104_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_104_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_104_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_253_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_254_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_255_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_256_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_104_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_104_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_104_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_104_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_257_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_258_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_259_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_260_n_0
    );
r_Alarm_Next_State1_carry_i_1040: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1037_n_0,
      I1 => \^di\(0),
      I2 => \^di\(2),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1040_n_0
    );
r_Alarm_Next_State1_carry_i_1041: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(3),
      I3 => r_Alarm_Next_State1_carry_i_1038_n_0,
      O => r_Alarm_Next_State1_carry_i_1041_n_0
    );
r_Alarm_Next_State1_carry_i_1042: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(2),
      I3 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1042_n_0
    );
r_Alarm_Next_State1_carry_i_1043: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1043_n_0
    );
r_Alarm_Next_State1_carry_i_1044: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1044_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1044_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1044_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1044_n_3,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[0]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 1) => NLW_r_Alarm_Next_State1_carry_i_1044_O_UNCONNECTED(3 downto 1),
      O(0) => \r_BCD_Num_Sel_reg[2]_5\(0),
      S(3) => r_Alarm_Next_State1_carry_i_1254_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1255_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1256_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1257_n_0
    );
r_Alarm_Next_State1_carry_i_1045: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1045_n_0
    );
r_Alarm_Next_State1_carry_i_1046: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1046_n_0
    );
r_Alarm_Next_State1_carry_i_1047: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1047_n_0
    );
r_Alarm_Next_State1_carry_i_1048: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1048_n_0
    );
r_Alarm_Next_State1_carry_i_1049: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(2),
      O => w_Seconds(14)
    );
r_Alarm_Next_State1_carry_i_105: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_113_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_105_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_105_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_105_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_105_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[20]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_105_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_105_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_105_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_105_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_261_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_262_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_263_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_264_n_0
    );
r_Alarm_Next_State1_carry_i_106: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_109_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_106_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_106_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_106_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_106_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_265_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_266_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_267_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_268_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_106_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_106_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_106_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_106_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_269_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_270_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_271_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_272_n_0
    );
r_Alarm_Next_State1_carry_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_106_n_6,
      I1 => r_Alarm_Next_State1_carry_i_105_n_4,
      I2 => r_Alarm_Next_State1_carry_i_104_n_4,
      O => r_Alarm_Next_State1_carry_i_107_n_0
    );
r_Alarm_Next_State1_carry_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_106_n_7,
      I1 => r_Alarm_Next_State1_carry_i_105_n_5,
      I2 => r_Alarm_Next_State1_carry_i_104_n_5,
      O => r_Alarm_Next_State1_carry_i_108_n_0
    );
r_Alarm_Next_State1_carry_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_248_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_109_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_109_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_109_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_109_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_273_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_274_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_275_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_276_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_109_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_109_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_109_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_109_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_277_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_278_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_279_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_280_n_0
    );
r_Alarm_Next_State1_carry_i_110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_109_n_4,
      I1 => r_Alarm_Next_State1_carry_i_105_n_6,
      I2 => r_Alarm_Next_State1_carry_i_104_n_6,
      O => r_Alarm_Next_State1_carry_i_110_n_0
    );
r_Alarm_Next_State1_carry_i_1102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C770CFFF000CF11C"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1278_n_0,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => r_Alarm_Next_State1_carry_i_1108_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1279_n_0,
      O => r_Alarm_Next_State1_carry_i_1102_n_0
    );
r_Alarm_Next_State1_carry_i_1103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => r_Alarm_Next_State1_carry_i_1108_n_0,
      I2 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_1103_n_0
    );
r_Alarm_Next_State1_carry_i_1107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595A69696969A565"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => r_Alarm_Next_State1_carry_i_1283_n_0,
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => r_Alarm_Next_State1_carry_i_1284_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1285_n_0,
      O => r_Alarm_Next_State1_carry_i_1107_n_0
    );
r_Alarm_Next_State1_carry_i_1108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED5F58D4E50548D"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1284_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1283_n_0,
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => r_Alarm_Next_State1_carry_i_1285_n_0,
      I4 => \^axi_rdata_reg[16]\(3),
      I5 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_1108_n_0
    );
r_Alarm_Next_State1_carry_i_1109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963C93B69236C396"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => r_Alarm_Next_State1_carry_i_1285_n_0,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => r_Alarm_Next_State1_carry_i_1283_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1284_n_0,
      O => r_Alarm_Next_State1_carry_i_1109_n_0
    );
r_Alarm_Next_State1_carry_i_111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_109_n_5,
      I1 => r_Alarm_Next_State1_carry_i_105_n_7,
      I2 => r_Alarm_Next_State1_carry_i_104_n_7,
      O => r_Alarm_Next_State1_carry_i_111_n_0
    );
r_Alarm_Next_State1_carry_i_112: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_251_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_112_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_112_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_112_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_112_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_281_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_282_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_283_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_284_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_112_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_112_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_112_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_112_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_285_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_286_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_287_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_288_n_0
    );
r_Alarm_Next_State1_carry_i_113: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_252_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_113_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_113_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_113_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_113_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[16]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_113_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_113_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_113_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_113_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_289_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_290_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_291_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_292_n_0
    );
r_Alarm_Next_State1_carry_i_114: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_106_n_5,
      I1 => r_Alarm_Next_State1_carry_i_293_n_7,
      I2 => r_Alarm_Next_State1_carry_i_294_n_7,
      O => r_Alarm_Next_State1_carry_i_114_n_0
    );
r_Alarm_Next_State1_carry_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(2),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(1),
      O => w_Seconds(5)
    );
r_Alarm_Next_State1_carry_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2324C4D4DCDB3B2"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_296_n_0,
      I1 => r_Alarm_Next_State1_carry_i_297_n_0,
      I2 => r_Alarm_Next_State1_carry_i_298_n_0,
      I3 => w_Seconds(7),
      I4 => w_Seconds(6),
      I5 => w_Seconds(5),
      O => r_Alarm_Next_State1_carry_i_116_n_0
    );
r_Alarm_Next_State1_carry_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17D0341337D3F417"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_297_n_0,
      I1 => r_Alarm_Next_State1_carry_i_296_n_0,
      I2 => r_Alarm_Next_State1_carry_i_298_n_0,
      I3 => w_Seconds(7),
      I4 => w_Seconds(6),
      I5 => w_Seconds(5),
      O => r_Alarm_Next_State1_carry_i_117_n_0
    );
r_Alarm_Next_State1_carry_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF043BD423DF00F"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_296_n_0,
      I1 => r_Alarm_Next_State1_carry_i_297_n_0,
      I2 => r_Alarm_Next_State1_carry_i_298_n_0,
      I3 => w_Seconds(7),
      I4 => w_Seconds(6),
      I5 => w_Seconds(5),
      O => r_Alarm_Next_State1_carry_i_118_n_0
    );
r_Alarm_Next_State1_carry_i_1186: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_756_n_5,
      I1 => r_Alarm_Next_State1_carry_i_755_n_5,
      I2 => r_Alarm_Next_State1_carry_i_1194_n_7,
      I3 => \^axi_rdata_reg[12]\(3),
      I4 => r_Alarm_Next_State1_carry_i_1317_n_0,
      O => r_Alarm_Next_State1_carry_i_1186_n_0
    );
r_Alarm_Next_State1_carry_i_1187: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1318_n_0,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_756_n_6,
      I3 => r_Alarm_Next_State1_carry_i_755_n_6,
      I4 => r_Alarm_Next_State1_carry_i_423_n_4,
      O => r_Alarm_Next_State1_carry_i_1187_n_0
    );
r_Alarm_Next_State1_carry_i_1188: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1319_n_0,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => r_Alarm_Next_State1_carry_i_756_n_7,
      I3 => r_Alarm_Next_State1_carry_i_755_n_7,
      I4 => r_Alarm_Next_State1_carry_i_423_n_5,
      O => r_Alarm_Next_State1_carry_i_1188_n_0
    );
r_Alarm_Next_State1_carry_i_1189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_421_n_4,
      I1 => r_Alarm_Next_State1_carry_i_422_n_4,
      I2 => r_Alarm_Next_State1_carry_i_423_n_6,
      I3 => \^axi_rdata_reg[12]\(0),
      I4 => r_Alarm_Next_State1_carry_i_431_n_0,
      O => r_Alarm_Next_State1_carry_i_1189_n_0
    );
r_Alarm_Next_State1_carry_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(1),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(0),
      O => w_Seconds(4)
    );
r_Alarm_Next_State1_carry_i_1190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1186_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1194_n_6,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_756_n_4,
      I4 => \^axi_rdata_reg[16]\(0),
      I5 => r_Alarm_Next_State1_carry_i_1320_n_0,
      O => r_Alarm_Next_State1_carry_i_1190_n_0
    );
r_Alarm_Next_State1_carry_i_1191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1187_n_0,
      I1 => r_Alarm_Next_State1_carry_i_756_n_5,
      I2 => r_Alarm_Next_State1_carry_i_755_n_5,
      I3 => r_Alarm_Next_State1_carry_i_1194_n_7,
      I4 => \^axi_rdata_reg[12]\(3),
      I5 => r_Alarm_Next_State1_carry_i_1317_n_0,
      O => r_Alarm_Next_State1_carry_i_1191_n_0
    );
r_Alarm_Next_State1_carry_i_1192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1188_n_0,
      I1 => r_Alarm_Next_State1_carry_i_756_n_6,
      I2 => r_Alarm_Next_State1_carry_i_755_n_6,
      I3 => r_Alarm_Next_State1_carry_i_423_n_4,
      I4 => \^axi_rdata_reg[12]\(2),
      I5 => r_Alarm_Next_State1_carry_i_1318_n_0,
      O => r_Alarm_Next_State1_carry_i_1192_n_0
    );
r_Alarm_Next_State1_carry_i_1193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1189_n_0,
      I1 => r_Alarm_Next_State1_carry_i_756_n_7,
      I2 => r_Alarm_Next_State1_carry_i_755_n_7,
      I3 => r_Alarm_Next_State1_carry_i_423_n_5,
      I4 => \^axi_rdata_reg[12]\(1),
      I5 => r_Alarm_Next_State1_carry_i_1319_n_0,
      O => r_Alarm_Next_State1_carry_i_1193_n_0
    );
r_Alarm_Next_State1_carry_i_1194: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_423_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_1194_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1194_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1194_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1194_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1321_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1322_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_759_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_760_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_1194_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_1194_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_1194_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_1194_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1323_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1324_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1325_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1326_n_0
    );
r_Alarm_Next_State1_carry_i_1195: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_967_n_7,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_968_n_5,
      O => r_Alarm_Next_State1_carry_i_1195_n_0
    );
r_Alarm_Next_State1_carry_i_1196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_969_n_4,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_968_n_6,
      O => r_Alarm_Next_State1_carry_i_1196_n_0
    );
r_Alarm_Next_State1_carry_i_1197: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_969_n_5,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_968_n_7,
      O => r_Alarm_Next_State1_carry_i_1197_n_0
    );
r_Alarm_Next_State1_carry_i_1198: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_969_n_6,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_1194_n_4,
      O => r_Alarm_Next_State1_carry_i_1198_n_0
    );
r_Alarm_Next_State1_carry_i_1199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_1199_n_0
    );
r_Alarm_Next_State1_carry_i_1200: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_1200_n_0
    );
r_Alarm_Next_State1_carry_i_1201: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1201_n_0
    );
r_Alarm_Next_State1_carry_i_1202: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_1202_n_0
    );
r_Alarm_Next_State1_carry_i_1203: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_1203_n_0
    );
r_Alarm_Next_State1_carry_i_1204: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_1204_n_0
    );
r_Alarm_Next_State1_carry_i_1205: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1205_n_0
    );
r_Alarm_Next_State1_carry_i_1206: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_1206_n_0
    );
r_Alarm_Next_State1_carry_i_1207: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_1207_n_0
    );
r_Alarm_Next_State1_carry_i_1208: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_1208_n_0
    );
r_Alarm_Next_State1_carry_i_1209: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_1209_n_0
    );
r_Alarm_Next_State1_carry_i_1210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1013_n_0,
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1210_n_0
    );
r_Alarm_Next_State1_carry_i_1211: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => r_Alarm_Next_State1_carry_i_1014_n_0,
      O => r_Alarm_Next_State1_carry_i_1211_n_0
    );
r_Alarm_Next_State1_carry_i_1212: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => r_Alarm_Next_State1_carry_i_1015_n_0,
      O => r_Alarm_Next_State1_carry_i_1212_n_0
    );
r_Alarm_Next_State1_carry_i_1213: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => r_Alarm_Next_State1_carry_i_1016_n_0,
      O => r_Alarm_Next_State1_carry_i_1213_n_0
    );
r_Alarm_Next_State1_carry_i_1214: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_1214_n_0
    );
r_Alarm_Next_State1_carry_i_1215: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_1215_n_0
    );
r_Alarm_Next_State1_carry_i_1216: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1216_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1216_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1216_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1216_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1327_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1328_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1329_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_1216_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1330_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1331_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1332_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1333_n_0
    );
r_Alarm_Next_State1_carry_i_1217: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(3),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1217_n_0
    );
r_Alarm_Next_State1_carry_i_1218: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(2),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1218_n_0
    );
r_Alarm_Next_State1_carry_i_1219: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(1),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1219_n_0
    );
r_Alarm_Next_State1_carry_i_1220: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(0),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1220_n_0
    );
r_Alarm_Next_State1_carry_i_1221: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \r_Count_reg[8]_1\(3),
      I2 => \r_Count_reg[12]_2\(0),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_1221_n_0
    );
r_Alarm_Next_State1_carry_i_1222: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \r_Count_reg[8]_1\(2),
      I2 => \r_Count_reg[8]_1\(3),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1222_n_0
    );
r_Alarm_Next_State1_carry_i_1223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \r_Count_reg[8]_1\(1),
      I2 => \r_Count_reg[8]_1\(2),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1223_n_0
    );
r_Alarm_Next_State1_carry_i_1224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \r_Count_reg[8]_1\(0),
      I2 => \r_Count_reg[8]_1\(1),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1224_n_0
    );
r_Alarm_Next_State1_carry_i_1226: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1242_n_5,
      O => r_Alarm_Next_State1_carry_i_1226_n_0
    );
r_Alarm_Next_State1_carry_i_1227: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_1242_n_6,
      O => r_Alarm_Next_State1_carry_i_1227_n_0
    );
r_Alarm_Next_State1_carry_i_1228: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_1242_n_7,
      O => r_Alarm_Next_State1_carry_i_1228_n_0
    );
r_Alarm_Next_State1_carry_i_1230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_9\(0),
      I1 => \^r_bcd_num_sel_reg[2]_6\(0),
      I2 => \^di\(1),
      I3 => \^axi_rdata_reg[0]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1242_n_5,
      O => r_Alarm_Next_State1_carry_i_1230_n_0
    );
r_Alarm_Next_State1_carry_i_1231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1242_n_6,
      I3 => \^di\(0),
      I4 => r_Alarm_Next_State1_carry_i_1242_n_5,
      O => r_Alarm_Next_State1_carry_i_1231_n_0
    );
r_Alarm_Next_State1_carry_i_1232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1242_n_7,
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1242_n_6,
      I3 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1232_n_0
    );
r_Alarm_Next_State1_carry_i_1233: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1233_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1233_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1233_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1233_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1037_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1038_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1334_n_0,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_sel_reg[2]_9\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_1233_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_1335_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1336_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1337_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1338_n_0
    );
r_Alarm_Next_State1_carry_i_1234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => r_Alarm_Next_State1_carry_i_794_n_0,
      O => r_Alarm_Next_State1_carry_i_1234_n_0
    );
r_Alarm_Next_State1_carry_i_1235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => r_Alarm_Next_State1_carry_i_795_n_0,
      O => r_Alarm_Next_State1_carry_i_1235_n_0
    );
r_Alarm_Next_State1_carry_i_1236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^di\(2),
      I3 => r_Alarm_Next_State1_carry_i_796_n_0,
      O => r_Alarm_Next_State1_carry_i_1236_n_0
    );
r_Alarm_Next_State1_carry_i_1237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(1),
      I3 => r_Alarm_Next_State1_carry_i_797_n_0,
      O => r_Alarm_Next_State1_carry_i_1237_n_0
    );
r_Alarm_Next_State1_carry_i_1238: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1238_n_0
    );
r_Alarm_Next_State1_carry_i_1239: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1239_n_0
    );
r_Alarm_Next_State1_carry_i_1240: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1240_n_0
    );
r_Alarm_Next_State1_carry_i_1241: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1241_n_0
    );
r_Alarm_Next_State1_carry_i_1242: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1339_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_1242_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1242_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1242_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1242_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3) => \^r_bcd_num_sel_reg[2]_6\(0),
      O(2) => r_Alarm_Next_State1_carry_i_1242_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_1242_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_1242_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1340_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1341_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1342_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1343_n_0
    );
r_Alarm_Next_State1_carry_i_1243: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_1243_n_0
    );
r_Alarm_Next_State1_carry_i_1244: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_1244_n_0
    );
r_Alarm_Next_State1_carry_i_1245: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_1245_n_0
    );
r_Alarm_Next_State1_carry_i_1246: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1246_n_0
    );
r_Alarm_Next_State1_carry_i_1247: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1247_n_0
    );
r_Alarm_Next_State1_carry_i_1248: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1248_n_0
    );
r_Alarm_Next_State1_carry_i_1249: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1249_n_0
    );
r_Alarm_Next_State1_carry_i_1250: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^o\(2),
      I2 => \r_Count_reg[8]_0\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1250_n_0
    );
r_Alarm_Next_State1_carry_i_1251: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^o\(1),
      I2 => \^o\(2),
      I3 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1251_n_0
    );
r_Alarm_Next_State1_carry_i_1252: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^o\(0),
      I2 => \^o\(1),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1252_n_0
    );
r_Alarm_Next_State1_carry_i_1253: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^o\(0),
      O => r_Alarm_Next_State1_carry_i_1253_n_0
    );
r_Alarm_Next_State1_carry_i_1254: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1254_n_0
    );
r_Alarm_Next_State1_carry_i_1255: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1255_n_0
    );
r_Alarm_Next_State1_carry_i_1256: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1256_n_0
    );
r_Alarm_Next_State1_carry_i_1257: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1257_n_0
    );
r_Alarm_Next_State1_carry_i_1278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F5B250B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => r_Alarm_Next_State1_carry_i_1346_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1347_n_0,
      I4 => \^axi_rdata_reg[16]\(2),
      I5 => r_Alarm_Next_State1_carry_i_1285_n_0,
      O => r_Alarm_Next_State1_carry_i_1278_n_0
    );
r_Alarm_Next_State1_carry_i_1279: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => r_Alarm_Next_State1_carry_i_1285_n_0,
      I2 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_1279_n_0
    );
r_Alarm_Next_State1_carry_i_1283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29633C6969C3396B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1351_n_0,
      I3 => \^axi_rdata_reg[20]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1352_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1353_n_0,
      O => r_Alarm_Next_State1_carry_i_1283_n_0
    );
r_Alarm_Next_State1_carry_i_1284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A56569696969595A"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => r_Alarm_Next_State1_carry_i_1352_n_0,
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => \^axi_rdata_reg[20]\(1),
      I4 => r_Alarm_Next_State1_carry_i_1353_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1351_n_0,
      O => r_Alarm_Next_State1_carry_i_1284_n_0
    );
r_Alarm_Next_State1_carry_i_1285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA8D4EFAA08D4EA8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1353_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1352_n_0,
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => r_Alarm_Next_State1_carry_i_1351_n_0,
      I4 => \^axi_rdata_reg[20]\(1),
      I5 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_1285_n_0
    );
r_Alarm_Next_State1_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^o\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(0),
      O => \^r_alarm_state_reg_0\(2)
    );
r_Alarm_Next_State1_carry_i_1317: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_756_n_4,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_1194_n_6,
      O => r_Alarm_Next_State1_carry_i_1317_n_0
    );
r_Alarm_Next_State1_carry_i_1318: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1194_n_7,
      I1 => r_Alarm_Next_State1_carry_i_755_n_5,
      I2 => r_Alarm_Next_State1_carry_i_756_n_5,
      O => r_Alarm_Next_State1_carry_i_1318_n_0
    );
r_Alarm_Next_State1_carry_i_1319: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_423_n_4,
      I1 => r_Alarm_Next_State1_carry_i_755_n_6,
      I2 => r_Alarm_Next_State1_carry_i_756_n_6,
      O => r_Alarm_Next_State1_carry_i_1319_n_0
    );
r_Alarm_Next_State1_carry_i_1320: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_969_n_7,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_1194_n_5,
      O => r_Alarm_Next_State1_carry_i_1320_n_0
    );
r_Alarm_Next_State1_carry_i_1321: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_1321_n_0
    );
r_Alarm_Next_State1_carry_i_1322: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_1322_n_0
    );
r_Alarm_Next_State1_carry_i_1323: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_1323_n_0
    );
r_Alarm_Next_State1_carry_i_1324: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_1324_n_0
    );
r_Alarm_Next_State1_carry_i_1325: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_759_n_0,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_1325_n_0
    );
r_Alarm_Next_State1_carry_i_1326: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => r_Alarm_Next_State1_carry_i_760_n_0,
      O => r_Alarm_Next_State1_carry_i_1326_n_0
    );
r_Alarm_Next_State1_carry_i_1327: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(2),
      I1 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1327_n_0
    );
r_Alarm_Next_State1_carry_i_1328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(1),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1328_n_0
    );
r_Alarm_Next_State1_carry_i_1329: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1329_n_0
    );
r_Alarm_Next_State1_carry_i_1330: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^r_bcd_num_sel_reg[3]_0\(2),
      I2 => \r_Count_reg[8]_1\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1330_n_0
    );
r_Alarm_Next_State1_carry_i_1331: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^r_bcd_num_sel_reg[3]_0\(1),
      I2 => \^r_bcd_num_sel_reg[3]_0\(2),
      I3 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1331_n_0
    );
r_Alarm_Next_State1_carry_i_1332: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^r_bcd_num_sel_reg[3]_0\(0),
      I2 => \^r_bcd_num_sel_reg[3]_0\(1),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1332_n_0
    );
r_Alarm_Next_State1_carry_i_1333: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^r_bcd_num_sel_reg[3]_0\(0),
      O => r_Alarm_Next_State1_carry_i_1333_n_0
    );
r_Alarm_Next_State1_carry_i_1334: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1334_n_0
    );
r_Alarm_Next_State1_carry_i_1335: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^di\(0),
      I2 => \^di\(2),
      I3 => r_Alarm_Next_State1_carry_i_1037_n_0,
      O => r_Alarm_Next_State1_carry_i_1335_n_0
    );
r_Alarm_Next_State1_carry_i_1336: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(1),
      I2 => \^di\(3),
      I3 => r_Alarm_Next_State1_carry_i_1038_n_0,
      O => r_Alarm_Next_State1_carry_i_1336_n_0
    );
r_Alarm_Next_State1_carry_i_1337: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(0),
      I2 => \^di\(1),
      I3 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1337_n_0
    );
r_Alarm_Next_State1_carry_i_1338: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1338_n_0
    );
r_Alarm_Next_State1_carry_i_1339: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1339_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1339_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1339_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1339_n_3,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[0]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_1339_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1358_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1359_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1360_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1361_n_0
    );
r_Alarm_Next_State1_carry_i_1340: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1340_n_0
    );
r_Alarm_Next_State1_carry_i_1341: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1341_n_0
    );
r_Alarm_Next_State1_carry_i_1342: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1342_n_0
    );
r_Alarm_Next_State1_carry_i_1343: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_1343_n_0
    );
r_Alarm_Next_State1_carry_i_1346: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => r_Alarm_Next_State1_carry_i_1351_n_0,
      I2 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_1346_n_0
    );
r_Alarm_Next_State1_carry_i_1347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0529042BDF6B5F2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1364_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1365_n_0,
      I4 => \^axi_rdata_reg[20]\(0),
      I5 => r_Alarm_Next_State1_carry_i_1351_n_0,
      O => r_Alarm_Next_State1_carry_i_1347_n_0
    );
r_Alarm_Next_State1_carry_i_1351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F07C1F07C1F07C1F"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[22]\(0),
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1351_n_0
    );
r_Alarm_Next_State1_carry_i_1352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E87A1E87A1E87A1E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[22]\(0),
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1352_n_0
    );
r_Alarm_Next_State1_carry_i_1353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"799E679986619866"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[22]\(0),
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1353_n_0
    );
r_Alarm_Next_State1_carry_i_1358: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1358_n_0
    );
r_Alarm_Next_State1_carry_i_1359: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1359_n_0
    );
r_Alarm_Next_State1_carry_i_1360: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1360_n_0
    );
r_Alarm_Next_State1_carry_i_1361: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1361_n_0
    );
r_Alarm_Next_State1_carry_i_1364: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E73918C6"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1364_n_0
    );
r_Alarm_Next_State1_carry_i_1365: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D334CD33"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[22]\(0),
      I4 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_1365_n_0
    );
r_Alarm_Next_State1_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FCE803E80317FC"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_3\,
      I1 => \^r_bcd_num_sel_reg[2]_2\,
      I2 => r_Alarm_Next_State1_carry_i_65_n_0,
      I3 => \^r_bcd_num_sel_reg[2]_4\,
      I4 => r_Alarm_Next_State1_carry_i_67_n_0,
      I5 => r_Alarm_Next_State1_carry_i_68_n_0,
      O => \^r_alarm_state_reg_0\(1)
    );
r_Alarm_Next_State1_carry_i_151: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => r_Alarm_Next_State1_carry_i_162_n_0,
      I2 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_151_n_0
    );
r_Alarm_Next_State1_carry_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED5F58D4E50548D"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_343_n_0,
      I1 => r_Alarm_Next_State1_carry_i_344_n_0,
      I2 => \^axi_rdata_reg[8]\(1),
      I3 => r_Alarm_Next_State1_carry_i_345_n_0,
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_152_n_0
    );
r_Alarm_Next_State1_carry_i_153: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_79_n_2,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \r_Count_reg[20]_4\(2),
      O => r_Alarm_Next_State1_carry_i_153_n_0
    );
r_Alarm_Next_State1_carry_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8EA57171715A8E8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_161_n_0,
      I1 => r_Alarm_Next_State1_carry_i_162_n_0,
      I2 => r_Alarm_Next_State1_carry_i_163_n_0,
      I3 => \^axi_rdata_reg[8]\(1),
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_159_n_0
    );
r_Alarm_Next_State1_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"420022A704E58500"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_69_n_0,
      I1 => r_Alarm_Next_State1_carry_i_70_n_0,
      I2 => \^di\(1),
      I3 => \^di\(0),
      I4 => \^r_bcd_num_sel_reg[2]_2\,
      I5 => \^di\(2),
      O => \^r_alarm_state_reg_0\(0)
    );
r_Alarm_Next_State1_carry_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778A17E817AE11E"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_162_n_0,
      I3 => \^axi_rdata_reg[8]\(1),
      I4 => r_Alarm_Next_State1_carry_i_161_n_0,
      I5 => r_Alarm_Next_State1_carry_i_163_n_0,
      O => r_Alarm_Next_State1_carry_i_160_n_0
    );
r_Alarm_Next_State1_carry_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778A17E817AE11E"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_349_n_0,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_350_n_0,
      I5 => r_Alarm_Next_State1_carry_i_351_n_0,
      O => r_Alarm_Next_State1_carry_i_161_n_0
    );
r_Alarm_Next_State1_carry_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F59650B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_351_n_0,
      I3 => r_Alarm_Next_State1_carry_i_349_n_0,
      I4 => \^axi_rdata_reg[8]\(1),
      I5 => r_Alarm_Next_State1_carry_i_350_n_0,
      O => r_Alarm_Next_State1_carry_i_162_n_0
    );
r_Alarm_Next_State1_carry_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1715A8E8E8EA5717"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_350_n_0,
      I1 => r_Alarm_Next_State1_carry_i_349_n_0,
      I2 => r_Alarm_Next_State1_carry_i_351_n_0,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_163_n_0
    );
r_Alarm_Next_State1_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556656AAAA66A6"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_3\,
      I1 => \r_Count_reg[8]_2\(0),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_79_n_2,
      I5 => \^r_bcd_num_sel_reg[3]_0\(0),
      O => r_Alarm_Next_State1_carry_i_19_n_0
    );
r_Alarm_Next_State1_carry_i_196: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_403_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_196_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_196_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_196_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_196_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_404_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_405_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_406_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_407_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_196_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_408_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_409_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_410_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_411_n_0
    );
r_Alarm_Next_State1_carry_i_197: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(1),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_197_n_0
    );
r_Alarm_Next_State1_carry_i_198: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_198_n_0
    );
r_Alarm_Next_State1_carry_i_199: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \r_Count_reg[20]_4\(1),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_199_n_0
    );
r_Alarm_Next_State1_carry_i_200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \r_Count_reg[20]_4\(0),
      I2 => \r_Count_reg[20]_4\(1),
      I3 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_200_n_0
    );
r_Alarm_Next_State1_carry_i_201: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_412_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_201_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_201_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_201_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_201_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_413_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_414_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_415_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_416_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_201_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_417_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_418_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_419_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_420_n_0
    );
r_Alarm_Next_State1_carry_i_202: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_421_n_5,
      I1 => r_Alarm_Next_State1_carry_i_422_n_5,
      I2 => r_Alarm_Next_State1_carry_i_423_n_7,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_424_n_0,
      O => r_Alarm_Next_State1_carry_i_202_n_0
    );
r_Alarm_Next_State1_carry_i_203: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_425_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_421_n_6,
      I3 => r_Alarm_Next_State1_carry_i_422_n_6,
      I4 => r_Alarm_Next_State1_carry_i_426_n_4,
      O => r_Alarm_Next_State1_carry_i_203_n_0
    );
r_Alarm_Next_State1_carry_i_204: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_427_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => r_Alarm_Next_State1_carry_i_421_n_7,
      I3 => r_Alarm_Next_State1_carry_i_422_n_7,
      I4 => r_Alarm_Next_State1_carry_i_426_n_5,
      O => r_Alarm_Next_State1_carry_i_204_n_0
    );
r_Alarm_Next_State1_carry_i_205: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_428_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_429_n_4,
      I3 => r_Alarm_Next_State1_carry_i_430_n_4,
      I4 => r_Alarm_Next_State1_carry_i_426_n_6,
      O => r_Alarm_Next_State1_carry_i_205_n_0
    );
r_Alarm_Next_State1_carry_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_202_n_0,
      I1 => r_Alarm_Next_State1_carry_i_421_n_4,
      I2 => r_Alarm_Next_State1_carry_i_422_n_4,
      I3 => r_Alarm_Next_State1_carry_i_423_n_6,
      I4 => \^axi_rdata_reg[12]\(0),
      I5 => r_Alarm_Next_State1_carry_i_431_n_0,
      O => r_Alarm_Next_State1_carry_i_206_n_0
    );
r_Alarm_Next_State1_carry_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_203_n_0,
      I1 => r_Alarm_Next_State1_carry_i_421_n_5,
      I2 => r_Alarm_Next_State1_carry_i_422_n_5,
      I3 => r_Alarm_Next_State1_carry_i_423_n_7,
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => r_Alarm_Next_State1_carry_i_424_n_0,
      O => r_Alarm_Next_State1_carry_i_207_n_0
    );
r_Alarm_Next_State1_carry_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_204_n_0,
      I1 => r_Alarm_Next_State1_carry_i_421_n_6,
      I2 => r_Alarm_Next_State1_carry_i_422_n_6,
      I3 => r_Alarm_Next_State1_carry_i_426_n_4,
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => r_Alarm_Next_State1_carry_i_425_n_0,
      O => r_Alarm_Next_State1_carry_i_208_n_0
    );
r_Alarm_Next_State1_carry_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_205_n_0,
      I1 => r_Alarm_Next_State1_carry_i_421_n_7,
      I2 => r_Alarm_Next_State1_carry_i_422_n_7,
      I3 => r_Alarm_Next_State1_carry_i_426_n_5,
      I4 => \^axi_rdata_reg[8]\(1),
      I5 => r_Alarm_Next_State1_carry_i_427_n_0,
      O => r_Alarm_Next_State1_carry_i_209_n_0
    );
r_Alarm_Next_State1_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E4ED550F5548D8D"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_69_n_0,
      I1 => r_Alarm_Next_State1_carry_i_70_n_0,
      I2 => \^di\(1),
      I3 => \^di\(0),
      I4 => \^r_bcd_num_sel_reg[2]_2\,
      I5 => \^di\(2),
      O => w_Time(4)
    );
r_Alarm_Next_State1_carry_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_432_n_0,
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => r_Alarm_Next_State1_carry_i_294_n_5,
      I3 => r_Alarm_Next_State1_carry_i_293_n_5,
      I4 => r_Alarm_Next_State1_carry_i_433_n_7,
      O => r_Alarm_Next_State1_carry_i_210_n_0
    );
r_Alarm_Next_State1_carry_i_211: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_434_n_0,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_294_n_6,
      I3 => r_Alarm_Next_State1_carry_i_293_n_6,
      I4 => r_Alarm_Next_State1_carry_i_106_n_4,
      O => r_Alarm_Next_State1_carry_i_211_n_0
    );
r_Alarm_Next_State1_carry_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_294_n_7,
      I1 => r_Alarm_Next_State1_carry_i_293_n_7,
      I2 => r_Alarm_Next_State1_carry_i_106_n_5,
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => r_Alarm_Next_State1_carry_i_435_n_0,
      O => r_Alarm_Next_State1_carry_i_212_n_0
    );
r_Alarm_Next_State1_carry_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_114_n_0,
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_104_n_4,
      I3 => r_Alarm_Next_State1_carry_i_105_n_4,
      I4 => r_Alarm_Next_State1_carry_i_106_n_6,
      O => r_Alarm_Next_State1_carry_i_213_n_0
    );
r_Alarm_Next_State1_carry_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_210_n_0,
      I1 => r_Alarm_Next_State1_carry_i_433_n_6,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => r_Alarm_Next_State1_carry_i_294_n_4,
      I4 => \^axi_rdata_reg[16]\(0),
      I5 => r_Alarm_Next_State1_carry_i_436_n_0,
      O => r_Alarm_Next_State1_carry_i_214_n_0
    );
r_Alarm_Next_State1_carry_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_211_n_0,
      I1 => r_Alarm_Next_State1_carry_i_294_n_5,
      I2 => r_Alarm_Next_State1_carry_i_293_n_5,
      I3 => r_Alarm_Next_State1_carry_i_433_n_7,
      I4 => \^axi_rdata_reg[12]\(3),
      I5 => r_Alarm_Next_State1_carry_i_432_n_0,
      O => r_Alarm_Next_State1_carry_i_215_n_0
    );
r_Alarm_Next_State1_carry_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_212_n_0,
      I1 => r_Alarm_Next_State1_carry_i_294_n_6,
      I2 => r_Alarm_Next_State1_carry_i_293_n_6,
      I3 => r_Alarm_Next_State1_carry_i_106_n_4,
      I4 => \^axi_rdata_reg[12]\(2),
      I5 => r_Alarm_Next_State1_carry_i_434_n_0,
      O => r_Alarm_Next_State1_carry_i_216_n_0
    );
r_Alarm_Next_State1_carry_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_213_n_0,
      I1 => r_Alarm_Next_State1_carry_i_294_n_7,
      I2 => r_Alarm_Next_State1_carry_i_293_n_7,
      I3 => r_Alarm_Next_State1_carry_i_106_n_5,
      I4 => \^axi_rdata_reg[12]\(1),
      I5 => r_Alarm_Next_State1_carry_i_435_n_0,
      O => r_Alarm_Next_State1_carry_i_217_n_0
    );
r_Alarm_Next_State1_carry_i_218: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_437_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_218_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_218_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_218_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_218_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_438_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_439_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_440_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_441_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_218_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_442_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_443_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_444_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_445_n_0
    );
r_Alarm_Next_State1_carry_i_219: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(3),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_219_n_0
    );
r_Alarm_Next_State1_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669000000009669"
    )
        port map (
      I0 => \^di\(0),
      I1 => w_Time(4),
      I2 => \r_Count_reg[1]_2\(1),
      I3 => \r_Count_reg[23]_103\(2),
      I4 => w_Time(2),
      I5 => \r_Count_reg[23]_103\(0),
      O => r_Alarm_Next_State1_carry_i_22_n_0
    );
r_Alarm_Next_State1_carry_i_220: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(2),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_220_n_0
    );
r_Alarm_Next_State1_carry_i_221: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(1),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_221_n_0
    );
r_Alarm_Next_State1_carry_i_222: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(0),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_222_n_0
    );
r_Alarm_Next_State1_carry_i_223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \r_Count_reg[20]_0\(3),
      I2 => \r_Count_reg[20]_1\(0),
      I3 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_223_n_0
    );
r_Alarm_Next_State1_carry_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \r_Count_reg[20]_0\(2),
      I2 => \r_Count_reg[20]_0\(3),
      I3 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_224_n_0
    );
r_Alarm_Next_State1_carry_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \r_Count_reg[20]_0\(1),
      I2 => \r_Count_reg[20]_0\(2),
      I3 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_225_n_0
    );
r_Alarm_Next_State1_carry_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \r_Count_reg[20]_0\(0),
      I2 => \r_Count_reg[20]_0\(1),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_226_n_0
    );
r_Alarm_Next_State1_carry_i_236: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_297_n_0\,
      CO(3) => r_Alarm_Next_State1_carry_i_236_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_236_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_236_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_236_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_455_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_456_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_457_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_458_n_0,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_4\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_459_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_460_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_461_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_462_n_0
    );
r_Alarm_Next_State1_carry_i_237: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_463_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_237_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_237_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_237_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_237_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[1]_0\(2 downto 0),
      DI(0) => r_Alarm_Next_State1_carry_i_467_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_237_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \r_Count_reg[3]_8\(2 downto 0),
      S(0) => r_Alarm_Next_State1_carry_i_471_n_0
    );
r_Alarm_Next_State1_carry_i_238: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_248_n_6,
      I1 => r_Alarm_Next_State1_carry_i_252_n_4,
      I2 => r_Alarm_Next_State1_carry_i_251_n_4,
      I3 => r_Alarm_Next_State1_carry_i_250_n_0,
      I4 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_238_n_0
    );
r_Alarm_Next_State1_carry_i_239: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_251_n_4,
      I1 => r_Alarm_Next_State1_carry_i_252_n_4,
      I2 => r_Alarm_Next_State1_carry_i_248_n_6,
      I3 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_239_n_0
    );
r_Alarm_Next_State1_carry_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_250_n_0,
      I2 => \^axi_rdata_reg[0]\(0),
      I3 => r_Alarm_Next_State1_carry_i_248_n_6,
      I4 => r_Alarm_Next_State1_carry_i_252_n_4,
      I5 => r_Alarm_Next_State1_carry_i_251_n_4,
      O => r_Alarm_Next_State1_carry_i_242_n_0
    );
r_Alarm_Next_State1_carry_i_243: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_239_n_0,
      I1 => r_Alarm_Next_State1_carry_i_248_n_7,
      I2 => r_Alarm_Next_State1_carry_i_252_n_5,
      I3 => r_Alarm_Next_State1_carry_i_251_n_5,
      O => r_Alarm_Next_State1_carry_i_243_n_0
    );
r_Alarm_Next_State1_carry_i_244: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_6\(1),
      I1 => r_Alarm_Next_State1_carry_i_251_n_5,
      I2 => r_Alarm_Next_State1_carry_i_252_n_5,
      I3 => r_Alarm_Next_State1_carry_i_248_n_7,
      O => r_Alarm_Next_State1_carry_i_244_n_0
    );
r_Alarm_Next_State1_carry_i_246: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_109_n_6,
      I1 => r_Alarm_Next_State1_carry_i_113_n_4,
      I2 => r_Alarm_Next_State1_carry_i_112_n_4,
      O => r_Alarm_Next_State1_carry_i_246_n_0
    );
r_Alarm_Next_State1_carry_i_247: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_109_n_7,
      I1 => r_Alarm_Next_State1_carry_i_113_n_5,
      I2 => r_Alarm_Next_State1_carry_i_112_n_5,
      O => r_Alarm_Next_State1_carry_i_247_n_0
    );
r_Alarm_Next_State1_carry_i_248: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_472_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_248_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_248_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_248_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_248_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_473_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_474_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_475_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_476_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_248_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_248_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_248_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_248_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_477_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_478_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_479_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_480_n_0
    );
r_Alarm_Next_State1_carry_i_249: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_248_n_4,
      I1 => r_Alarm_Next_State1_carry_i_113_n_6,
      I2 => r_Alarm_Next_State1_carry_i_112_n_6,
      O => r_Alarm_Next_State1_carry_i_249_n_0
    );
r_Alarm_Next_State1_carry_i_250: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_248_n_5,
      I1 => r_Alarm_Next_State1_carry_i_113_n_7,
      I2 => r_Alarm_Next_State1_carry_i_112_n_7,
      O => r_Alarm_Next_State1_carry_i_250_n_0
    );
r_Alarm_Next_State1_carry_i_251: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_481_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_251_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_251_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_251_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_251_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_482_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_483_n_0,
      DI(1 downto 0) => \^di\(2 downto 1),
      O(3) => r_Alarm_Next_State1_carry_i_251_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_251_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[0]_8\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_484_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_485_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_486_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_487_n_0
    );
r_Alarm_Next_State1_carry_i_252: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_488_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_252_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_252_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_252_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_252_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[12]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_252_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_252_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[0]_6\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_489_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_490_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_491_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_492_n_0
    );
r_Alarm_Next_State1_carry_i_253: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_253_n_0
    );
r_Alarm_Next_State1_carry_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_254_n_0
    );
r_Alarm_Next_State1_carry_i_255: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_255_n_0
    );
r_Alarm_Next_State1_carry_i_256: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_256_n_0
    );
r_Alarm_Next_State1_carry_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_253_n_0,
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_257_n_0
    );
r_Alarm_Next_State1_carry_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_254_n_0,
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_258_n_0
    );
r_Alarm_Next_State1_carry_i_259: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_255_n_0,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_259_n_0
    );
r_Alarm_Next_State1_carry_i_260: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_256_n_0,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_260_n_0
    );
r_Alarm_Next_State1_carry_i_261: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_261_n_0
    );
r_Alarm_Next_State1_carry_i_262: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_262_n_0
    );
r_Alarm_Next_State1_carry_i_263: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_263_n_0
    );
r_Alarm_Next_State1_carry_i_264: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_264_n_0
    );
r_Alarm_Next_State1_carry_i_265: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_265_n_0
    );
r_Alarm_Next_State1_carry_i_266: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_266_n_0
    );
r_Alarm_Next_State1_carry_i_267: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_267_n_0
    );
r_Alarm_Next_State1_carry_i_268: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_268_n_0
    );
r_Alarm_Next_State1_carry_i_269: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_265_n_0,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_269_n_0
    );
r_Alarm_Next_State1_carry_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_84_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_27_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_27_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_27_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_85_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_86_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_27_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => r_Alarm_Next_State1_carry_i_87_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_88_n_0
    );
r_Alarm_Next_State1_carry_i_270: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_266_n_0,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_270_n_0
    );
r_Alarm_Next_State1_carry_i_271: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_267_n_0,
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_271_n_0
    );
r_Alarm_Next_State1_carry_i_272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_268_n_0,
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_272_n_0
    );
r_Alarm_Next_State1_carry_i_273: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_273_n_0
    );
r_Alarm_Next_State1_carry_i_274: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_274_n_0
    );
r_Alarm_Next_State1_carry_i_275: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_275_n_0
    );
r_Alarm_Next_State1_carry_i_276: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_276_n_0
    );
r_Alarm_Next_State1_carry_i_277: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_273_n_0,
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_277_n_0
    );
r_Alarm_Next_State1_carry_i_278: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_274_n_0,
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_278_n_0
    );
r_Alarm_Next_State1_carry_i_279: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_275_n_0,
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_279_n_0
    );
r_Alarm_Next_State1_carry_i_280: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_276_n_0,
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_280_n_0
    );
r_Alarm_Next_State1_carry_i_281: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_281_n_0
    );
r_Alarm_Next_State1_carry_i_282: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_282_n_0
    );
r_Alarm_Next_State1_carry_i_283: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_283_n_0
    );
r_Alarm_Next_State1_carry_i_284: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_284_n_0
    );
r_Alarm_Next_State1_carry_i_285: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_281_n_0,
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_285_n_0
    );
r_Alarm_Next_State1_carry_i_286: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_282_n_0,
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_286_n_0
    );
r_Alarm_Next_State1_carry_i_287: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_283_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_287_n_0
    );
r_Alarm_Next_State1_carry_i_288: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_284_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_288_n_0
    );
r_Alarm_Next_State1_carry_i_289: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_289_n_0
    );
r_Alarm_Next_State1_carry_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_95_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_29_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_29_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_29_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_29_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_96_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_97_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_98_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_99_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_29_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_100_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_101_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_102_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_103_n_0
    );
r_Alarm_Next_State1_carry_i_290: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_290_n_0
    );
r_Alarm_Next_State1_carry_i_291: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_291_n_0
    );
r_Alarm_Next_State1_carry_i_292: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_292_n_0
    );
r_Alarm_Next_State1_carry_i_293: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_105_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_293_n_0,
      CO(2) => NLW_r_Alarm_Next_State1_carry_i_293_CO_UNCONNECTED(2),
      CO(1) => r_Alarm_Next_State1_carry_i_293_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_293_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1 downto 0) => \^axi_rdata_reg[22]\(1 downto 0),
      O(3) => NLW_r_Alarm_Next_State1_carry_i_293_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_293_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_293_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_293_n_7,
      S(3) => '1',
      S(2) => r_Alarm_Next_State1_carry_i_493_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_494_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_495_n_0
    );
r_Alarm_Next_State1_carry_i_294: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_104_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_294_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_294_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_294_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_294_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_496_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_497_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_498_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_499_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_294_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_294_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_294_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_294_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_500_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_501_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_502_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_503_n_0
    );
r_Alarm_Next_State1_carry_i_296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"057FFEA0FA80015F"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_508_n_0,
      I1 => w_Seconds(9),
      I2 => r_Alarm_Next_State1_carry_i_509_n_0,
      I3 => r_Alarm_Next_State1_carry_i_510_n_0,
      I4 => w_Seconds(8),
      I5 => w_Seconds(7),
      O => r_Alarm_Next_State1_carry_i_296_n_0
    );
r_Alarm_Next_State1_carry_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C39433D63C3C3"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_508_n_0,
      I1 => w_Seconds(9),
      I2 => r_Alarm_Next_State1_carry_i_509_n_0,
      I3 => r_Alarm_Next_State1_carry_i_510_n_0,
      I4 => w_Seconds(7),
      I5 => w_Seconds(8),
      O => r_Alarm_Next_State1_carry_i_297_n_0
    );
r_Alarm_Next_State1_carry_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"646D2028EBFB49D9"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_509_n_0,
      I1 => w_Seconds(9),
      I2 => w_Seconds(8),
      I3 => w_Seconds(7),
      I4 => r_Alarm_Next_State1_carry_i_510_n_0,
      I5 => r_Alarm_Next_State1_carry_i_508_n_0,
      O => r_Alarm_Next_State1_carry_i_298_n_0
    );
r_Alarm_Next_State1_carry_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_3\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(3),
      O => w_Seconds(7)
    );
r_Alarm_Next_State1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(0),
      I1 => \r_Count_reg[23]_103\(1),
      I2 => \r_Count_reg[23]_108\,
      I3 => r_Alarm_Next_State1_carry_i_19_n_0,
      I4 => \r_Count_reg[23]_103\(2),
      I5 => w_Time(4),
      O => r_Alarm_State_reg_92(1)
    );
r_Alarm_Next_State1_carry_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_104_n_5,
      I1 => r_Alarm_Next_State1_carry_i_105_n_5,
      I2 => r_Alarm_Next_State1_carry_i_106_n_7,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_107_n_0,
      O => r_Alarm_Next_State1_carry_i_30_n_0
    );
r_Alarm_Next_State1_carry_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_108_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_104_n_6,
      I3 => r_Alarm_Next_State1_carry_i_105_n_6,
      I4 => r_Alarm_Next_State1_carry_i_109_n_4,
      O => r_Alarm_Next_State1_carry_i_31_n_0
    );
r_Alarm_Next_State1_carry_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_110_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => r_Alarm_Next_State1_carry_i_104_n_7,
      I3 => r_Alarm_Next_State1_carry_i_105_n_7,
      I4 => r_Alarm_Next_State1_carry_i_109_n_5,
      O => r_Alarm_Next_State1_carry_i_32_n_0
    );
r_Alarm_Next_State1_carry_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_111_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_112_n_4,
      I3 => r_Alarm_Next_State1_carry_i_113_n_4,
      I4 => r_Alarm_Next_State1_carry_i_109_n_6,
      O => r_Alarm_Next_State1_carry_i_33_n_0
    );
r_Alarm_Next_State1_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_30_n_0,
      I1 => r_Alarm_Next_State1_carry_i_104_n_4,
      I2 => r_Alarm_Next_State1_carry_i_105_n_4,
      I3 => r_Alarm_Next_State1_carry_i_106_n_6,
      I4 => \^axi_rdata_reg[12]\(0),
      I5 => r_Alarm_Next_State1_carry_i_114_n_0,
      O => r_Alarm_Next_State1_carry_i_34_n_0
    );
r_Alarm_Next_State1_carry_i_343: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => r_Alarm_Next_State1_carry_i_349_n_0,
      I2 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_343_n_0
    );
r_Alarm_Next_State1_carry_i_344: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69C33C69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_601_n_0,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_349_n_0,
      O => r_Alarm_Next_State1_carry_i_344_n_0
    );
r_Alarm_Next_State1_carry_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D54E8DD5544E8D54"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_602_n_0,
      I1 => r_Alarm_Next_State1_carry_i_349_n_0,
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => r_Alarm_Next_State1_carry_i_601_n_0,
      I4 => \^axi_rdata_reg[12]\(0),
      I5 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_345_n_0
    );
r_Alarm_Next_State1_carry_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F59650B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_606_n_0,
      I3 => r_Alarm_Next_State1_carry_i_607_n_0,
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => r_Alarm_Next_State1_carry_i_608_n_0,
      O => r_Alarm_Next_State1_carry_i_349_n_0
    );
r_Alarm_Next_State1_carry_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_31_n_0,
      I1 => r_Alarm_Next_State1_carry_i_104_n_5,
      I2 => r_Alarm_Next_State1_carry_i_105_n_5,
      I3 => r_Alarm_Next_State1_carry_i_106_n_7,
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => r_Alarm_Next_State1_carry_i_107_n_0,
      O => r_Alarm_Next_State1_carry_i_35_n_0
    );
r_Alarm_Next_State1_carry_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778817AA17EE11E"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_607_n_0,
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => r_Alarm_Next_State1_carry_i_606_n_0,
      I5 => r_Alarm_Next_State1_carry_i_608_n_0,
      O => r_Alarm_Next_State1_carry_i_350_n_0
    );
r_Alarm_Next_State1_carry_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33381CCCCCC7E333"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_606_n_0,
      I3 => r_Alarm_Next_State1_carry_i_607_n_0,
      I4 => r_Alarm_Next_State1_carry_i_608_n_0,
      I5 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_351_n_0
    );
r_Alarm_Next_State1_carry_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_32_n_0,
      I1 => r_Alarm_Next_State1_carry_i_104_n_6,
      I2 => r_Alarm_Next_State1_carry_i_105_n_6,
      I3 => r_Alarm_Next_State1_carry_i_109_n_4,
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => r_Alarm_Next_State1_carry_i_108_n_0,
      O => r_Alarm_Next_State1_carry_i_36_n_0
    );
r_Alarm_Next_State1_carry_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_33_n_0,
      I1 => r_Alarm_Next_State1_carry_i_104_n_7,
      I2 => r_Alarm_Next_State1_carry_i_105_n_7,
      I3 => r_Alarm_Next_State1_carry_i_109_n_5,
      I4 => \^axi_rdata_reg[8]\(1),
      I5 => r_Alarm_Next_State1_carry_i_110_n_0,
      O => r_Alarm_Next_State1_carry_i_37_n_0
    );
r_Alarm_Next_State1_carry_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0C30FB20F3CF04"
    )
        port map (
      I0 => w_Seconds(5),
      I1 => r_Alarm_Next_State1_carry_i_116_n_0,
      I2 => r_Alarm_Next_State1_carry_i_117_n_0,
      I3 => r_Alarm_Next_State1_carry_i_118_n_0,
      I4 => w_Seconds(4),
      I5 => w_Seconds(3),
      O => r_Alarm_Next_State1_carry_i_38_n_0
    );
r_Alarm_Next_State1_carry_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3CB2CFF00CB2C32"
    )
        port map (
      I0 => w_Seconds(3),
      I1 => w_Seconds(5),
      I2 => w_Seconds(4),
      I3 => r_Alarm_Next_State1_carry_i_116_n_0,
      I4 => r_Alarm_Next_State1_carry_i_117_n_0,
      I5 => r_Alarm_Next_State1_carry_i_118_n_0,
      O => r_Alarm_Next_State1_carry_i_39_n_0
    );
r_Alarm_Next_State1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_Count_reg[1]_2\(0),
      I2 => r_Alarm_Next_State1_carry_i_22_n_0,
      O => r_Alarm_State_reg_92(0)
    );
r_Alarm_Next_State1_carry_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^o\(2),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(2),
      O => w_Seconds(2)
    );
r_Alarm_Next_State1_carry_i_401: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_692_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_401_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_401_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_401_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_401_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_693_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_694_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_695_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_696_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_15\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_697_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_698_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_699_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_700_n_0
    );
r_Alarm_Next_State1_carry_i_402: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_401_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_402_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_402_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_402_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_701_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_702_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_402_O_UNCONNECTED(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[2]_16\(2 downto 0),
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_703_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_704_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_705_n_0
    );
r_Alarm_Next_State1_carry_i_403: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_706_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_403_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_403_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_403_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_403_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_707_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_708_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_709_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_710_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_403_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_711_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_712_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_713_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_714_n_0
    );
r_Alarm_Next_State1_carry_i_404: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(3),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_404_n_0
    );
r_Alarm_Next_State1_carry_i_405: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(2),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_405_n_0
    );
r_Alarm_Next_State1_carry_i_406: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(1),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_406_n_0
    );
r_Alarm_Next_State1_carry_i_407: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(0),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_407_n_0
    );
r_Alarm_Next_State1_carry_i_408: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \r_Count_reg[20]_3\(3),
      I2 => \r_Count_reg[20]_4\(0),
      I3 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_408_n_0
    );
r_Alarm_Next_State1_carry_i_409: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \r_Count_reg[20]_3\(2),
      I2 => \r_Count_reg[20]_3\(3),
      I3 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_409_n_0
    );
r_Alarm_Next_State1_carry_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => w_Seconds(3)
    );
r_Alarm_Next_State1_carry_i_410: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \r_Count_reg[20]_3\(1),
      I2 => \r_Count_reg[20]_3\(2),
      I3 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_410_n_0
    );
r_Alarm_Next_State1_carry_i_411: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \r_Count_reg[20]_3\(0),
      I2 => \r_Count_reg[20]_3\(1),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_411_n_0
    );
r_Alarm_Next_State1_carry_i_412: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_715_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_412_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_412_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_412_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_412_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_716_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_717_n_0,
      DI(1 downto 0) => \r_Count_reg[3]_7\(1 downto 0),
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_412_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_720_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_721_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_722_n_0,
      S(0) => \r_Count_reg[3]_11\(0)
    );
r_Alarm_Next_State1_carry_i_413: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_724_n_0,
      I1 => \^di\(3),
      I2 => r_Alarm_Next_State1_carry_i_429_n_5,
      I3 => r_Alarm_Next_State1_carry_i_430_n_5,
      I4 => r_Alarm_Next_State1_carry_i_426_n_7,
      O => r_Alarm_Next_State1_carry_i_413_n_0
    );
r_Alarm_Next_State1_carry_i_414: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_725_n_0,
      I1 => \^di\(2),
      I2 => r_Alarm_Next_State1_carry_i_429_n_6,
      I3 => r_Alarm_Next_State1_carry_i_430_n_6,
      I4 => r_Alarm_Next_State1_carry_i_726_n_4,
      O => r_Alarm_Next_State1_carry_i_414_n_0
    );
r_Alarm_Next_State1_carry_i_415: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_727_n_0,
      I1 => \^di\(1),
      I2 => r_Alarm_Next_State1_carry_i_429_n_7,
      I3 => r_Alarm_Next_State1_carry_i_430_n_7,
      I4 => r_Alarm_Next_State1_carry_i_726_n_5,
      O => r_Alarm_Next_State1_carry_i_415_n_0
    );
r_Alarm_Next_State1_carry_i_416: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_728_n_0,
      I2 => r_Alarm_Next_State1_carry_i_729_n_4,
      I3 => r_Alarm_Next_State1_carry_i_730_n_4,
      I4 => r_Alarm_Next_State1_carry_i_726_n_6,
      O => r_Alarm_Next_State1_carry_i_416_n_0
    );
r_Alarm_Next_State1_carry_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_413_n_0,
      I1 => r_Alarm_Next_State1_carry_i_429_n_4,
      I2 => r_Alarm_Next_State1_carry_i_430_n_4,
      I3 => r_Alarm_Next_State1_carry_i_426_n_6,
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => r_Alarm_Next_State1_carry_i_428_n_0,
      O => r_Alarm_Next_State1_carry_i_417_n_0
    );
r_Alarm_Next_State1_carry_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_414_n_0,
      I1 => r_Alarm_Next_State1_carry_i_429_n_5,
      I2 => r_Alarm_Next_State1_carry_i_430_n_5,
      I3 => r_Alarm_Next_State1_carry_i_426_n_7,
      I4 => \^di\(3),
      I5 => r_Alarm_Next_State1_carry_i_724_n_0,
      O => r_Alarm_Next_State1_carry_i_418_n_0
    );
r_Alarm_Next_State1_carry_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_415_n_0,
      I1 => r_Alarm_Next_State1_carry_i_429_n_6,
      I2 => r_Alarm_Next_State1_carry_i_430_n_6,
      I3 => r_Alarm_Next_State1_carry_i_726_n_4,
      I4 => \^di\(2),
      I5 => r_Alarm_Next_State1_carry_i_725_n_0,
      O => r_Alarm_Next_State1_carry_i_419_n_0
    );
r_Alarm_Next_State1_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C26939336369BC9"
    )
        port map (
      I0 => w_Seconds(3),
      I1 => w_Seconds(5),
      I2 => w_Seconds(4),
      I3 => r_Alarm_Next_State1_carry_i_116_n_0,
      I4 => r_Alarm_Next_State1_carry_i_117_n_0,
      I5 => r_Alarm_Next_State1_carry_i_118_n_0,
      O => r_Alarm_Next_State1_carry_i_42_n_0
    );
r_Alarm_Next_State1_carry_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_416_n_0,
      I1 => r_Alarm_Next_State1_carry_i_429_n_7,
      I2 => r_Alarm_Next_State1_carry_i_430_n_7,
      I3 => r_Alarm_Next_State1_carry_i_726_n_5,
      I4 => \^di\(1),
      I5 => r_Alarm_Next_State1_carry_i_727_n_0,
      O => r_Alarm_Next_State1_carry_i_420_n_0
    );
r_Alarm_Next_State1_carry_i_421: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_429_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_421_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_421_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_421_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_421_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_253_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_254_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_255_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_256_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_421_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_421_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_421_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_421_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_731_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_732_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_733_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_734_n_0
    );
r_Alarm_Next_State1_carry_i_422: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_430_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_422_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_422_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_422_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_422_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[20]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_422_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_422_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_422_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_422_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_735_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_736_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_737_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_738_n_0
    );
r_Alarm_Next_State1_carry_i_423: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_426_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_423_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_423_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_423_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_423_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_265_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_266_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_267_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_268_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_423_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_423_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_423_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_423_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_739_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_740_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_741_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_742_n_0
    );
r_Alarm_Next_State1_carry_i_424: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_423_n_6,
      I1 => r_Alarm_Next_State1_carry_i_422_n_4,
      I2 => r_Alarm_Next_State1_carry_i_421_n_4,
      O => r_Alarm_Next_State1_carry_i_424_n_0
    );
r_Alarm_Next_State1_carry_i_425: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_423_n_7,
      I1 => r_Alarm_Next_State1_carry_i_422_n_5,
      I2 => r_Alarm_Next_State1_carry_i_421_n_5,
      O => r_Alarm_Next_State1_carry_i_425_n_0
    );
r_Alarm_Next_State1_carry_i_426: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_726_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_426_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_426_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_426_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_426_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_273_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_274_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_275_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_276_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_426_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_426_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_426_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_426_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_743_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_744_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_745_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_746_n_0
    );
r_Alarm_Next_State1_carry_i_427: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_426_n_4,
      I1 => r_Alarm_Next_State1_carry_i_422_n_6,
      I2 => r_Alarm_Next_State1_carry_i_421_n_6,
      O => r_Alarm_Next_State1_carry_i_427_n_0
    );
r_Alarm_Next_State1_carry_i_428: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_426_n_5,
      I1 => r_Alarm_Next_State1_carry_i_422_n_7,
      I2 => r_Alarm_Next_State1_carry_i_421_n_7,
      O => r_Alarm_Next_State1_carry_i_428_n_0
    );
r_Alarm_Next_State1_carry_i_429: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_729_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_429_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_429_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_429_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_429_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_281_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_282_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_283_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_284_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_429_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_429_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_429_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_429_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_747_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_748_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_749_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_750_n_0
    );
r_Alarm_Next_State1_carry_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^o\(1),
      I1 => r_Alarm_Next_State1_carry_i_27_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(1),
      O => \^r_bcd_num_sel_reg[0]\
    );
r_Alarm_Next_State1_carry_i_430: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_730_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_430_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_430_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_430_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_430_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[16]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_430_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_430_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_430_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_430_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_751_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_752_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_753_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_754_n_0
    );
r_Alarm_Next_State1_carry_i_431: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_423_n_5,
      I1 => r_Alarm_Next_State1_carry_i_755_n_7,
      I2 => r_Alarm_Next_State1_carry_i_756_n_7,
      O => r_Alarm_Next_State1_carry_i_431_n_0
    );
r_Alarm_Next_State1_carry_i_432: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_294_n_4,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_433_n_6,
      O => r_Alarm_Next_State1_carry_i_432_n_0
    );
r_Alarm_Next_State1_carry_i_433: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_106_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_433_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_433_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_433_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_433_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_757_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_758_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_759_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_760_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_433_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_433_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_433_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_433_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_761_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_762_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_763_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_764_n_0
    );
r_Alarm_Next_State1_carry_i_434: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_433_n_7,
      I1 => r_Alarm_Next_State1_carry_i_293_n_5,
      I2 => r_Alarm_Next_State1_carry_i_294_n_5,
      O => r_Alarm_Next_State1_carry_i_434_n_0
    );
r_Alarm_Next_State1_carry_i_435: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_106_n_4,
      I1 => r_Alarm_Next_State1_carry_i_293_n_6,
      I2 => r_Alarm_Next_State1_carry_i_294_n_6,
      O => r_Alarm_Next_State1_carry_i_435_n_0
    );
r_Alarm_Next_State1_carry_i_436: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_765_n_7,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_433_n_5,
      O => r_Alarm_Next_State1_carry_i_436_n_0
    );
r_Alarm_Next_State1_carry_i_437: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_766_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_437_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_437_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_437_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_437_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_767_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_768_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_769_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_770_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_437_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_771_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_772_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_773_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_774_n_0
    );
r_Alarm_Next_State1_carry_i_438: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(3),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_438_n_0
    );
r_Alarm_Next_State1_carry_i_439: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(2),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_439_n_0
    );
r_Alarm_Next_State1_carry_i_440: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(1),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_440_n_0
    );
r_Alarm_Next_State1_carry_i_441: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(0),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_441_n_0
    );
r_Alarm_Next_State1_carry_i_442: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \r_Count_reg[16]_0\(3),
      I2 => \r_Count_reg[20]_0\(0),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_442_n_0
    );
r_Alarm_Next_State1_carry_i_443: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \r_Count_reg[16]_0\(2),
      I2 => \r_Count_reg[16]_0\(3),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_443_n_0
    );
r_Alarm_Next_State1_carry_i_444: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Count_reg[16]_0\(1),
      I2 => \r_Count_reg[16]_0\(2),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_444_n_0
    );
r_Alarm_Next_State1_carry_i_445: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Count_reg[16]_0\(0),
      I2 => \r_Count_reg[16]_0\(1),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_445_n_0
    );
r_Alarm_Next_State1_carry_i_455: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_504_n_4\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_504_n_5\,
      O => r_Alarm_Next_State1_carry_i_455_n_0
    );
r_Alarm_Next_State1_carry_i_456: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_504_n_5\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_504_n_6\,
      O => r_Alarm_Next_State1_carry_i_456_n_0
    );
r_Alarm_Next_State1_carry_i_457: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_504_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_503_n_5\,
      I5 => \r_Alarm_Next_State1_carry__0_i_504_n_7\,
      O => r_Alarm_Next_State1_carry_i_457_n_0
    );
r_Alarm_Next_State1_carry_i_458: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_503_n_6\,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => r_Alarm_Next_State1_carry_i_765_n_4,
      I3 => \^axi_rdata_reg[20]\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_503_n_5\,
      I5 => \r_Alarm_Next_State1_carry__0_i_504_n_7\,
      O => r_Alarm_Next_State1_carry_i_458_n_0
    );
r_Alarm_Next_State1_carry_i_459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_455_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_504_n_4\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \^axi_rdata_reg[22]\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_502_n_7\,
      O => r_Alarm_Next_State1_carry_i_459_n_0
    );
r_Alarm_Next_State1_carry_i_460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_456_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_504_n_5\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \^axi_rdata_reg[20]\(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_504_n_4\,
      O => r_Alarm_Next_State1_carry_i_460_n_0
    );
r_Alarm_Next_State1_carry_i_461: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_457_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_504_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I4 => \^axi_rdata_reg[20]\(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_504_n_5\,
      O => r_Alarm_Next_State1_carry_i_461_n_0
    );
r_Alarm_Next_State1_carry_i_462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_458_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_503_n_5\,
      I2 => r_Alarm_Next_State1_carry_i_293_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_504_n_7\,
      I4 => \^axi_rdata_reg[20]\(1),
      I5 => r_Alarm_Next_State1_carry_i_784_n_0,
      O => r_Alarm_Next_State1_carry_i_462_n_0
    );
r_Alarm_Next_State1_carry_i_463: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_463_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_463_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_463_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_463_n_3,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_0\(0),
      DI(2) => r_Alarm_Next_State1_carry_i_786_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_787_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_788_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_463_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_789_n_0,
      S(2) => S(0),
      S(1) => r_Alarm_Next_State1_carry_i_791_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_792_n_0
    );
r_Alarm_Next_State1_carry_i_467: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_488_n_7,
      I2 => r_Alarm_Next_State1_carry_i_793_n_5,
      O => r_Alarm_Next_State1_carry_i_467_n_0
    );
r_Alarm_Next_State1_carry_i_471: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_4\(0),
      I1 => \^r_bcd_num_sel_reg[0]_5\(0),
      I2 => \^r_bcd_num_sel_reg[0]_2\(2),
      I3 => r_Alarm_Next_State1_carry_i_467_n_0,
      O => r_Alarm_Next_State1_carry_i_471_n_0
    );
r_Alarm_Next_State1_carry_i_472: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_793_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_472_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_472_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_472_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_472_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_794_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_795_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_796_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_797_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[0]_7\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_798_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_799_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_800_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_801_n_0
    );
r_Alarm_Next_State1_carry_i_473: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_473_n_0
    );
r_Alarm_Next_State1_carry_i_474: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_474_n_0
    );
r_Alarm_Next_State1_carry_i_475: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_475_n_0
    );
r_Alarm_Next_State1_carry_i_476: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_476_n_0
    );
r_Alarm_Next_State1_carry_i_477: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_473_n_0,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_477_n_0
    );
r_Alarm_Next_State1_carry_i_478: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_474_n_0,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_478_n_0
    );
r_Alarm_Next_State1_carry_i_479: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_475_n_0,
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_479_n_0
    );
r_Alarm_Next_State1_carry_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D0DB0B481969436"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_38_n_0,
      I1 => r_Alarm_Next_State1_carry_i_39_n_0,
      I2 => w_Seconds(2),
      I3 => w_Seconds(3),
      I4 => r_Alarm_Next_State1_carry_i_42_n_0,
      I5 => \^r_bcd_num_sel_reg[0]\,
      O => \^r_alarm_state_reg_0\(3)
    );
r_Alarm_Next_State1_carry_i_480: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_476_n_0,
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_480_n_0
    );
r_Alarm_Next_State1_carry_i_481: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_481_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_481_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_481_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_481_n_3,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2) => \^axi_rdata_reg[0]\(0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_sel_reg[0]_4\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_481_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_802_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_803_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_804_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_805_n_0
    );
r_Alarm_Next_State1_carry_i_482: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_482_n_0
    );
r_Alarm_Next_State1_carry_i_483: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_483_n_0
    );
r_Alarm_Next_State1_carry_i_484: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_482_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => \^axi_rdata_reg[8]\(2),
      I3 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_484_n_0
    );
r_Alarm_Next_State1_carry_i_485: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      I4 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_485_n_0
    );
r_Alarm_Next_State1_carry_i_486: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_486_n_0
    );
r_Alarm_Next_State1_carry_i_487: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_487_n_0
    );
r_Alarm_Next_State1_carry_i_488: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_806_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_488_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_488_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_488_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_488_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[8]\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_sel_reg[0]_5\(2 downto 0),
      O(0) => r_Alarm_Next_State1_carry_i_488_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_807_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_808_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_809_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_810_n_0
    );
r_Alarm_Next_State1_carry_i_489: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_489_n_0
    );
r_Alarm_Next_State1_carry_i_490: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_490_n_0
    );
r_Alarm_Next_State1_carry_i_491: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_491_n_0
    );
r_Alarm_Next_State1_carry_i_492: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_492_n_0
    );
r_Alarm_Next_State1_carry_i_493: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_493_n_0
    );
r_Alarm_Next_State1_carry_i_494: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_494_n_0
    );
r_Alarm_Next_State1_carry_i_495: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_495_n_0
    );
r_Alarm_Next_State1_carry_i_496: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_496_n_0
    );
r_Alarm_Next_State1_carry_i_497: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_497_n_0
    );
r_Alarm_Next_State1_carry_i_498: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_498_n_0
    );
r_Alarm_Next_State1_carry_i_499: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_499_n_0
    );
r_Alarm_Next_State1_carry_i_500: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_496_n_0,
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_500_n_0
    );
r_Alarm_Next_State1_carry_i_501: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_497_n_0,
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_501_n_0
    );
r_Alarm_Next_State1_carry_i_502: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_498_n_0,
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_502_n_0
    );
r_Alarm_Next_State1_carry_i_503: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_499_n_0,
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_503_n_0
    );
r_Alarm_Next_State1_carry_i_508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEE7751751188AE"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_811_n_0,
      I1 => r_Alarm_Next_State1_carry_i_812_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I3 => r_Alarm_Next_State1_carry_i_813_n_0,
      I4 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I5 => w_Seconds(9),
      O => r_Alarm_Next_State1_carry_i_508_n_0
    );
r_Alarm_Next_State1_carry_i_509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31071C30F3C71F73"
    )
        port map (
      I0 => w_Seconds(9),
      I1 => r_Alarm_Next_State1_carry_i_813_n_0,
      I2 => r_Alarm_Next_State1_carry_i_812_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I5 => r_Alarm_Next_State1_carry_i_811_n_0,
      O => r_Alarm_Next_State1_carry_i_509_n_0
    );
r_Alarm_Next_State1_carry_i_510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CB6D2B492C3C3"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_811_n_0,
      I1 => r_Alarm_Next_State1_carry_i_812_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I3 => r_Alarm_Next_State1_carry_i_813_n_0,
      I4 => w_Seconds(9),
      I5 => \r_Alarm_Next_State1_carry__0_i_323_n_0\,
      O => r_Alarm_Next_State1_carry_i_510_n_0
    );
r_Alarm_Next_State1_carry_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"430D6FBD42094F3D"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_151_n_0,
      I3 => r_Alarm_Next_State1_carry_i_152_n_0,
      I4 => r_Alarm_Next_State1_carry_i_68_n_0,
      I5 => \^di\(2),
      O => \^r_bcd_num_sel_reg[2]_2\
    );
r_Alarm_Next_State1_carry_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_Count_reg[8]_2\(0),
      I1 => \^r_bcd_num_sel_reg[3]_0\(0),
      I2 => \r_Count_reg[8]_2\(1),
      I3 => r_Alarm_Next_State1_carry_i_153_n_0,
      I4 => \^r_bcd_num_sel_reg[3]_0\(1),
      O => r_Alarm_State_reg_7
    );
r_Alarm_Next_State1_carry_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557757FFFF77F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_3\,
      I1 => \r_Count_reg[8]_2\(0),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      I4 => r_Alarm_Next_State1_carry_i_79_n_2,
      I5 => \^r_bcd_num_sel_reg[3]_0\(0),
      O => r_Alarm_State_reg_90
    );
r_Alarm_Next_State1_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_27_n_2,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => \r_Count_reg[20]_1\(2),
      O => r_Alarm_Next_State1_carry_i_6_n_0
    );
r_Alarm_Next_State1_carry_i_601: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FFF330003C4D"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_877_n_0,
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => r_Alarm_Next_State1_carry_i_607_n_0,
      I5 => r_Alarm_Next_State1_carry_i_878_n_0,
      O => r_Alarm_Next_State1_carry_i_601_n_0
    );
r_Alarm_Next_State1_carry_i_602: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => r_Alarm_Next_State1_carry_i_607_n_0,
      I2 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_602_n_0
    );
r_Alarm_Next_State1_carry_i_606: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33381CCCCCC7E333"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_882_n_0,
      I3 => r_Alarm_Next_State1_carry_i_883_n_0,
      I4 => r_Alarm_Next_State1_carry_i_884_n_0,
      I5 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_606_n_0
    );
r_Alarm_Next_State1_carry_i_607: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F59650B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_882_n_0,
      I3 => r_Alarm_Next_State1_carry_i_883_n_0,
      I4 => \^axi_rdata_reg[12]\(1),
      I5 => r_Alarm_Next_State1_carry_i_884_n_0,
      O => r_Alarm_Next_State1_carry_i_607_n_0
    );
r_Alarm_Next_State1_carry_i_608: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778817AA17EE11E"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_883_n_0,
      I3 => \^axi_rdata_reg[12]\(3),
      I4 => r_Alarm_Next_State1_carry_i_882_n_0,
      I5 => r_Alarm_Next_State1_carry_i_884_n_0,
      O => r_Alarm_Next_State1_carry_i_608_n_0
    );
r_Alarm_Next_State1_carry_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E48FAEDAA48A0ED8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_159_n_0,
      I1 => r_Alarm_Next_State1_carry_i_160_n_0,
      I2 => \^di\(3),
      I3 => r_Alarm_Next_State1_carry_i_68_n_0,
      I4 => \^di\(2),
      I5 => \^di\(1),
      O => \^r_bcd_num_sel_reg[2]_3\
    );
r_Alarm_Next_State1_carry_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45447577"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(1),
      I1 => r_Alarm_Next_State1_carry_i_79_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(1),
      O => r_Alarm_Next_State1_carry_i_65_n_0
    );
r_Alarm_Next_State1_carry_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(0),
      I1 => r_Alarm_Next_State1_carry_i_79_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(0),
      O => \^r_bcd_num_sel_reg[2]_4\
    );
r_Alarm_Next_State1_carry_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(2),
      I1 => r_Alarm_Next_State1_carry_i_79_n_2,
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(2),
      O => r_Alarm_Next_State1_carry_i_67_n_0
    );
r_Alarm_Next_State1_carry_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D41334D0F4D337D4"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_161_n_0,
      I1 => r_Alarm_Next_State1_carry_i_162_n_0,
      I2 => r_Alarm_Next_State1_carry_i_163_n_0,
      I3 => \^axi_rdata_reg[8]\(1),
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_68_n_0
    );
r_Alarm_Next_State1_carry_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^di\(2),
      I1 => r_Alarm_Next_State1_carry_i_68_n_0,
      I2 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_69_n_0
    );
r_Alarm_Next_State1_carry_i_692: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_958_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_692_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_692_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_692_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_692_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_959_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_960_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_961_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_962_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_14\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_963_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_964_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_965_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_966_n_0
    );
r_Alarm_Next_State1_carry_i_693: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => r_Alarm_Next_State1_carry_i_967_n_4,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => r_Alarm_Next_State1_carry_i_967_n_5,
      O => r_Alarm_Next_State1_carry_i_693_n_0
    );
r_Alarm_Next_State1_carry_i_694: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => r_Alarm_Next_State1_carry_i_967_n_5,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => r_Alarm_Next_State1_carry_i_967_n_6,
      O => r_Alarm_Next_State1_carry_i_694_n_0
    );
r_Alarm_Next_State1_carry_i_695: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => r_Alarm_Next_State1_carry_i_967_n_6,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => r_Alarm_Next_State1_carry_i_968_n_5,
      I5 => r_Alarm_Next_State1_carry_i_967_n_7,
      O => r_Alarm_Next_State1_carry_i_695_n_0
    );
r_Alarm_Next_State1_carry_i_696: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_968_n_6,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_969_n_4,
      I3 => \^axi_rdata_reg[20]\(0),
      I4 => r_Alarm_Next_State1_carry_i_968_n_5,
      I5 => r_Alarm_Next_State1_carry_i_967_n_7,
      O => r_Alarm_Next_State1_carry_i_696_n_0
    );
r_Alarm_Next_State1_carry_i_697: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_693_n_0,
      I1 => r_Alarm_Next_State1_carry_i_967_n_4,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => \^axi_rdata_reg[22]\(0),
      I5 => r_Alarm_Next_State1_carry_i_970_n_7,
      O => r_Alarm_Next_State1_carry_i_697_n_0
    );
r_Alarm_Next_State1_carry_i_698: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_694_n_0,
      I1 => r_Alarm_Next_State1_carry_i_967_n_5,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => \^axi_rdata_reg[20]\(3),
      I5 => r_Alarm_Next_State1_carry_i_967_n_4,
      O => r_Alarm_Next_State1_carry_i_698_n_0
    );
r_Alarm_Next_State1_carry_i_699: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_695_n_0,
      I1 => r_Alarm_Next_State1_carry_i_967_n_6,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => \^axi_rdata_reg[20]\(2),
      I5 => r_Alarm_Next_State1_carry_i_967_n_5,
      O => r_Alarm_Next_State1_carry_i_699_n_0
    );
r_Alarm_Next_State1_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_29_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_7_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_7_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_7_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_7_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_30_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_31_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_32_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_33_n_0,
      O(3 downto 1) => \^o\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_7_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_34_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_35_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_36_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_37_n_0
    );
r_Alarm_Next_State1_carry_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396963C"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_152_n_0,
      I3 => \^di\(3),
      I4 => r_Alarm_Next_State1_carry_i_68_n_0,
      O => r_Alarm_Next_State1_carry_i_70_n_0
    );
r_Alarm_Next_State1_carry_i_700: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_696_n_0,
      I1 => r_Alarm_Next_State1_carry_i_968_n_5,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_967_n_7,
      I4 => \^axi_rdata_reg[20]\(1),
      I5 => r_Alarm_Next_State1_carry_i_971_n_0,
      O => r_Alarm_Next_State1_carry_i_700_n_0
    );
r_Alarm_Next_State1_carry_i_701: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => r_Alarm_Next_State1_carry_i_970_n_6,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => r_Alarm_Next_State1_carry_i_970_n_7,
      O => r_Alarm_Next_State1_carry_i_701_n_0
    );
r_Alarm_Next_State1_carry_i_702: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => r_Alarm_Next_State1_carry_i_970_n_7,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => r_Alarm_Next_State1_carry_i_967_n_4,
      O => r_Alarm_Next_State1_carry_i_702_n_0
    );
r_Alarm_Next_State1_carry_i_703: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0113377F"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_970_n_6,
      I1 => \^axi_rdata_reg[23]\(0),
      I2 => r_Alarm_Next_State1_carry_i_968_n_0,
      I3 => r_Alarm_Next_State1_carry_i_755_n_0,
      I4 => r_Alarm_Next_State1_carry_i_970_n_1,
      O => r_Alarm_Next_State1_carry_i_703_n_0
    );
r_Alarm_Next_State1_carry_i_704: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_701_n_0,
      I1 => r_Alarm_Next_State1_carry_i_970_n_6,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => \^axi_rdata_reg[23]\(0),
      I5 => r_Alarm_Next_State1_carry_i_970_n_1,
      O => r_Alarm_Next_State1_carry_i_704_n_0
    );
r_Alarm_Next_State1_carry_i_705: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_702_n_0,
      I1 => r_Alarm_Next_State1_carry_i_970_n_7,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_968_n_0,
      I4 => \^axi_rdata_reg[22]\(1),
      I5 => r_Alarm_Next_State1_carry_i_970_n_6,
      O => r_Alarm_Next_State1_carry_i_705_n_0
    );
r_Alarm_Next_State1_carry_i_706: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_972_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_706_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_706_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_706_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_706_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_973_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_974_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_975_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_976_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_706_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_977_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_978_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_979_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_980_n_0
    );
r_Alarm_Next_State1_carry_i_707: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(3),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_707_n_0
    );
r_Alarm_Next_State1_carry_i_708: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(2),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_708_n_0
    );
r_Alarm_Next_State1_carry_i_709: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(1),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_709_n_0
    );
r_Alarm_Next_State1_carry_i_710: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(0),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_710_n_0
    );
r_Alarm_Next_State1_carry_i_711: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \r_Count_reg[16]_2\(3),
      I2 => \r_Count_reg[20]_3\(0),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_711_n_0
    );
r_Alarm_Next_State1_carry_i_712: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \r_Count_reg[16]_2\(2),
      I2 => \r_Count_reg[16]_2\(3),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_712_n_0
    );
r_Alarm_Next_State1_carry_i_713: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Count_reg[16]_2\(1),
      I2 => \r_Count_reg[16]_2\(2),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_713_n_0
    );
r_Alarm_Next_State1_carry_i_714: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Count_reg[16]_2\(0),
      I2 => \r_Count_reg[16]_2\(1),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_714_n_0
    );
r_Alarm_Next_State1_carry_i_715: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_981_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_715_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_715_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_715_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_715_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[1]_1\(3 downto 0),
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_715_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \r_Count_reg[3]_10\(3 downto 0)
    );
r_Alarm_Next_State1_carry_i_716: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_726_n_6,
      I1 => r_Alarm_Next_State1_carry_i_730_n_4,
      I2 => r_Alarm_Next_State1_carry_i_729_n_4,
      I3 => r_Alarm_Next_State1_carry_i_728_n_0,
      I4 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_716_n_0
    );
r_Alarm_Next_State1_carry_i_717: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_729_n_4,
      I1 => r_Alarm_Next_State1_carry_i_730_n_4,
      I2 => r_Alarm_Next_State1_carry_i_726_n_6,
      I3 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_717_n_0
    );
r_Alarm_Next_State1_carry_i_720: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_728_n_0,
      I2 => \^axi_rdata_reg[0]\(0),
      I3 => r_Alarm_Next_State1_carry_i_726_n_6,
      I4 => r_Alarm_Next_State1_carry_i_730_n_4,
      I5 => r_Alarm_Next_State1_carry_i_729_n_4,
      O => r_Alarm_Next_State1_carry_i_720_n_0
    );
r_Alarm_Next_State1_carry_i_721: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_717_n_0,
      I1 => r_Alarm_Next_State1_carry_i_726_n_7,
      I2 => r_Alarm_Next_State1_carry_i_730_n_5,
      I3 => r_Alarm_Next_State1_carry_i_729_n_5,
      O => r_Alarm_Next_State1_carry_i_721_n_0
    );
r_Alarm_Next_State1_carry_i_722: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_7\(1),
      I1 => r_Alarm_Next_State1_carry_i_729_n_5,
      I2 => r_Alarm_Next_State1_carry_i_730_n_5,
      I3 => r_Alarm_Next_State1_carry_i_726_n_7,
      O => r_Alarm_Next_State1_carry_i_722_n_0
    );
r_Alarm_Next_State1_carry_i_724: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_426_n_6,
      I1 => r_Alarm_Next_State1_carry_i_430_n_4,
      I2 => r_Alarm_Next_State1_carry_i_429_n_4,
      O => r_Alarm_Next_State1_carry_i_724_n_0
    );
r_Alarm_Next_State1_carry_i_725: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_426_n_7,
      I1 => r_Alarm_Next_State1_carry_i_430_n_5,
      I2 => r_Alarm_Next_State1_carry_i_429_n_5,
      O => r_Alarm_Next_State1_carry_i_725_n_0
    );
r_Alarm_Next_State1_carry_i_726: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_990_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_726_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_726_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_726_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_726_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_473_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_474_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_475_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_476_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_726_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_726_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_726_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_726_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_991_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_992_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_993_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_994_n_0
    );
r_Alarm_Next_State1_carry_i_727: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_726_n_4,
      I1 => r_Alarm_Next_State1_carry_i_430_n_6,
      I2 => r_Alarm_Next_State1_carry_i_429_n_6,
      O => r_Alarm_Next_State1_carry_i_727_n_0
    );
r_Alarm_Next_State1_carry_i_728: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_726_n_5,
      I1 => r_Alarm_Next_State1_carry_i_430_n_7,
      I2 => r_Alarm_Next_State1_carry_i_429_n_7,
      O => r_Alarm_Next_State1_carry_i_728_n_0
    );
r_Alarm_Next_State1_carry_i_729: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_995_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_729_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_729_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_729_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_729_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_482_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_996_n_0,
      DI(1 downto 0) => \^di\(2 downto 1),
      O(3) => r_Alarm_Next_State1_carry_i_729_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_729_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[2]_12\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_997_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_998_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_999_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1000_n_0
    );
r_Alarm_Next_State1_carry_i_730: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1001_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_730_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_730_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_730_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_730_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[12]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_730_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_730_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[2]_8\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1002_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1003_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1004_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1005_n_0
    );
r_Alarm_Next_State1_carry_i_731: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => r_Alarm_Next_State1_carry_i_253_n_0,
      O => r_Alarm_Next_State1_carry_i_731_n_0
    );
r_Alarm_Next_State1_carry_i_732: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => r_Alarm_Next_State1_carry_i_254_n_0,
      O => r_Alarm_Next_State1_carry_i_732_n_0
    );
r_Alarm_Next_State1_carry_i_733: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => r_Alarm_Next_State1_carry_i_255_n_0,
      O => r_Alarm_Next_State1_carry_i_733_n_0
    );
r_Alarm_Next_State1_carry_i_734: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[8]\(2),
      I3 => r_Alarm_Next_State1_carry_i_256_n_0,
      O => r_Alarm_Next_State1_carry_i_734_n_0
    );
r_Alarm_Next_State1_carry_i_735: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_735_n_0
    );
r_Alarm_Next_State1_carry_i_736: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_736_n_0
    );
r_Alarm_Next_State1_carry_i_737: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_737_n_0
    );
r_Alarm_Next_State1_carry_i_738: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_738_n_0
    );
r_Alarm_Next_State1_carry_i_739: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => r_Alarm_Next_State1_carry_i_265_n_0,
      O => r_Alarm_Next_State1_carry_i_739_n_0
    );
r_Alarm_Next_State1_carry_i_740: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => r_Alarm_Next_State1_carry_i_266_n_0,
      O => r_Alarm_Next_State1_carry_i_740_n_0
    );
r_Alarm_Next_State1_carry_i_741: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => r_Alarm_Next_State1_carry_i_267_n_0,
      O => r_Alarm_Next_State1_carry_i_741_n_0
    );
r_Alarm_Next_State1_carry_i_742: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => r_Alarm_Next_State1_carry_i_268_n_0,
      O => r_Alarm_Next_State1_carry_i_742_n_0
    );
r_Alarm_Next_State1_carry_i_743: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => r_Alarm_Next_State1_carry_i_273_n_0,
      O => r_Alarm_Next_State1_carry_i_743_n_0
    );
r_Alarm_Next_State1_carry_i_744: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => r_Alarm_Next_State1_carry_i_274_n_0,
      O => r_Alarm_Next_State1_carry_i_744_n_0
    );
r_Alarm_Next_State1_carry_i_745: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => r_Alarm_Next_State1_carry_i_275_n_0,
      O => r_Alarm_Next_State1_carry_i_745_n_0
    );
r_Alarm_Next_State1_carry_i_746: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => r_Alarm_Next_State1_carry_i_276_n_0,
      O => r_Alarm_Next_State1_carry_i_746_n_0
    );
r_Alarm_Next_State1_carry_i_747: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[8]\(1),
      I3 => r_Alarm_Next_State1_carry_i_281_n_0,
      O => r_Alarm_Next_State1_carry_i_747_n_0
    );
r_Alarm_Next_State1_carry_i_748: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[8]\(0),
      I3 => r_Alarm_Next_State1_carry_i_282_n_0,
      O => r_Alarm_Next_State1_carry_i_748_n_0
    );
r_Alarm_Next_State1_carry_i_749: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^di\(3),
      I3 => r_Alarm_Next_State1_carry_i_283_n_0,
      O => r_Alarm_Next_State1_carry_i_749_n_0
    );
r_Alarm_Next_State1_carry_i_750: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^di\(2),
      I3 => r_Alarm_Next_State1_carry_i_284_n_0,
      O => r_Alarm_Next_State1_carry_i_750_n_0
    );
r_Alarm_Next_State1_carry_i_751: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_751_n_0
    );
r_Alarm_Next_State1_carry_i_752: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_752_n_0
    );
r_Alarm_Next_State1_carry_i_753: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_753_n_0
    );
r_Alarm_Next_State1_carry_i_754: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_754_n_0
    );
r_Alarm_Next_State1_carry_i_755: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_422_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_755_n_0,
      CO(2) => NLW_r_Alarm_Next_State1_carry_i_755_CO_UNCONNECTED(2),
      CO(1) => r_Alarm_Next_State1_carry_i_755_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_755_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1 downto 0) => \^axi_rdata_reg[22]\(1 downto 0),
      O(3) => NLW_r_Alarm_Next_State1_carry_i_755_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_755_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_755_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_755_n_7,
      S(3) => '1',
      S(2) => r_Alarm_Next_State1_carry_i_1006_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1007_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1008_n_0
    );
r_Alarm_Next_State1_carry_i_756: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_421_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_756_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_756_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_756_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_756_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_496_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_497_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_498_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_499_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_756_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_756_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_756_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_756_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1009_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1010_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1011_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1012_n_0
    );
r_Alarm_Next_State1_carry_i_757: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_757_n_0
    );
r_Alarm_Next_State1_carry_i_758: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_758_n_0
    );
r_Alarm_Next_State1_carry_i_759: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_759_n_0
    );
r_Alarm_Next_State1_carry_i_760: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_760_n_0
    );
r_Alarm_Next_State1_carry_i_761: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[23]\(0),
      I3 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_761_n_0
    );
r_Alarm_Next_State1_carry_i_762: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[22]\(1),
      I4 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_762_n_0
    );
r_Alarm_Next_State1_carry_i_763: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_759_n_0,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_763_n_0
    );
r_Alarm_Next_State1_carry_i_764: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_760_n_0,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_764_n_0
    );
r_Alarm_Next_State1_carry_i_765: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_294_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_765_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_765_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_765_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_765_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1013_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1014_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1015_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1016_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_765_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_765_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_765_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_765_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1017_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1018_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1019_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1020_n_0
    );
r_Alarm_Next_State1_carry_i_766: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1021_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_766_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_766_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_766_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_766_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1022_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1023_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1024_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1025_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_766_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1026_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1027_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1028_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1029_n_0
    );
r_Alarm_Next_State1_carry_i_767: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(3),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_767_n_0
    );
r_Alarm_Next_State1_carry_i_768: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(2),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_768_n_0
    );
r_Alarm_Next_State1_carry_i_769: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(1),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_769_n_0
    );
r_Alarm_Next_State1_carry_i_770: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(0),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_770_n_0
    );
r_Alarm_Next_State1_carry_i_771: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \r_Count_reg[12]_0\(3),
      I2 => \r_Count_reg[16]_0\(0),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_771_n_0
    );
r_Alarm_Next_State1_carry_i_772: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \r_Count_reg[12]_0\(2),
      I2 => \r_Count_reg[12]_0\(3),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_772_n_0
    );
r_Alarm_Next_State1_carry_i_773: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \r_Count_reg[12]_0\(1),
      I2 => \r_Count_reg[12]_0\(2),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_773_n_0
    );
r_Alarm_Next_State1_carry_i_774: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \r_Count_reg[12]_0\(0),
      I2 => \r_Count_reg[12]_0\(1),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_774_n_0
    );
r_Alarm_Next_State1_carry_i_784: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_503_n_0\,
      I1 => r_Alarm_Next_State1_carry_i_293_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_504_n_6\,
      O => r_Alarm_Next_State1_carry_i_784_n_0
    );
r_Alarm_Next_State1_carry_i_786: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_2\(0),
      I1 => \^r_bcd_num_sel_reg[0]_3\(0),
      O => r_Alarm_Next_State1_carry_i_786_n_0
    );
r_Alarm_Next_State1_carry_i_787: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_806_n_6,
      O => r_Alarm_Next_State1_carry_i_787_n_0
    );
r_Alarm_Next_State1_carry_i_788: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_806_n_7,
      I1 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_788_n_0
    );
r_Alarm_Next_State1_carry_i_789: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_488_n_7,
      I2 => r_Alarm_Next_State1_carry_i_793_n_5,
      I3 => \r_Count_reg[4]_0\(0),
      O => r_Alarm_Next_State1_carry_i_789_n_0
    );
r_Alarm_Next_State1_carry_i_79: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_196_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_79_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_79_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_79_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_197_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_198_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_79_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => r_Alarm_Next_State1_carry_i_199_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_200_n_0
    );
r_Alarm_Next_State1_carry_i_791: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_806_n_6,
      I1 => \^di\(0),
      I2 => \^r_bcd_num_sel_reg[0]_3\(0),
      I3 => \^r_bcd_num_sel_reg[0]_2\(0),
      O => r_Alarm_Next_State1_carry_i_791_n_0
    );
r_Alarm_Next_State1_carry_i_792: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_806_n_7,
      I2 => r_Alarm_Next_State1_carry_i_806_n_6,
      I3 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_792_n_0
    );
r_Alarm_Next_State1_carry_i_793: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_793_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_793_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_793_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_793_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1037_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1038_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1039_n_0,
      DI(0) => '0',
      O(3) => \^r_bcd_num_sel_reg[0]_2\(2),
      O(2) => r_Alarm_Next_State1_carry_i_793_n_5,
      O(1 downto 0) => \^r_bcd_num_sel_reg[0]_2\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1040_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1041_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1042_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1043_n_0
    );
r_Alarm_Next_State1_carry_i_794: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_794_n_0
    );
r_Alarm_Next_State1_carry_i_795: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_795_n_0
    );
r_Alarm_Next_State1_carry_i_796: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_796_n_0
    );
r_Alarm_Next_State1_carry_i_797: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^di\(0),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_797_n_0
    );
r_Alarm_Next_State1_carry_i_798: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_794_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_798_n_0
    );
r_Alarm_Next_State1_carry_i_799: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_795_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_799_n_0
    );
r_Alarm_Next_State1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEDB26CAAC9B2482"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_38_n_0,
      I1 => r_Alarm_Next_State1_carry_i_39_n_0,
      I2 => w_Seconds(2),
      I3 => w_Seconds(3),
      I4 => r_Alarm_Next_State1_carry_i_42_n_0,
      I5 => \^r_bcd_num_sel_reg[0]\,
      O => \^r_alarm_state_reg_0\(5)
    );
r_Alarm_Next_State1_carry_i_80: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_201_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_80_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_80_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_80_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_80_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_202_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_203_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_204_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_205_n_0,
      O(3 downto 1) => \^r_bcd_num_sel_reg[3]_0\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_80_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_206_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_207_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_208_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_209_n_0
    );
r_Alarm_Next_State1_carry_i_800: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_796_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => \^axi_rdata_reg[8]\(2),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_800_n_0
    );
r_Alarm_Next_State1_carry_i_801: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_797_n_0,
      I1 => \^di\(3),
      I2 => \^axi_rdata_reg[8]\(1),
      I3 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_801_n_0
    );
r_Alarm_Next_State1_carry_i_802: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_802_n_0
    );
r_Alarm_Next_State1_carry_i_803: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_803_n_0
    );
r_Alarm_Next_State1_carry_i_804: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_804_n_0
    );
r_Alarm_Next_State1_carry_i_805: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_805_n_0
    );
r_Alarm_Next_State1_carry_i_806: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1044_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_806_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_806_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_806_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_806_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 2) => \^r_bcd_num_sel_reg[0]_3\(1 downto 0),
      O(1) => r_Alarm_Next_State1_carry_i_806_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_806_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1045_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1046_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1047_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1048_n_0
    );
r_Alarm_Next_State1_carry_i_807: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_807_n_0
    );
r_Alarm_Next_State1_carry_i_808: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_808_n_0
    );
r_Alarm_Next_State1_carry_i_809: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_809_n_0
    );
r_Alarm_Next_State1_carry_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13A42EC012EC4F91"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_69_n_0,
      I2 => r_Alarm_Next_State1_carry_i_70_n_0,
      I3 => \^di\(1),
      I4 => \^r_bcd_num_sel_reg[2]_2\,
      I5 => \^di\(2),
      O => w_Time(2)
    );
r_Alarm_Next_State1_carry_i_810: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_810_n_0
    );
r_Alarm_Next_State1_carry_i_811: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4DBF24FD20D4B24"
    )
        port map (
      I0 => w_Seconds(14),
      I1 => w_Seconds(16),
      I2 => w_Seconds(15),
      I3 => w_Seconds(13),
      I4 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      O => r_Alarm_Next_State1_carry_i_811_n_0
    );
r_Alarm_Next_State1_carry_i_812: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0380E8FEFE3F0380"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I2 => w_Seconds(16),
      I3 => w_Seconds(14),
      I4 => w_Seconds(15),
      I5 => w_Seconds(13),
      O => r_Alarm_Next_State1_carry_i_812_n_0
    );
r_Alarm_Next_State1_carry_i_813: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D6B96B99294694"
    )
        port map (
      I0 => w_Seconds(14),
      I1 => w_Seconds(16),
      I2 => w_Seconds(15),
      I3 => w_Seconds(13),
      I4 => \r_Alarm_Next_State1_carry__0_i_321_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_322_n_0\,
      O => r_Alarm_Next_State1_carry_i_813_n_0
    );
r_Alarm_Next_State1_carry_i_83: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_7_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_83_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_83_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_83_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_83_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_210_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_211_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_212_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_213_n_0,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_2\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_214_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_215_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_216_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_217_n_0
    );
r_Alarm_Next_State1_carry_i_84: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_218_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_84_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_84_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_84_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_84_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_219_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_220_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_221_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_222_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_84_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_223_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_224_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_225_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_226_n_0
    );
r_Alarm_Next_State1_carry_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(1),
      I1 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_85_n_0
    );
r_Alarm_Next_State1_carry_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(0),
      I1 => \^axi_rdata_reg[22]\(0),
      O => r_Alarm_Next_State1_carry_i_86_n_0
    );
r_Alarm_Next_State1_carry_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \r_Count_reg[20]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => \^axi_rdata_reg[23]\(0),
      O => r_Alarm_Next_State1_carry_i_87_n_0
    );
r_Alarm_Next_State1_carry_i_877: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30003C4D4DC3FFF3"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1102_n_0,
      I3 => \^axi_rdata_reg[12]\(3),
      I4 => r_Alarm_Next_State1_carry_i_883_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1103_n_0,
      O => r_Alarm_Next_State1_carry_i_877_n_0
    );
r_Alarm_Next_State1_carry_i_878: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => r_Alarm_Next_State1_carry_i_883_n_0,
      I2 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_878_n_0
    );
r_Alarm_Next_State1_carry_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \r_Count_reg[20]_1\(0),
      I2 => \r_Count_reg[20]_1\(1),
      I3 => \^axi_rdata_reg[22]\(1),
      O => r_Alarm_Next_State1_carry_i_88_n_0
    );
r_Alarm_Next_State1_carry_i_882: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33381CCCCCC7E333"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1107_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1108_n_0,
      I4 => r_Alarm_Next_State1_carry_i_1109_n_0,
      I5 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_882_n_0
    );
r_Alarm_Next_State1_carry_i_883: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB650B2F592409"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1107_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1108_n_0,
      I4 => r_Alarm_Next_State1_carry_i_1109_n_0,
      I5 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_883_n_0
    );
r_Alarm_Next_State1_carry_i_884: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963C923693B6C396"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1108_n_0,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1107_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1109_n_0,
      O => r_Alarm_Next_State1_carry_i_884_n_0
    );
r_Alarm_Next_State1_carry_i_95: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_237_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_95_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_95_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_95_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_95_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_238_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_239_n_0,
      DI(1 downto 0) => \r_Count_reg[3]_6\(1 downto 0),
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_95_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_242_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_243_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_244_n_0,
      S(0) => \r_Count_reg[3]_9\(0)
    );
r_Alarm_Next_State1_carry_i_958: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_80_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_958_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_958_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_958_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_958_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1186_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1187_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1188_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1189_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_13\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1190_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1191_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1192_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1193_n_0
    );
r_Alarm_Next_State1_carry_i_959: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_968_n_7,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_969_n_5,
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => r_Alarm_Next_State1_carry_i_968_n_6,
      I5 => r_Alarm_Next_State1_carry_i_969_n_4,
      O => r_Alarm_Next_State1_carry_i_959_n_0
    );
r_Alarm_Next_State1_carry_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_246_n_0,
      I1 => \^di\(3),
      I2 => r_Alarm_Next_State1_carry_i_112_n_5,
      I3 => r_Alarm_Next_State1_carry_i_113_n_5,
      I4 => r_Alarm_Next_State1_carry_i_109_n_7,
      O => r_Alarm_Next_State1_carry_i_96_n_0
    );
r_Alarm_Next_State1_carry_i_960: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1194_n_4,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_969_n_6,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => r_Alarm_Next_State1_carry_i_968_n_7,
      I5 => r_Alarm_Next_State1_carry_i_969_n_5,
      O => r_Alarm_Next_State1_carry_i_960_n_0
    );
r_Alarm_Next_State1_carry_i_961: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1194_n_5,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_969_n_7,
      I3 => \^axi_rdata_reg[16]\(1),
      I4 => r_Alarm_Next_State1_carry_i_1194_n_4,
      I5 => r_Alarm_Next_State1_carry_i_969_n_6,
      O => r_Alarm_Next_State1_carry_i_961_n_0
    );
r_Alarm_Next_State1_carry_i_962: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1194_n_6,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_756_n_4,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1194_n_5,
      I5 => r_Alarm_Next_State1_carry_i_969_n_7,
      O => r_Alarm_Next_State1_carry_i_962_n_0
    );
r_Alarm_Next_State1_carry_i_963: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_959_n_0,
      I1 => r_Alarm_Next_State1_carry_i_968_n_6,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_969_n_4,
      I4 => \^axi_rdata_reg[20]\(0),
      I5 => r_Alarm_Next_State1_carry_i_1195_n_0,
      O => r_Alarm_Next_State1_carry_i_963_n_0
    );
r_Alarm_Next_State1_carry_i_964: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_960_n_0,
      I1 => r_Alarm_Next_State1_carry_i_968_n_7,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_969_n_5,
      I4 => \^axi_rdata_reg[16]\(3),
      I5 => r_Alarm_Next_State1_carry_i_1196_n_0,
      O => r_Alarm_Next_State1_carry_i_964_n_0
    );
r_Alarm_Next_State1_carry_i_965: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_961_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1194_n_4,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_969_n_6,
      I4 => \^axi_rdata_reg[16]\(2),
      I5 => r_Alarm_Next_State1_carry_i_1197_n_0,
      O => r_Alarm_Next_State1_carry_i_965_n_0
    );
r_Alarm_Next_State1_carry_i_966: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_962_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1194_n_5,
      I2 => r_Alarm_Next_State1_carry_i_755_n_0,
      I3 => r_Alarm_Next_State1_carry_i_969_n_7,
      I4 => \^axi_rdata_reg[16]\(1),
      I5 => r_Alarm_Next_State1_carry_i_1198_n_0,
      O => r_Alarm_Next_State1_carry_i_966_n_0
    );
r_Alarm_Next_State1_carry_i_967: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_969_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_967_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_967_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_967_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_967_n_3,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[22]\(0),
      DI(2) => r_Alarm_Next_State1_carry_i_1199_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1200_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1201_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_967_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_967_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_967_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_967_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1202_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1203_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1204_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1205_n_0
    );
r_Alarm_Next_State1_carry_i_968: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1194_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_968_n_0,
      CO(2) => NLW_r_Alarm_Next_State1_carry_i_968_CO_UNCONNECTED(2),
      CO(1) => r_Alarm_Next_State1_carry_i_968_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_968_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[23]\(0),
      DI(1) => \^axi_rdata_reg[22]\(1),
      DI(0) => r_Alarm_Next_State1_carry_i_1206_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_968_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_968_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_968_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_968_n_7,
      S(3) => '1',
      S(2) => r_Alarm_Next_State1_carry_i_1207_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1208_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1209_n_0
    );
r_Alarm_Next_State1_carry_i_969: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_756_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_969_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_969_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_969_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_969_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1013_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1014_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1015_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1016_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_969_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_969_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_969_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_969_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1210_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1211_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1212_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1213_n_0
    );
r_Alarm_Next_State1_carry_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_247_n_0,
      I1 => \^di\(2),
      I2 => r_Alarm_Next_State1_carry_i_112_n_6,
      I3 => r_Alarm_Next_State1_carry_i_113_n_6,
      I4 => r_Alarm_Next_State1_carry_i_248_n_4,
      O => r_Alarm_Next_State1_carry_i_97_n_0
    );
r_Alarm_Next_State1_carry_i_970: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_967_n_0,
      CO(3) => NLW_r_Alarm_Next_State1_carry_i_970_CO_UNCONNECTED(3),
      CO(2) => r_Alarm_Next_State1_carry_i_970_n_1,
      CO(1) => NLW_r_Alarm_Next_State1_carry_i_970_CO_UNCONNECTED(1),
      CO(0) => r_Alarm_Next_State1_carry_i_970_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^axi_rdata_reg[23]\(0),
      DI(0) => \^axi_rdata_reg[22]\(1),
      O(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_970_O_UNCONNECTED(3 downto 2),
      O(1) => r_Alarm_Next_State1_carry_i_970_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_970_n_7,
      S(3 downto 2) => B"01",
      S(1) => r_Alarm_Next_State1_carry_i_1214_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1215_n_0
    );
r_Alarm_Next_State1_carry_i_971: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_968_n_0,
      I1 => r_Alarm_Next_State1_carry_i_755_n_0,
      I2 => r_Alarm_Next_State1_carry_i_967_n_6,
      O => r_Alarm_Next_State1_carry_i_971_n_0
    );
r_Alarm_Next_State1_carry_i_972: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1216_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_972_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_972_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_972_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_972_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1217_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1218_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1219_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1220_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_972_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1221_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1222_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1223_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1224_n_0
    );
r_Alarm_Next_State1_carry_i_973: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(3),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_973_n_0
    );
r_Alarm_Next_State1_carry_i_974: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(2),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_974_n_0
    );
r_Alarm_Next_State1_carry_i_975: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(1),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_975_n_0
    );
r_Alarm_Next_State1_carry_i_976: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(0),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_976_n_0
    );
r_Alarm_Next_State1_carry_i_977: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \r_Count_reg[12]_2\(3),
      I2 => \r_Count_reg[16]_2\(0),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_977_n_0
    );
r_Alarm_Next_State1_carry_i_978: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \r_Count_reg[12]_2\(2),
      I2 => \r_Count_reg[12]_2\(3),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_978_n_0
    );
r_Alarm_Next_State1_carry_i_979: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \r_Count_reg[12]_2\(1),
      I2 => \r_Count_reg[12]_2\(2),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_979_n_0
    );
r_Alarm_Next_State1_carry_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_112_n_7,
      I1 => r_Alarm_Next_State1_carry_i_113_n_7,
      I2 => r_Alarm_Next_State1_carry_i_248_n_5,
      I3 => \^di\(1),
      I4 => r_Alarm_Next_State1_carry_i_249_n_0,
      O => r_Alarm_Next_State1_carry_i_98_n_0
    );
r_Alarm_Next_State1_carry_i_980: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \r_Count_reg[12]_2\(0),
      I2 => \r_Count_reg[12]_2\(1),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_980_n_0
    );
r_Alarm_Next_State1_carry_i_981: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_981_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_981_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_981_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_981_n_3,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_1\(0),
      DI(2) => r_Alarm_Next_State1_carry_i_1226_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1227_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1228_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_981_O_UNCONNECTED(3 downto 0),
      S(3) => \r_Count_reg[0]_0\(0),
      S(2) => r_Alarm_Next_State1_carry_i_1230_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1231_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1232_n_0
    );
r_Alarm_Next_State1_carry_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_250_n_0,
      I2 => r_Alarm_Next_State1_carry_i_251_n_4,
      I3 => r_Alarm_Next_State1_carry_i_252_n_4,
      I4 => r_Alarm_Next_State1_carry_i_248_n_6,
      O => r_Alarm_Next_State1_carry_i_99_n_0
    );
r_Alarm_Next_State1_carry_i_990: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1233_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_990_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_990_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_990_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_990_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_794_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_795_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_796_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_797_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_10\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1234_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1235_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1236_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1237_n_0
    );
r_Alarm_Next_State1_carry_i_991: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => r_Alarm_Next_State1_carry_i_473_n_0,
      O => r_Alarm_Next_State1_carry_i_991_n_0
    );
r_Alarm_Next_State1_carry_i_992: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => r_Alarm_Next_State1_carry_i_474_n_0,
      O => r_Alarm_Next_State1_carry_i_992_n_0
    );
r_Alarm_Next_State1_carry_i_993: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => r_Alarm_Next_State1_carry_i_475_n_0,
      O => r_Alarm_Next_State1_carry_i_993_n_0
    );
r_Alarm_Next_State1_carry_i_994: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => r_Alarm_Next_State1_carry_i_476_n_0,
      O => r_Alarm_Next_State1_carry_i_994_n_0
    );
r_Alarm_Next_State1_carry_i_995: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_995_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_995_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_995_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_995_n_3,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2) => \^axi_rdata_reg[0]\(0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \r_BCD_Num_Sel_reg[2]_11\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_995_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_1238_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1239_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1240_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1241_n_0
    );
r_Alarm_Next_State1_carry_i_996: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(3),
      O => r_Alarm_Next_State1_carry_i_996_n_0
    );
r_Alarm_Next_State1_carry_i_997: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^di\(1),
      I3 => r_Alarm_Next_State1_carry_i_482_n_0,
      O => r_Alarm_Next_State1_carry_i_997_n_0
    );
r_Alarm_Next_State1_carry_i_998: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      I4 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_998_n_0
    );
r_Alarm_Next_State1_carry_i_999: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_999_n_0
    );
\r_BCD_Num_Sel[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEAEAEFEFEEFE"
    )
        port map (
      I0 => w_Display_Sel,
      I1 => \r_BCD_Num_Sel[2]_i_22_n_0\,
      I2 => \r_BCD_Num_Sel[2]_i_23_n_0\,
      I3 => \^di\(0),
      I4 => \^di\(1),
      I5 => \^r_bcd_num_sel_reg[2]_3\,
      O => \r_BCD_Num_Sel_reg[0]_9\
    );
\r_BCD_Num_Sel[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFAEFBFFABEFBA"
    )
        port map (
      I0 => w_Display_Sel,
      I1 => \^r_bcd_num_sel_reg[2]_3\,
      I2 => \^di\(1),
      I3 => \^di\(0),
      I4 => \r_BCD_Num_Sel[2]_i_23_n_0\,
      I5 => \r_BCD_Num_Sel[2]_i_22_n_0\,
      O => \r_BCD_Num_Sel_reg[1]_20\
    );
\r_BCD_Num_Sel[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAFFEEBFBAFE"
    )
        port map (
      I0 => w_Display_Sel,
      I1 => \r_BCD_Num_Sel[2]_i_22_n_0\,
      I2 => \r_BCD_Num_Sel[2]_i_23_n_0\,
      I3 => \^di\(1),
      I4 => \^r_bcd_num_sel_reg[2]_3\,
      I5 => \^di\(0),
      O => \r_BCD_Num_Sel_reg[2]_17\
    );
\r_BCD_Num_Sel[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008AAEFF"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_46_n_0\,
      I1 => w_Minutes(2),
      I2 => w_Minutes(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_44_n_0\,
      I5 => \^r_bcd_num_sel_reg[1]_9\,
      O => \r_BCD_Num_Sel_reg[2]_0\
    );
\r_BCD_Num_Sel[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999666999999999"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_37_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_10\(0),
      I2 => w_Minutes(10),
      I3 => \r_Count_reg[23]_7\,
      I4 => \r_Alarm_Next_State1_carry__0_i_94_n_3\,
      I5 => \^r_bcd_num_sel_reg[1]_11\(0),
      O => \r_BCD_Num_Sel_reg[2]_1\
    );
\r_BCD_Num_Sel[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E758E11E8778E518"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      I2 => r_Alarm_Next_State1_carry_i_68_n_0,
      I3 => \^di\(3),
      I4 => r_Alarm_Next_State1_carry_i_160_n_0,
      I5 => r_Alarm_Next_State1_carry_i_159_n_0,
      O => \r_BCD_Num_Sel[2]_i_22_n_0\
    );
\r_BCD_Num_Sel[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A895895A5A91A915"
    )
        port map (
      I0 => \^di\(2),
      I1 => r_Alarm_Next_State1_carry_i_68_n_0,
      I2 => r_Alarm_Next_State1_carry_i_152_n_0,
      I3 => r_Alarm_Next_State1_carry_i_151_n_0,
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => \^di\(3),
      O => \r_BCD_Num_Sel[2]_i_23_n_0\
    );
\r_BCD_Num_Sel[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB9B99993333B3BB"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_0\,
      I1 => r_Alarm_Next_State1_carry_i_39_n_0,
      I2 => w_Seconds(2),
      I3 => w_Seconds(3),
      I4 => r_Alarm_Next_State1_carry_i_38_n_0,
      I5 => r_Alarm_Next_State1_carry_i_42_n_0,
      O => \r_BCD_Num_Sel_reg[2]\
    );
\r_BCD_Num_Sel[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBEEBBE"
    )
        port map (
      I0 => w_Display_Sel,
      I1 => \^r_bcd_num_sel_reg[2]_2\,
      I2 => r_Alarm_Next_State1_carry_i_65_n_0,
      I3 => \^r_bcd_num_sel_reg[2]_4\,
      I4 => \^r_bcd_num_sel_reg[2]_3\,
      O => \r_BCD_Num_Sel_reg[2]_18\
    );
\r_BCD_Num_Sel[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"801A040212C80348"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_38_n_0,
      I1 => r_Alarm_Next_State1_carry_i_39_n_0,
      I2 => w_Seconds(2),
      I3 => w_Seconds(3),
      I4 => r_Alarm_Next_State1_carry_i_42_n_0,
      I5 => \^r_bcd_num_sel_reg[0]\,
      O => \^r_alarm_state_reg_0\(4)
    );
\r_Count[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6333"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \r_Time_State_reg[0]_1\,
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^r_count_reg[3]_0\(0),
      O => \r_Count_reg[11]_1\
    );
\r_Count[11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(0),
      I3 => w_Time_Hours_Inc,
      I4 => w_Time_Minutes_Inc,
      O => \r_Count_reg[11]_0\(1)
    );
\r_Count[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => w_Time_Hours_Inc,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => \^axi_rdata_reg[8]\(1),
      O => \r_Count_reg[11]_0\(0)
    );
\r_Count[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20DF"
    )
        port map (
      I0 => \^r_count_reg[3]_0\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \r_Time_State_reg[0]_1\,
      O => \r_Count_reg[15]_1\
    );
\r_Count[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[3]_0\(0),
      I3 => \r_Time_State_reg[0]_3\,
      O => \r_Count_reg[15]_0\
    );
\r_Count[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC02"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => w_Time_Minutes_Inc,
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[12]\(1),
      O => \r_Count[15]_i_25_n_0\
    );
\r_Count[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2CC2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => w_Time_Minutes_Inc,
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[12]\(0),
      O => \r_Count[15]_i_26_n_0\
    );
\r_Count[15]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000888"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => w_Time_Minutes_Inc,
      I3 => w_Time_Hours_Inc,
      I4 => \^axi_rdata_reg[8]\(2),
      O => \r_Count[15]_i_28_n_0\
    );
\r_Count[15]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696AA969"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => w_Time_Minutes_Inc,
      I3 => w_Time_Hours_Inc,
      I4 => \^axi_rdata_reg[12]\(0),
      O => \r_Count[15]_i_29_n_0\
    );
\r_Count[15]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966999"
    )
        port map (
      I0 => \r_Count[15]_i_26_n_0\,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => w_Time_Hours_Inc,
      I3 => w_Time_Minutes_Inc,
      I4 => \^axi_rdata_reg[12]\(0),
      O => \r_Count[15]_i_30_n_0\
    );
\r_Count[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80077FF8FF880077"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[8]\(2),
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => w_Time_Minutes_Inc,
      O => \r_Count[15]_i_32_n_0\
    );
\r_Count[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Time_State_reg[0]_3\,
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^r_count_reg[3]_0\(0),
      O => \^r_count_reg[19]_0\
    );
\r_Count[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Time_State_reg[0]_4\,
      I2 => \^axi_rdata_reg[16]\(1),
      O => \r_Count[19]_i_21_n_0\
    );
\r_Count[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A54"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => w_Time_Minutes_Inc,
      I3 => w_Time_Hours_Inc,
      O => \r_Count[19]_i_22_n_0\
    );
\r_Count[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B802"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => w_Time_Minutes_Inc,
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[12]\(3),
      O => \r_Count[19]_i_23_n_0\
    );
\r_Count[19]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A54"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => w_Time_Minutes_Inc,
      I3 => w_Time_Hours_Inc,
      O => \r_Count[19]_i_24_n_0\
    );
\r_Count[19]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"857A7A85"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => w_Time_Minutes_Inc,
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => \r_Count[19]_i_21_n_0\,
      O => \r_Count[19]_i_25_n_0\
    );
\r_Count[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Time_State_reg[0]_4\,
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \r_Count[19]_i_22_n_0\,
      O => \r_Count[19]_i_26_n_0\
    );
\r_Count[19]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696AA9A9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => w_Time_Minutes_Inc,
      I3 => w_Time_Hours_Inc,
      I4 => \^axi_rdata_reg[12]\(2),
      O => \r_Count[19]_i_27_n_0\
    );
\r_Count[19]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966699"
    )
        port map (
      I0 => \r_Count[19]_i_24_n_0\,
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => w_Time_Hours_Inc,
      I3 => w_Time_Minutes_Inc,
      I4 => \^axi_rdata_reg[12]\(2),
      O => \r_Count[19]_i_28_n_0\
    );
\r_Count[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEA2A2A2A2A"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(9),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[3]_0\(0),
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => w_Time_Hours_Dec,
      I5 => \^axi_rdata_reg[20]\(0),
      O => \^r_count_reg[19]_2\(0)
    );
\r_Count[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005545FF450055FF"
    )
        port map (
      I0 => \^r_count_reg[19]_1\,
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => w_Time_Minutes_Dec,
      I3 => w_Time_Hours_Dec,
      I4 => \r_Time_State_reg[0]_2\,
      I5 => \^axi_rdata_reg[16]\(3),
      O => \r_Count[19]_i_4_n_0\
    );
\r_Count[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088EEFAFAEE88"
    )
        port map (
      I0 => \^r_count_reg[19]_0\,
      I1 => \r_Time_State_reg[0]\,
      I2 => \^r_count_reg[23]_0\(7),
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => \^r_count_reg[19]_1\,
      I5 => \r_Time_State_reg[0]_0\,
      O => \r_Count[19]_i_5_n_0\
    );
\r_Count[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A9A959A95"
    )
        port map (
      I0 => \r_Count[19]_i_4_n_0\,
      I1 => \^r_count_reg[23]_0\(9),
      I2 => \^r_count_reg[19]_1\,
      I3 => \^axi_rdata_reg[20]\(0),
      I4 => \^axi_rdata_reg[16]\(3),
      I5 => w_Time_Hours_Dec,
      O => \r_Count[19]_i_8_n_0\
    );
\r_Count[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99656665669A99"
    )
        port map (
      I0 => \r_Count[19]_i_5_n_0\,
      I1 => \^r_count_reg[19]_1\,
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => \r_Time_State_reg[0]_0\,
      I4 => \r_Time_State_reg[0]_2\,
      I5 => \r_Count_reg[16]_3\,
      O => \r_Count[19]_i_9_n_0\
    );
\r_Count[23]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(2),
      O => \r_Count[23]_i_100_n_0\
    );
\r_Count[23]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \r_Count[23]_i_101_n_0\
    );
\r_Count[23]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \r_Count[23]_i_102_n_0\
    );
\r_Count[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => r_Count2(22),
      O => \r_Count[23]_i_14_n_0\
    );
\r_Count[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(21),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^axi_rdata_reg[22]\(0),
      O => \r_Count[23]_i_15_n_0\
    );
\r_Count[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^r_count_reg[3]_0\(0),
      I1 => \r_Count_reg[21]_0\(0),
      O => \^r_count_reg[19]_1\
    );
\r_Count[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(12),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^axi_rdata_reg[20]\(3),
      O => \r_Count[23]_i_17_n_0\
    );
\r_Count[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_count_reg[3]_0\(0),
      I1 => w_Time_Hours_Dec,
      O => \r_Count[23]_i_18_n_0\
    );
\r_Count[23]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Time_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(1),
      O => \r_Count[23]_i_21_n_0\
    );
\r_Count[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      I1 => \^axi_rdata_reg[23]\(0),
      O => \r_Count[23]_i_22_n_0\
    );
\r_Count[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_Count[23]_i_23_n_0\
    );
\r_Count[23]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(0),
      O => \r_Count[23]_i_24__0_n_0\
    );
\r_Count[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Time_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[20]\(3),
      O => \r_Count[23]_i_25_n_0\
    );
\r_Count[23]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Count2(23),
      I1 => r_Count2(22),
      O => \r_Count_reg[11]_2\(1)
    );
\r_Count[23]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Count2(21),
      I1 => \^r_count_reg[23]_0\(12),
      O => \r_Count_reg[11]_2\(0)
    );
\r_Count[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000ACCCCCC"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^r_count_reg[23]_0\(12),
      I2 => \^axi_rdata_reg[22]\(0),
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \^r_count_reg[3]_0\(0),
      I5 => r_Count2(21),
      O => \r_Count[23]_i_3_n_0\
    );
\r_Count[23]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(1),
      O => \r_Count[23]_i_30_n_0\
    );
\r_Count[23]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[23]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_Count[23]_i_31_n_0\
    );
\r_Count[23]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[22]\(0),
      I1 => \^axi_rdata_reg[22]\(1),
      O => \r_Count[23]_i_32_n_0\
    );
\r_Count[23]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^axi_rdata_reg[22]\(0),
      O => \r_Count[23]_i_33_n_0\
    );
\r_Count[23]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4002BFF"
    )
        port map (
      I0 => w_Time_Hours_Dec,
      I1 => w_Time_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => \^axi_rdata_reg[20]\(2),
      I4 => \^axi_rdata_reg[20]\(3),
      O => \r_Count[23]_i_34_n_0\
    );
\r_Count[23]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => w_Time_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(1),
      O => \r_Count[23]_i_35_n_0\
    );
\r_Count[23]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => w_Time_Hours_Inc,
      I2 => \^axi_rdata_reg[16]\(3),
      O => \r_Count[23]_i_36_n_0\
    );
\r_Count[23]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"803A"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => w_Time_Minutes_Inc,
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[16]\(2),
      O => \r_Count[23]_i_38_n_0\
    );
\r_Count[23]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[20]\(2),
      O => \r_Count[23]_i_39_n_0\
    );
\r_Count[23]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count[23]_i_36_n_0\,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[20]\(0),
      O => \r_Count[23]_i_40_n_0\
    );
\r_Count[23]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A696AA9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => w_Time_Hours_Inc,
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => w_Time_Minutes_Inc,
      O => \r_Count[23]_i_41_n_0\
    );
\r_Count[23]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999669"
    )
        port map (
      I0 => \r_Count[23]_i_38_n_0\,
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => w_Time_Hours_Inc,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => w_Time_Minutes_Inc,
      O => \r_Count[23]_i_42_n_0\
    );
\r_Count[23]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EC3E13C"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => w_Time_Hours_Inc,
      I4 => w_Time_Hours_Dec,
      O => \r_Count_reg[3]_5\(0)
    );
\r_Count[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2222DDDDD222DD"
    )
        port map (
      I0 => \r_Count[23]_i_14_n_0\,
      I1 => \r_Count[23]_i_15_n_0\,
      I2 => \r_Count_reg[21]_0\(0),
      I3 => r_Count2(23),
      I4 => \^r_count_reg[3]_0\(0),
      I5 => \^axi_rdata_reg[23]\(0),
      O => \r_Count[23]_i_6_n_0\
    );
\r_Count[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F0AAC355C3"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(12),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[22]\(1),
      I3 => \^r_count_reg[19]_1\,
      I4 => r_Count2(22),
      I5 => \r_Count[23]_i_15_n_0\,
      O => \r_Count[23]_i_7_n_0\
    );
\r_Count[23]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"781E"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Time_State_reg[0]_3\,
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \r_Time_State_reg[0]_4\,
      O => \r_Count_reg[3]_3\(0)
    );
\r_Count[23]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A5AAA59AAAAA6"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => w_Time_Hours_Inc,
      I2 => w_Time_Minutes_Inc,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => \r_Time_State_reg[0]_3\,
      I5 => \^axi_rdata_reg[12]\(3),
      O => \r_Count_reg[3]_2\(0)
    );
\r_Count[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC09F90CAC59A95"
    )
        port map (
      I0 => \r_Count_reg[19]_3\,
      I1 => r_Count2(21),
      I2 => \^r_count_reg[19]_1\,
      I3 => \^axi_rdata_reg[22]\(0),
      I4 => \^r_count_reg[23]_0\(12),
      I5 => \^axi_rdata_reg[20]\(3),
      O => \r_Count[23]_i_8_n_0\
    );
\r_Count[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95999555A9AAA999"
    )
        port map (
      I0 => \r_Count[23]_i_17_n_0\,
      I1 => \r_Count[23]_i_18_n_0\,
      I2 => \^r_count_reg[23]_0\(11),
      I3 => \^r_count_reg[19]_1\,
      I4 => \^axi_rdata_reg[20]\(2),
      I5 => \r_Count_reg[18]_3\,
      O => \r_Count[23]_i_9_n_0\
    );
\r_Count[23]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => w_Time_Minutes_Inc,
      O => \r_Count_reg[3]_4\(0)
    );
\r_Count[23]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_Count[23]_i_99_n_0\
    );
\r_Count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(2),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^di\(1),
      O => \r_Count[3]_i_2_n_0\
    );
\r_Count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(1),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^di\(0),
      O => \r_Count[3]_i_3_n_0\
    );
\r_Count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[3]_0\(0),
      O => \r_Count[3]_i_4_n_0\
    );
\r_Count[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCCCCCA5333333"
    )
        port map (
      I0 => \^di\(1),
      I1 => r_Count2(2),
      I2 => \^di\(2),
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \^r_count_reg[3]_0\(0),
      I5 => r_Count2(3),
      O => \r_Count[3]_i_5_n_0\
    );
\r_Count[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCCCCCA5333333"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Count2(1),
      I2 => \^di\(1),
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \^r_count_reg[3]_0\(0),
      I5 => r_Count2(2),
      O => \r_Count[3]_i_6__0_n_0\
    );
\r_Count[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(1),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^di\(0),
      O => \r_Count[3]_i_7_n_0\
    );
\r_Count[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6000"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => w_Fraction_Seconds_Inc,
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^r_count_reg[3]_0\(0),
      I4 => r_Count2(0),
      O => \r_Count[3]_i_8_n_0\
    );
\r_Count[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(2),
      O => \r_Count[7]_i_11_n_0\
    );
\r_Count[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(1),
      O => \r_Count[7]_i_12_n_0\
    );
\r_Count[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(0),
      O => \r_Count[7]_i_13_n_0\
    );
\r_Count[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => r_Count2(3),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^di\(2),
      O => \^r_count_reg[7]_0\(0)
    );
\r_Count[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \^r_count_reg[7]_0\(0),
      I1 => w_Time_Minutes_Dec,
      I2 => \^r_count_reg[19]_1\,
      I3 => \^di\(3),
      I4 => \r_Count_reg[0]_4\(0),
      I5 => w_Time_Minutes_Inc,
      O => \r_Count_reg[7]_2\(0)
    );
\r_Count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(0),
      Q => \^axi_rdata_reg[0]\(0)
    );
\r_Count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(6),
      Q => \^axi_rdata_reg[12]\(1)
    );
\r_Count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(7),
      Q => \^axi_rdata_reg[12]\(2)
    );
\r_Count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(8),
      Q => \^axi_rdata_reg[12]\(3)
    );
\r_Count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(9),
      Q => \^axi_rdata_reg[16]\(0)
    );
\r_Count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(10),
      Q => \^axi_rdata_reg[16]\(1)
    );
\r_Count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(11),
      Q => \^axi_rdata_reg[16]\(2)
    );
\r_Count_reg[15]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[0]_2\(0),
      CO(3) => \r_Count_reg[15]_i_17_n_0\,
      CO(2) => \r_Count_reg[15]_i_17_n_1\,
      CO(1) => \r_Count_reg[15]_i_17_n_2\,
      CO(0) => \r_Count_reg[15]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_25_n_0\,
      DI(2) => \r_Count[15]_i_26_n_0\,
      DI(1) => \r_Count_reg[7]_3\(0),
      DI(0) => \r_Count[15]_i_28_n_0\,
      O(3 downto 0) => \^r_count_reg[23]_0\(3 downto 0),
      S(3) => \r_Count[15]_i_29_n_0\,
      S(2) => \r_Count[15]_i_30_n_0\,
      S(1) => \r_Count_reg[8]_3\(0),
      S(0) => \r_Count[15]_i_32_n_0\
    );
\r_Count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(16),
      Q => \^axi_rdata_reg[16]\(3)
    );
\r_Count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(17),
      Q => \^axi_rdata_reg[20]\(0)
    );
\r_Count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(18),
      Q => \^axi_rdata_reg[20]\(1)
    );
\r_Count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(19),
      Q => \^axi_rdata_reg[20]\(2)
    );
\r_Count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[14]_0\(0),
      CO(3) => \r_Count_reg[19]_i_1_n_0\,
      CO(2) => \r_Count_reg[19]_i_1_n_1\,
      CO(1) => \r_Count_reg[19]_i_1_n_2\,
      CO(0) => \r_Count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[18]_1\(0),
      DI(2) => \^r_count_reg[19]_2\(0),
      DI(1) => \r_Count[19]_i_4_n_0\,
      DI(0) => \r_Count[19]_i_5_n_0\,
      O(3 downto 0) => r_Count(19 downto 16),
      S(3 downto 2) => \r_Count_reg[18]_2\(1 downto 0),
      S(1) => \r_Count[19]_i_8_n_0\,
      S(0) => \r_Count[19]_i_9_n_0\
    );
\r_Count_reg[19]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_17_n_0\,
      CO(3) => \r_Count_reg[19]_i_16_n_0\,
      CO(2) => \r_Count_reg[19]_i_16_n_1\,
      CO(1) => \r_Count_reg[19]_i_16_n_2\,
      CO(0) => \r_Count_reg[19]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[19]_i_21_n_0\,
      DI(2) => \r_Count[19]_i_22_n_0\,
      DI(1) => \r_Count[19]_i_23_n_0\,
      DI(0) => \r_Count[19]_i_24_n_0\,
      O(3 downto 0) => \^r_count_reg[23]_0\(7 downto 4),
      S(3) => \r_Count[19]_i_25_n_0\,
      S(2) => \r_Count[19]_i_26_n_0\,
      S(1) => \r_Count[19]_i_27_n_0\,
      S(0) => \r_Count[19]_i_28_n_0\
    );
\r_Count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(1),
      Q => \^di\(0)
    );
\r_Count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(20),
      Q => \^axi_rdata_reg[20]\(3)
    );
\r_Count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(21),
      Q => \^axi_rdata_reg[22]\(0)
    );
\r_Count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(22),
      Q => \^axi_rdata_reg[22]\(1)
    );
\r_Count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(23),
      Q => \^axi_rdata_reg[23]\(0)
    );
\r_Count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_1_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[23]_i_1_n_1\,
      CO(1) => \r_Count_reg[23]_i_1_n_2\,
      CO(0) => \r_Count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Count[23]_i_3_n_0\,
      DI(1 downto 0) => \r_Count_reg[20]_5\(1 downto 0),
      O(3 downto 0) => r_Count(23 downto 20),
      S(3) => \r_Count[23]_i_6_n_0\,
      S(2) => \r_Count[23]_i_7_n_0\,
      S(1) => \r_Count[23]_i_8_n_0\,
      S(0) => \r_Count[23]_i_9_n_0\
    );
\r_Count_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_19_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[23]_i_10_n_1\,
      CO(1) => \r_Count_reg[23]_i_10_n_2\,
      CO(0) => \r_Count_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^axi_rdata_reg[22]\(0),
      DI(1) => \^axi_rdata_reg[20]\(3),
      DI(0) => \r_Count[23]_i_21_n_0\,
      O(3 downto 1) => r_Count2(23 downto 21),
      O(0) => \^r_count_reg[23]_0\(12),
      S(3) => \r_Count[23]_i_22_n_0\,
      S(2) => \r_Count[23]_i_23_n_0\,
      S(1) => \r_Count[23]_i_24__0_n_0\,
      S(0) => \r_Count[23]_i_25_n_0\
    );
\r_Count_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[18]_0\(0),
      CO(3) => \^r_count_reg[3]_0\(0),
      CO(2) => \r_Count_reg[23]_i_12_n_1\,
      CO(1) => \r_Count_reg[23]_i_12_n_2\,
      CO(0) => \r_Count_reg[23]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_30_n_0\,
      DI(2 downto 1) => \^axi_rdata_reg[22]\(1 downto 0),
      DI(0) => \^axi_rdata_reg[20]\(3),
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_31_n_0\,
      S(2) => \r_Count[23]_i_32_n_0\,
      S(1) => \r_Count[23]_i_33_n_0\,
      S(0) => \r_Count[23]_i_34_n_0\
    );
\r_Count_reg[23]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[19]_i_16_n_0\,
      CO(3) => \r_Count_reg[23]_i_19_n_0\,
      CO(2) => \r_Count_reg[23]_i_19_n_1\,
      CO(1) => \r_Count_reg[23]_i_19_n_2\,
      CO(0) => \r_Count_reg[23]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_35_n_0\,
      DI(2) => \r_Count[23]_i_36_n_0\,
      DI(1) => \r_Count_reg[15]_2\(0),
      DI(0) => \r_Count[23]_i_38_n_0\,
      O(3 downto 0) => \^r_count_reg[23]_0\(11 downto 8),
      S(3) => \r_Count[23]_i_39_n_0\,
      S(2) => \r_Count[23]_i_40_n_0\,
      S(1) => \r_Count[23]_i_41_n_0\,
      S(0) => \r_Count[23]_i_42_n_0\
    );
\r_Count_reg[23]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[3]_1\(0),
      CO(2) => \r_Count_reg[23]_i_87_n_1\,
      CO(1) => \r_Count_reg[23]_i_87_n_2\,
      CO(0) => \r_Count_reg[23]_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count[23]_i_99_n_0\,
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_87_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count[23]_i_100_n_0\,
      S(2) => \r_Count[23]_i_101_n_0\,
      S(1) => \r_Count[23]_i_102_n_0\,
      S(0) => \r_Count_reg[0]_3\(0)
    );
\r_Count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(2),
      Q => \^di\(1)
    );
\r_Count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => r_Count(3),
      Q => \^di\(2)
    );
\r_Count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_1\(0),
      CO(2) => \r_Count_reg[3]_i_1_n_1\,
      CO(1) => \r_Count_reg[3]_i_1_n_2\,
      CO(0) => \r_Count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[3]_i_2_n_0\,
      DI(2) => \r_Count[3]_i_3_n_0\,
      DI(1) => '1',
      DI(0) => \r_Count[3]_i_4_n_0\,
      O(3 downto 0) => r_Count(3 downto 0),
      S(3) => \r_Count[3]_i_5_n_0\,
      S(2) => \r_Count[3]_i_6__0_n_0\,
      S(1) => \r_Count[3]_i_7_n_0\,
      S(0) => \r_Count[3]_i_8_n_0\
    );
\r_Count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(0),
      Q => \^di\(3)
    );
\r_Count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(1),
      Q => \^axi_rdata_reg[8]\(0)
    );
\r_Count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(2),
      Q => \^axi_rdata_reg[8]\(1)
    );
\r_Count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(3),
      Q => \^axi_rdata_reg[8]\(2)
    );
\r_Count_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[11]_3\(0),
      CO(2) => \r_Count_reg[7]_i_10_n_1\,
      CO(1) => \r_Count_reg[7]_i_10_n_2\,
      CO(0) => \r_Count_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^axi_rdata_reg[0]\(0),
      O(3 downto 0) => r_Count2(3 downto 0),
      S(3) => \r_Count[7]_i_11_n_0\,
      S(2) => \r_Count[7]_i_12_n_0\,
      S(1) => \r_Count[7]_i_13_n_0\,
      S(0) => \r_Count_reg[0]_1\(0)
    );
\r_Count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(4),
      Q => \^axi_rdata_reg[8]\(3)
    );
\r_Count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => w_Reset_Control,
      D => \r_Count_reg[14]_1\(5),
      Q => \^axi_rdata_reg[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Time_Counter_8 is
  port (
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_24\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_33\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_36\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_38\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_42\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_43\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_45\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_46\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_47\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_48\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_49\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_50\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_51\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_52\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_53\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_54\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_55\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_56\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_57\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_58\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_59\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_2\ : out STD_LOGIC;
    \r_Count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_29 : out STD_LOGIC;
    r_Alarm_State_reg_30 : out STD_LOGIC;
    r_Alarm_State_reg_31 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[3]_8\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_17\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_60\ : out STD_LOGIC;
    r_Alarm_State_reg_32 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[3]_9\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_18\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_61\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_PM : out STD_LOGIC;
    r_Alarm_State_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : out STD_LOGIC;
    \axi_rdata_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC;
    \r_Count_reg[15]_1\ : out STD_LOGIC;
    \r_Count_reg[15]_2\ : out STD_LOGIC;
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC;
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC;
    \r_Count_reg[23]_18\ : in STD_LOGIC;
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC;
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC;
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC;
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \r_Count_reg[4]_3\ : in STD_LOGIC;
    \r_Count_reg[23]_100\ : in STD_LOGIC;
    \r_Count_reg[23]_101\ : in STD_LOGIC;
    w_Alarm_Hours_Inc : in STD_LOGIC;
    w_Alarm_Minutes_Inc : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC;
    \r_Time_State_reg[0]_0\ : in STD_LOGIC;
    \r_Time_State_reg[0]_1\ : in STD_LOGIC;
    \r_Count_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Segment_Count_reg[1]\ : in STD_LOGIC;
    \r_Segment_Count_reg[2]\ : in STD_LOGIC;
    w_Display_Sel : in STD_LOGIC;
    \r_Time_State_reg[0]_2\ : in STD_LOGIC;
    \r_Count_reg[23]_103\ : in STD_LOGIC;
    \r_Count_reg[23]_104\ : in STD_LOGIC;
    \r_Count_reg[23]_105\ : in STD_LOGIC;
    \r_Count_reg[23]_106\ : in STD_LOGIC;
    \r_Count_reg[2]_0\ : in STD_LOGIC;
    \r_Count_reg[2]_1\ : in STD_LOGIC;
    w_Seconds : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_Reset : in STD_LOGIC;
    \r_Segment_Count_reg[0]\ : in STD_LOGIC;
    \r_Segment_Count_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_2\ : in STD_LOGIC;
    w_Time_Stamp : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC;
    w_Minutes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC;
    \r_Count_reg[23]_109\ : in STD_LOGIC;
    \r_Count_reg[23]_110\ : in STD_LOGIC;
    \r_Count_reg[23]_111\ : in STD_LOGIC;
    \r_Count_reg[23]_112\ : in STD_LOGIC;
    \r_Count_reg[4]_4\ : in STD_LOGIC;
    \r_Count_reg[23]_113\ : in STD_LOGIC;
    \slv_reg3_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_3\ : in STD_LOGIC;
    w_Alarm_Hours_Dec : in STD_LOGIC;
    \r_Time_State_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[20]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[21]_1\ : in STD_LOGIC;
    \r_Count_reg[18]_1\ : in STD_LOGIC;
    \r_Count_reg[19]_1\ : in STD_LOGIC;
    w_Alarm_Minutes_Dec : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC;
    \r_Count_reg[18]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Time_Counter_8 : entity is "Time_Counter";
end Alarm_Clock_Alarm_Clock_0_1_Time_Counter_8;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Time_Counter_8 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^axi_rdata_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_rdata_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[16]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[20]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axi_rdata_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal o_PM_INST_0_i_103_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_103_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_103_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_103_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_104_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_105_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_106_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_107_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_108_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_109_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_10_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_110_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_111_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_11_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_11_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_11_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_11_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_123_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_124_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_125_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_126_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_127_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_128_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_129_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_12_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_13_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_14_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_15_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_1_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_22_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_25_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_26_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_26_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_26_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_26_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_31_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_32_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_33_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_34_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_35_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_35_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_35_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_35_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_4_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_53_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_53_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_53_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_53_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_54_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_55_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_5_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_5_n_1 : STD_LOGIC;
  signal o_PM_INST_0_i_5_n_2 : STD_LOGIC;
  signal o_PM_INST_0_i_5_n_3 : STD_LOGIC;
  signal o_PM_INST_0_i_60_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_61_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_63_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_64_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_65_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_66_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_67_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_68_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_69_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_70_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_71_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_72_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_73_n_0 : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_100_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_101_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_103_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_104_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_105_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_106_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_107_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_107_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_107_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_107_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_108_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_109_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_110_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_111_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_128_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_128_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_129_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_131_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_132_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_133_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_134_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_135_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_136_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_137_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_138_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_145_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_146_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_147_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_148_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_149_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_151_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_156_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_156_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_156_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_156_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_157_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_158_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_159_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_160_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_161_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_162_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_188_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_188_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_188_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_188_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_189_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_190_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_191_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_192_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_193_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_194_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_195_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_196_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_206_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_206_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_206_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_206_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_210_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_211_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_212_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_213_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_222_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_223_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_223_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_223_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_223_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_227_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_227_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_227_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_227_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_228_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_229_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_230_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_231_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_232_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_233_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_234_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_234_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_234_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_234_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_235_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_236_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_237_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_238_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_263_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_264_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_266_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_266_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_266_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_266_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_267_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_268_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_269_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_270_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_271_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_272_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_277_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_278_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_279_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_280_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_281_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_285_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_285_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_285_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_285_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_286_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_287_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_288_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_298_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_299_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_300_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_301_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_302_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_303_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_309_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_309_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_309_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_309_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_30_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_310_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_311_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_312_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_313_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_314_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_315_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_316_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_317_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_31_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_32_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_33_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_33_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_33_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_33_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_347_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_347_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_347_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_347_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_348_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_349_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_34_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_350_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_351_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_352_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_353_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_35_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_35_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_35_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_35_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_361_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_362_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_363_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_364_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_365_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_366_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_367_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_368_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_36_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_374_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_375_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_376_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_377_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_378_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_379_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_380_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_380_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_380_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_380_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_381_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_382_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_383_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_384_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_385_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_386_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_387_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_388_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_389_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_389_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_389_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_389_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_390_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_391_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_392_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_393_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_430_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_431_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_431_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_431_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_431_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_432_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_433_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_434_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_435_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_436_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_437_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_438_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_439_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_441_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_441_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_441_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_441_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_442_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_442_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_442_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_442_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_442_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_442_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_443_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_452_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_453_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_454_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_455_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_456_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_457_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_458_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_459_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_470_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_471_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_472_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_473_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_474_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_480_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_480_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_480_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_480_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_481_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_482_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_483_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_484_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_485_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_486_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_487_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_488_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_49_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_50_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_50_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_50_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_50_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_514_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_515_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_516_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_517_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_522_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_523_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_524_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_525_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_526_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_52_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_532_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_532_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_532_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_532_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_533_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_534_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_535_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_536_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_537_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_538_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_539_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_540_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_541_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_542_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_543_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_544_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_54_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_573_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_574_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_575_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_576_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_577_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_578_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_579_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_583_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_584_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_585_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_586_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_587_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_588_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_589_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_590_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_591_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_592_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_593_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_594_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_595_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_596_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_597_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_598_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_599_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_606_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_607_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_608_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_609_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_60_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_610_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_615_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_616_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_617_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_618_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_619_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_61_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_620_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_621_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_62_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_63_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_646_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_647_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_648_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_649_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_64_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_650_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_651_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_652_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_653_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_658_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_659_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_660_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_661_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_662_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_663_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_664_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_67_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_67_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_67_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_73_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_73_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_73_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_73_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_75_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_77_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_79_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_80_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_80_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_80_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_80_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_85_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_85_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_85_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_86_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_86_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_86_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_86_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_95_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_96_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_99_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1002_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1002_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1002_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1002_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1005_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1009_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1010_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1011_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1012_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1012_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1012_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1013_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1014_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1015_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1016_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1017_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1017_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1017_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1017_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1018_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1019_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1020_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1021_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1022_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1023_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1024_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1025_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1051_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1051_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1051_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1051_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1052_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1052_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1052_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1052_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1061_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1062_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1063_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1064_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1065_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1066_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1066_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1066_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1066_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1067_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1067_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1067_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1067_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1067_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1067_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1067_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1068_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1069_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1070_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1071_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1072_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1073_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1073_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1073_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1073_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1073_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1108_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1111_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1112_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1120_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1121_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1124_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1125_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1126_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1127_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1128_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1129_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1130_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1131_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1132_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1133_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1134_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1135_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1136_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1137_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1173_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1174_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1175_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1176_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1177_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1178_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1179_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1179_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1179_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1179_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1183_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1187_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1188_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1188_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1188_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1188_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1189_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1190_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1191_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1192_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1193_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1194_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1195_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1196_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1197_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1198_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1199_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1200_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1201_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1201_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1201_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1201_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1202_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1203_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1204_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1205_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1206_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1207_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_121_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1229_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1229_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1229_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1229_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_122_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1230_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1231_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1234_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1235_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1236_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1238_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1239_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_123_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1240_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1241_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1242_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1243_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1244_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1245_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1246_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1247_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_124_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1257_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_125_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1260_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1261_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_126_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_127_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_128_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_129_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_160_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_160_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_160_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_160_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_163_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_164_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_167_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_168_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_169_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_169_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_169_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_169_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_170_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_170_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_171_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_171_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_171_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_171_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_172_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_172_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_172_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_172_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_173_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_173_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_173_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_173_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_173_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_175_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_176_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_176_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_176_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_176_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_181_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_181_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_181_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_181_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_182_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_183_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_184_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_185_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_186_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_187_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_188_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_189_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_192_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_192_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_192_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_192_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_198_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_198_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_198_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_198_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_199_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_25_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_265_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_265_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_265_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_265_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_266_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_267_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_26_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_26_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_26_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_26_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_270_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_271_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_272_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_274_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_274_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_274_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_274_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_274_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_274_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_274_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_275_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_275_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_275_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_275_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_275_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_275_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_275_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_276_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_277_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_278_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_279_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_280_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_281_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_282_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_283_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_284_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_285_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_28_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_28_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_28_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_293_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_294_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_295_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_296_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_297_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_298_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_299_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_305_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_305_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_305_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_305_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_316_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_31_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_31_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_31_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_31_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_320_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_321_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_321_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_321_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_321_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_322_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_323_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_324_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_325_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_326_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_327_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_328_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_329_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_359_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_359_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_359_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_359_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_35_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_35_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_35_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_35_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_37_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_38_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_39_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_40_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_425_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_428_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_429_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_430_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_430_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_430_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_430_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_430_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_431_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_431_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_431_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_431_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_437_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_438_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_439_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_440_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_441_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_442_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_443_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_445_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_445_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_446_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_449_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_449_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_449_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_449_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_44_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_454_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_458_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_459_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_462_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_462_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_462_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_462_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_463_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_464_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_465_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_466_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_467_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_467_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_467_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_467_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_467_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_467_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_468_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_468_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_468_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_469_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_469_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_469_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_469_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_46_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_470_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_471_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_472_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_473_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_474_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_475_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_476_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_477_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_480_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_481_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_498_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_498_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_498_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_498_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_501_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_502_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_505_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_506_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_507_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_507_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_507_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_507_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_508_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_508_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_509_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_509_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_509_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_509_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_510_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_510_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_510_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_510_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_511_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_511_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_511_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_511_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_511_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_578_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_578_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_578_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_578_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_588_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_589_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_590_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_591_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_592_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_592_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_592_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_592_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_593_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_593_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_593_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_593_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_593_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_593_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_593_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_594_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_595_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_596_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_597_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_598_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_599_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_599_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_599_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_599_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_599_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_601_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_601_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_601_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_601_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_614_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_614_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_614_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_614_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_620_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_621_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_622_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_623_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_624_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_631_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_632_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_633_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_634_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_635_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_635_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_635_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_635_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_636_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_637_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_638_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_639_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_640_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_641_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_642_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_643_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_647_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_648_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_649_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_689_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_690_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_693_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_694_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_695_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_697_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_697_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_697_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_697_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_697_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_697_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_697_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_698_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_698_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_698_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_698_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_698_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_698_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_698_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_699_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_700_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_701_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_702_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_703_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_704_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_705_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_706_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_707_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_715_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_716_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_717_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_718_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_719_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_73_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_73_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_73_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_73_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_788_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_788_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_788_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_788_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_791_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_792_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_795_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_796_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_797_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_797_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_797_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_797_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_798_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_799_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_800_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_801_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_802_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_803_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_804_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_804_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_804_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_804_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_805_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_806_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_807_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_808_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_809_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_810_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_811_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_811_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_811_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_811_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_812_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_813_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_814_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_815_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_816_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_817_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_819_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_819_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_819_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_819_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_832_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_832_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_832_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_832_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_841_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_842_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_843_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_843_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_843_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_843_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_844_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_845_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_846_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_847_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_848_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_849_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_850_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_851_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_85_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_85_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_85_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_85_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_86_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_87_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_887_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_887_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_887_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_887_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_888_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_888_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_888_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_888_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_88_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_894_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_895_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_896_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_897_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_898_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_899_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_89_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_901_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_902_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_90_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_91_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_965_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_965_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_965_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_965_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_966_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_967_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_970_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_971_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_972_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_974_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_975_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_976_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_977_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_978_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_979_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_980_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_981_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_982_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_983_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_984_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_985_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_986_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_987_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_988_n_0\ : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1057_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1058_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1059_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1060_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1061_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1062_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1063_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1064_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1065_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1065_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1065_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1065_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1066_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1067_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1068_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1069_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1070_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1071_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1072_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1073_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1075_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1076_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1077_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1078_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1080_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1081_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1082_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1082_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1082_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1082_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1082_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1083_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1084_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1085_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1086_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1087_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1088_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1089_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1090_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1091_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1092_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1093_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1094_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1095_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1095_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1095_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1095_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1095_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1095_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1096_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1097_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1098_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1099_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1100_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1101_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1104_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1105_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1106_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1117_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1118_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1119_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1120_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1121_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1122_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1123_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1124_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1125_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1126_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1127_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1128_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1129_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1130_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1131_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1132_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1133_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1134_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1135_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1136_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1137_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1138_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1139_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1140_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1141_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1142_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1143_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1144_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1145_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1146_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1147_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1147_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1147_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1147_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1148_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1149_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1150_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1151_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1152_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1153_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1154_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1155_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1157_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1158_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1159_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1161_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1162_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1163_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1164_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1164_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1164_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1164_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1165_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1165_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1165_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1165_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1166_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1167_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1168_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1169_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1170_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1171_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1172_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1173_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1174_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1174_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1174_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1174_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1174_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1174_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1174_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1175_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1176_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1177_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1178_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_11_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1258_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1259_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1260_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1261_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1262_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1263_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1264_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1265_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1266_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1267_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1268_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1269_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1270_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1271_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1272_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1273_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1274_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1275_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1276_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1277_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1280_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1281_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1282_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1286_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1287_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1288_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1289_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1290_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1291_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1292_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1293_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1294_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1295_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1296_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1297_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1298_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1299_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1300_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1301_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1302_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1303_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1304_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1305_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1306_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1307_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1308_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1309_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_130_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_130_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_130_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_130_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1310_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1311_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1312_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1312_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1312_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1312_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1313_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1314_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1315_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1316_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_131_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_132_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_133_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1344_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1345_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1348_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1349_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_134_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1350_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1354_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1355_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1356_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1357_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_135_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_135_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_135_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_135_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1362_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1363_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_136_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_137_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_138_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_139_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_140_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_141_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_142_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_143_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_144_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_146_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_147_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_148_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_149_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_150_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_154_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_155_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_156_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_157_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_158_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_173_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_173_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_173_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_173_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_174_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_175_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_176_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_177_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_178_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_178_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_178_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_178_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_179_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_180_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_181_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_182_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_183_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_184_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_185_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_186_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_309_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_309_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_309_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_309_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_310_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_310_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_310_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_310_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_311_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_312_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_313_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_314_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_315_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_316_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_317_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_318_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_319_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_319_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_319_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_319_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_320_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_321_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_322_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_323_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_324_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_325_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_326_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_327_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_328_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_329_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_330_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_331_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_332_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_333_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_334_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_335_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_336_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_337_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_338_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_340_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_341_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_342_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_346_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_347_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_348_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_361_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_361_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_361_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_361_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_362_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_362_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_363_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_363_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_363_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_363_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_364_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_365_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_366_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_367_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_368_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_369_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_370_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_371_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_372_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_372_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_372_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_372_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_373_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_374_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_375_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_376_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_377_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_378_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_379_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_380_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_381_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_382_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_383_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_384_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_385_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_386_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_387_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_388_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_389_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_390_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_391_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_46_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_46_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_47_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_47_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_47_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_47_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_49_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_520_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_521_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_522_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_523_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_524_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_525_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_526_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_527_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_528_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_528_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_528_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_528_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_529_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_52_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_530_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_531_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_532_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_533_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_534_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_535_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_536_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_537_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_537_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_537_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_537_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_538_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_539_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_53_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_542_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_543_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_544_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_546_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_547_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_548_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_549_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_54_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_550_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_551_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_551_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_551_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_551_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_551_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_551_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_552_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_552_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_552_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_552_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_552_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_552_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_553_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_554_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_555_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_556_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_557_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_558_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_559_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_55_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_560_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_561_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_562_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_563_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_564_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_565_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_566_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_567_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_568_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_569_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_570_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_571_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_572_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_573_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_574_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_575_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_576_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_577_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_578_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_579_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_580_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_581_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_582_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_583_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_584_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_585_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_586_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_587_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_588_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_589_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_590_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_591_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_592_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_593_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_593_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_593_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_593_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_593_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_593_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_594_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_599_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_59_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_600_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_603_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_604_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_605_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_60_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_618_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_618_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_618_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_618_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_619_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_61_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_620_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_621_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_622_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_623_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_624_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_625_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_626_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_627_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_628_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_629_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_62_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_630_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_631_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_632_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_632_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_632_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_632_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_633_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_634_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_635_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_636_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_637_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_638_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_639_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_63_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_640_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_641_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_641_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_641_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_641_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_642_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_643_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_646_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_647_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_648_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_650_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_651_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_652_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_653_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_654_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_655_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_655_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_655_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_655_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_655_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_655_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_656_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_656_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_656_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_656_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_656_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_656_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_657_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_658_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_659_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_660_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_661_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_662_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_663_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_664_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_665_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_666_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_667_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_668_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_669_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_670_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_671_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_672_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_673_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_674_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_675_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_676_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_677_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_678_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_679_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_680_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_681_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_681_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_681_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_681_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_681_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_681_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_682_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_71_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_72_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_75_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_75_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_76_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_76_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_76_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_76_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_823_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_824_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_825_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_825_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_825_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_825_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_826_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_827_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_828_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_829_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_830_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_831_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_832_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_833_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_834_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_834_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_834_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_834_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_838_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_842_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_843_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_843_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_843_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_843_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_844_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_845_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_846_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_847_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_848_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_849_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_850_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_851_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_852_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_852_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_852_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_852_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_853_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_854_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_855_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_856_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_857_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_858_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_859_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_859_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_859_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_859_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_859_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_860_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_861_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_862_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_863_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_864_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_865_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_866_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_867_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_868_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_869_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_870_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_871_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_872_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_873_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_874_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_875_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_876_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_879_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_880_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_881_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_894_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_894_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_894_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_894_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_895_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_896_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_897_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_898_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_899_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_900_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_901_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_902_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_903_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_904_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_904_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_904_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_904_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_904_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_904_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_905_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_906_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_906_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_906_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_906_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_907_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_908_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_908_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_908_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_908_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_909_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_910_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_911_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_912_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_913_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_914_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_915_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_916_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_917_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_917_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_917_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_917_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_926_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_926_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_926_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_926_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_927_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_928_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_929_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_930_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_931_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_931_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_931_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_931_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_932_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_933_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_934_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_935_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_936_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_937_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_937_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_937_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_937_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_938_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_939_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_940_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_941_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_942_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_943_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_944_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_945_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_946_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_947_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_948_n_0 : STD_LOGIC;
  signal \^r_alarm_state_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_26\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_alarm_state_reg_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_alarm_state_reg_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_Sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[0]_i_8_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[0]_i_9_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[1]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_10_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_14_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_15_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_20_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_21_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_24_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[2]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[3]_i_6_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel[3]_i_7_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[0]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[0]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[0]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_Sel_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_11\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_13\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_14\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_15\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_18\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_21\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_23\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_27\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_29\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_3\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]_33\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_35\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_39\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_43\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_BCD_Num_Sel_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[2]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[2]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[2]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[2]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[2]_8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_BCD_Num_Sel_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_BCD_Num_Sel_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[3]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^r_bcd_num_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[3]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r_bcd_num_sel_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[3]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_Count : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r_Count2 : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal \r_Count[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_26__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_27__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_28__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_29__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_30__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_31__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_32__0_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_33_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_34_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_35_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_37_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_38_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_39_n_0\ : STD_LOGIC;
  signal \r_Count[15]_i_41_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_100__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_101__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_20__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_21__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_22__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_23__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_24_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_29_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_30__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_31__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_32__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_33__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_34__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_35__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_37__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_38__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_39__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_40__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_41__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_96__0_n_0\ : STD_LOGIC;
  signal \r_Count[23]_i_99__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \r_Count[3]_i_6_n_0\ : STD_LOGIC;
  signal \^r_count_reg[0]_0\ : STD_LOGIC;
  signal \^r_count_reg[11]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_count_reg[11]_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \r_Count_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \^r_count_reg[23]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \r_Count_reg[23]_i_11__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_11__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_18_n_0\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_18_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_18_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_85_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_85_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_85_n_3\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_9_n_1\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_9_n_2\ : STD_LOGIC;
  signal \r_Count_reg[23]_i_9_n_3\ : STD_LOGIC;
  signal \^r_count_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_Count_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \r_Count_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal w_Alarm_PM : STD_LOGIC;
  signal w_Alarm_Time : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal w_Alarm_Time_Stamp : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal w_Display_Time : STD_LOGIC_VECTOR ( 30 downto 5 );
  signal w_Hours : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal w_Hours_2nd_Digit1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_Minutes_0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal w_Seconds_1 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal NLW_o_PM_INST_0_i_103_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_o_PM_INST_0_i_22_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_25_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_o_PM_INST_0_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_53_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_PM_INST_0_i_56_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_o_PM_INST_0_i_56_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_107_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_128_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_128_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_156_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_188_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_222_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_222_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_227_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_234_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_265_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_265_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_266_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_309_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_347_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_380_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_389_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_431_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_441_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_441_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_442_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_442_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_480_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_532_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_67_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_99_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1010_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1010_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1011_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1011_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1012_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1012_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1017_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1052_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1173_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1179_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1188_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1201_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_1229_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_170_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_172_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_175_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_181_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_193_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_198_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_265_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_321_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_359_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_431_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_444_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_444_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_445_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_445_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_446_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_446_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_447_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_447_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_463_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_463_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_464_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_464_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_465_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_465_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_466_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_466_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_468_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_468_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_469_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_480_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_480_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_481_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_481_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_497_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_497_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_498_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_508_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_508_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_510_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_578_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_635_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_788_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_797_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_804_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_811_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_841_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_841_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_842_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_842_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_843_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_878_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_878_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_879_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_879_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_888_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_900_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_900_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_901_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_901_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_902_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_902_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_903_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_903_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_965_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1065_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1147_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1164_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1165_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_Alarm_Next_State1_carry_i_130_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_1312_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_135_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_173_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_178_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_310_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_319_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_362_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_362_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_363_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_372_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_46_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_528_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_537_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_593_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_593_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_632_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_641_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_681_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_681_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_75_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_75_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_76_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_825_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_834_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_852_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_904_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_904_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_906_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_Alarm_Next_State1_carry_i_906_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_908_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_917_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_931_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_Count_reg[23]_i_11__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_11__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_Count_reg[23]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Count_reg[23]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of o_PM_INST_0 : label is "soft_lutpair15";
  attribute HLUTNM : string;
  attribute HLUTNM of o_PM_INST_0_i_123 : label is "lutpair215";
  attribute HLUTNM of o_PM_INST_0_i_124 : label is "lutpair214";
  attribute HLUTNM of o_PM_INST_0_i_127 : label is "lutpair215";
  attribute HLUTNM of o_PM_INST_0_i_128 : label is "lutpair214";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_433\ : label is "lutpair315";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_438\ : label is "lutpair315";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_522\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_526\ : label is "soft_lutpair14";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_573\ : label is "lutpair314";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_574\ : label is "lutpair313";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_577\ : label is "lutpair314";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_578\ : label is "lutpair313";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_596\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_597\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_598\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_609\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__0_i_610\ : label is "soft_lutpair0";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_648\ : label is "lutpair180";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__0_i_649\ : label is "lutpair179";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1005\ : label is "lutpair255";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1009\ : label is "lutpair256";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1120\ : label is "lutpair255";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1132\ : label is "lutpair293";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1133\ : label is "lutpair332";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1136\ : label is "lutpair293";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1137\ : label is "lutpair332";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1183\ : label is "lutpair218";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1187\ : label is "lutpair219";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_122\ : label is "lutpair327";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1230\ : label is "lutpair217";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1231\ : label is "lutpair328";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1234\ : label is "lutpair218";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1235\ : label is "lutpair217";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1236\ : label is "lutpair328";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_164\ : label is "lutpair265";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_167\ : label is "lutpair266";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_266\ : label is "lutpair264";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_267\ : label is "lutpair331";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_270\ : label is "lutpair265";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_271\ : label is "lutpair264";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_272\ : label is "lutpair331";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_295\ : label is "lutpair326";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_299\ : label is "lutpair326";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_316\ : label is "lutpair288";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_320\ : label is "lutpair289";
  attribute SOFT_HLUTNM of \r_Alarm_Next_State1_carry__1_i_40\ : label is "soft_lutpair15";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_454\ : label is "lutpair287";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_458\ : label is "lutpair288";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_459\ : label is "lutpair287";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_502\ : label is "lutpair232";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_505\ : label is "lutpair233";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_588\ : label is "lutpair327";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_689\ : label is "lutpair231";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_690\ : label is "lutpair329";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_693\ : label is "lutpair232";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_694\ : label is "lutpair231";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_695\ : label is "lutpair329";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_792\ : label is "lutpair241";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_795\ : label is "lutpair242";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_966\ : label is "lutpair240";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_967\ : label is "lutpair330";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_970\ : label is "lutpair241";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_971\ : label is "lutpair240";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_972\ : label is "lutpair330";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1057 : label is "lutpair197";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1058 : label is "lutpair196";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1059 : label is "lutpair195";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1060 : label is "lutpair194";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1078 : label is "lutpair199";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1083 : label is "lutpair166";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1084 : label is "lutpair165";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1126 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1127 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1128 : label is "soft_lutpair11";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1142 : label is "lutpair197";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1143 : label is "lutpair196";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1144 : label is "lutpair195";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1161 : label is "lutpair333";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1166 : label is "lutpair167";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1167 : label is "lutpair166";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1168 : label is "lutpair165";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1265 : label is "lutpair164";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1266 : label is "lutpair325";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1286 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1289 : label is "soft_lutpair11";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1295 : label is "lutpair180";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1305 : label is "lutpair164";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1306 : label is "lutpair325";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1362 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_1363 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_150 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_340 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_341 : label is "soft_lutpair3";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_553 : label is "lutpair189";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_554 : label is "lutpair188";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_555 : label is "lutpair187";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_556 : label is "lutpair186";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_565 : label is "lutpair178";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_566 : label is "lutpair177";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_567 : label is "lutpair176";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_568 : label is "lutpair175";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_573 : label is "lutpair174";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_574 : label is "lutpair173";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_575 : label is "lutpair172";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_576 : label is "lutpair171";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_581 : label is "lutpair185";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_582 : label is "lutpair184";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_583 : label is "lutpair183";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_584 : label is "lutpair182";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_61 : label is "soft_lutpair2";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_657 : label is "lutpair190";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_658 : label is "lutpair189";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_659 : label is "lutpair188";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_660 : label is "lutpair187";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_665 : label is "lutpair179";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_666 : label is "lutpair178";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_667 : label is "lutpair177";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_668 : label is "lutpair176";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_669 : label is "lutpair175";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_670 : label is "lutpair174";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_671 : label is "lutpair173";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_672 : label is "lutpair172";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_673 : label is "lutpair186";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_674 : label is "lutpair185";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_675 : label is "lutpair184";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_676 : label is "lutpair183";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_71 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_72 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_824 : label is "soft_lutpair12";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_838 : label is "lutpair199";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_842 : label is "lutpair200";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_844 : label is "lutpair170";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_845 : label is "lutpair169";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_846 : label is "lutpair168";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_847 : label is "lutpair167";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_853 : label is "lutpair181";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_867 : label is "lutpair193";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_868 : label is "lutpair192";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_869 : label is "lutpair191";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_870 : label is "lutpair190";
  attribute SOFT_HLUTNM of r_Alarm_Next_State1_carry_i_907 : label is "soft_lutpair9";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_927 : label is "lutpair171";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_928 : label is "lutpair170";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_929 : label is "lutpair169";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_930 : label is "lutpair168";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_933 : label is "lutpair182";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_934 : label is "lutpair181";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_945 : label is "lutpair194";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_946 : label is "lutpair193";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_947 : label is "lutpair192";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_948 : label is "lutpair191";
  attribute SOFT_HLUTNM of \r_BCD_Num_Sel[0]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_BCD_Num_Sel[1]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_BCD_Num_Sel[1]_i_9\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_Count[11]_i_10__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_Count[15]_i_19__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_Count[15]_i_21\ : label is "soft_lutpair8";
  attribute HLUTNM of \r_Count[15]_i_26__0\ : label is "lutpair161";
  attribute HLUTNM of \r_Count[15]_i_27__0\ : label is "lutpair160";
  attribute HLUTNM of \r_Count[15]_i_28__0\ : label is "lutpair159";
  attribute HLUTNM of \r_Count[15]_i_30__0\ : label is "lutpair162";
  attribute HLUTNM of \r_Count[15]_i_31__0\ : label is "lutpair161";
  attribute HLUTNM of \r_Count[15]_i_32__0\ : label is "lutpair160";
  attribute HLUTNM of \r_Count[15]_i_33\ : label is "lutpair159";
  attribute HLUTNM of \r_Count[15]_i_35\ : label is "lutpair158";
  attribute SOFT_HLUTNM of \r_Count[23]_i_15__0\ : label is "soft_lutpair7";
  attribute HLUTNM of \r_Count[23]_i_35__0\ : label is "lutpair163";
  attribute HLUTNM of \r_Count[23]_i_37__0\ : label is "lutpair162";
  attribute HLUTNM of \r_Count[23]_i_40__0\ : label is "lutpair163";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \r_Count_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  DI(2 downto 0) <= \^di\(2 downto 0);
  \axi_rdata_reg[0]\(0) <= \^axi_rdata_reg[0]\(0);
  \axi_rdata_reg[12]\(3 downto 0) <= \^axi_rdata_reg[12]\(3 downto 0);
  \axi_rdata_reg[16]\(3 downto 0) <= \^axi_rdata_reg[16]\(3 downto 0);
  \axi_rdata_reg[20]\(3 downto 0) <= \^axi_rdata_reg[20]\(3 downto 0);
  \axi_rdata_reg[8]\(3 downto 0) <= \^axi_rdata_reg[8]\(3 downto 0);
  r_Alarm_State_reg(2 downto 0) <= \^r_alarm_state_reg\(2 downto 0);
  r_Alarm_State_reg_0(2 downto 0) <= \^r_alarm_state_reg_0\(2 downto 0);
  r_Alarm_State_reg_1(0) <= \^r_alarm_state_reg_1\(0);
  r_Alarm_State_reg_11(3 downto 0) <= \^r_alarm_state_reg_11\(3 downto 0);
  r_Alarm_State_reg_2(0) <= \^r_alarm_state_reg_2\(0);
  r_Alarm_State_reg_26(2 downto 0) <= \^r_alarm_state_reg_26\(2 downto 0);
  r_Alarm_State_reg_3(1 downto 0) <= \^r_alarm_state_reg_3\(1 downto 0);
  r_Alarm_State_reg_4(0) <= \^r_alarm_state_reg_4\(0);
  r_Alarm_State_reg_5(2 downto 0) <= \^r_alarm_state_reg_5\(2 downto 0);
  r_Alarm_State_reg_6(0) <= \^r_alarm_state_reg_6\(0);
  r_Alarm_State_reg_7(2 downto 0) <= \^r_alarm_state_reg_7\(2 downto 0);
  r_Alarm_State_reg_8(2 downto 0) <= \^r_alarm_state_reg_8\(2 downto 0);
  r_Alarm_State_reg_9(0) <= \^r_alarm_state_reg_9\(0);
  \r_BCD_Num_Sel_reg[0]\(2 downto 0) <= \^r_bcd_num_sel_reg[0]\(2 downto 0);
  \r_BCD_Num_Sel_reg[0]_0\(0) <= \^r_bcd_num_sel_reg[0]_0\(0);
  \r_BCD_Num_Sel_reg[0]_1\(2 downto 0) <= \^r_bcd_num_sel_reg[0]_1\(2 downto 0);
  \r_BCD_Num_Sel_reg[0]_2\(1 downto 0) <= \^r_bcd_num_sel_reg[0]_2\(1 downto 0);
  \r_BCD_Num_Sel_reg[0]_3\(2 downto 0) <= \^r_bcd_num_sel_reg[0]_3\(2 downto 0);
  \r_BCD_Num_Sel_reg[0]_4\(2 downto 0) <= \^r_bcd_num_sel_reg[0]_4\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]\(2 downto 0) <= \^r_bcd_num_sel_reg[1]\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_0\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_0\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_1\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_1\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_10\(0) <= \^r_bcd_num_sel_reg[1]_10\(0);
  \r_BCD_Num_Sel_reg[1]_11\(2 downto 0) <= \^r_bcd_num_sel_reg[1]_11\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_12\(0) <= \^r_bcd_num_sel_reg[1]_12\(0);
  \r_BCD_Num_Sel_reg[1]_13\(2 downto 0) <= \^r_bcd_num_sel_reg[1]_13\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_14\(0) <= \^r_bcd_num_sel_reg[1]_14\(0);
  \r_BCD_Num_Sel_reg[1]_15\(2 downto 0) <= \^r_bcd_num_sel_reg[1]_15\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_16\(0) <= \^r_bcd_num_sel_reg[1]_16\(0);
  \r_BCD_Num_Sel_reg[1]_17\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_17\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_18\(2 downto 0) <= \^r_bcd_num_sel_reg[1]_18\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_19\(0) <= \^r_bcd_num_sel_reg[1]_19\(0);
  \r_BCD_Num_Sel_reg[1]_2\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_2\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_21\(2 downto 0) <= \^r_bcd_num_sel_reg[1]_21\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_23\(0) <= \^r_bcd_num_sel_reg[1]_23\(0);
  \r_BCD_Num_Sel_reg[1]_27\(0) <= \^r_bcd_num_sel_reg[1]_27\(0);
  \r_BCD_Num_Sel_reg[1]_29\(0) <= \^r_bcd_num_sel_reg[1]_29\(0);
  \r_BCD_Num_Sel_reg[1]_3\ <= \^r_bcd_num_sel_reg[1]_3\;
  \r_BCD_Num_Sel_reg[1]_33\(2 downto 0) <= \^r_bcd_num_sel_reg[1]_33\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_35\(0) <= \^r_bcd_num_sel_reg[1]_35\(0);
  \r_BCD_Num_Sel_reg[1]_39\(0) <= \^r_bcd_num_sel_reg[1]_39\(0);
  \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_4\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_43\(2 downto 0) <= \^r_bcd_num_sel_reg[1]_43\(2 downto 0);
  \r_BCD_Num_Sel_reg[1]_5\(0) <= \^r_bcd_num_sel_reg[1]_5\(0);
  \r_BCD_Num_Sel_reg[1]_6\(1 downto 0) <= \^r_bcd_num_sel_reg[1]_6\(1 downto 0);
  \r_BCD_Num_Sel_reg[1]_7\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_7\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_8\(0) <= \^r_bcd_num_sel_reg[1]_8\(0);
  \r_BCD_Num_Sel_reg[1]_9\(0) <= \^r_bcd_num_sel_reg[1]_9\(0);
  \r_BCD_Num_Sel_reg[2]\(3 downto 0) <= \^r_bcd_num_sel_reg[2]\(3 downto 0);
  \r_BCD_Num_Sel_reg[2]_0\(3 downto 0) <= \^r_bcd_num_sel_reg[2]_0\(3 downto 0);
  \r_BCD_Num_Sel_reg[2]_1\(3 downto 0) <= \^r_bcd_num_sel_reg[2]_1\(3 downto 0);
  \r_BCD_Num_Sel_reg[2]_2\(3 downto 0) <= \^r_bcd_num_sel_reg[2]_2\(3 downto 0);
  \r_BCD_Num_Sel_reg[2]_5\(0) <= \^r_bcd_num_sel_reg[2]_5\(0);
  \r_BCD_Num_Sel_reg[2]_8\(2 downto 0) <= \^r_bcd_num_sel_reg[2]_8\(2 downto 0);
  \r_BCD_Num_Sel_reg[3]\(20 downto 0) <= \^r_bcd_num_sel_reg[3]\(20 downto 0);
  \r_BCD_Num_Sel_reg[3]_0\(0) <= \^r_bcd_num_sel_reg[3]_0\(0);
  \r_BCD_Num_Sel_reg[3]_1\(2 downto 0) <= \^r_bcd_num_sel_reg[3]_1\(2 downto 0);
  \r_BCD_Num_Sel_reg[3]_2\(0) <= \^r_bcd_num_sel_reg[3]_2\(0);
  \r_BCD_Num_Sel_reg[3]_3\(0) <= \^r_bcd_num_sel_reg[3]_3\(0);
  \r_BCD_Num_Sel_reg[3]_4\(0) <= \^r_bcd_num_sel_reg[3]_4\(0);
  \r_Count_reg[0]_0\ <= \^r_count_reg[0]_0\;
  \r_Count_reg[11]_1\(1 downto 0) <= \^r_count_reg[11]_1\(1 downto 0);
  \r_Count_reg[11]_2\ <= \^r_count_reg[11]_2\;
  \r_Count_reg[23]_0\(12 downto 0) <= \^r_count_reg[23]_0\(12 downto 0);
  \r_Count_reg[3]_0\(0) <= \^r_count_reg[3]_0\(0);
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => Q(0),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(0),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(10),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => Q(10),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(10),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(11),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => Q(11),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(11),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(12),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => Q(12),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(12),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(13),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => Q(13),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(13),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(14),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => Q(14),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(14),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(15),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => Q(15),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(15),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(16),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => Q(16),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(16),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(17),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => Q(17),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(17),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(18),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => Q(18),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(18),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(19),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => Q(19),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(19),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(1),
      I1 => \^di\(0),
      I2 => Q(1),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(1),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(20),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => Q(20),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(20),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(21),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => Q(21),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(21),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(22),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => Q(22),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(22),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(23),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => Q(23),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(23),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(23)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(2),
      I1 => w_Alarm_Time_Stamp(2),
      I2 => Q(2),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(2),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(2)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(3),
      I1 => \^di\(1),
      I2 => Q(3),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(3),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(4),
      I1 => \^di\(2),
      I2 => Q(4),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(4),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(5),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => Q(5),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(5),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(6),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => Q(6),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(6),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(7),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => Q(7),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(7),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(8),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => Q(8),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(8),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \slv_reg3_reg[23]\(9),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => Q(9),
      I3 => axi_araddr(1),
      I4 => w_Time_Stamp(9),
      I5 => axi_araddr(0),
      O => \axi_rdata_reg[23]\(9)
    );
o_PM_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => w_Display_Sel,
      I2 => \r_Count_reg[23]_112\,
      O => o_PM
    );
o_PM_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => o_PM_INST_0_i_1_n_0
    );
o_PM_INST_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABBB"
    )
        port map (
      I0 => o_PM_INST_0_i_22_n_3,
      I1 => \r_Count_reg[23]_17\,
      I2 => \r_Count_reg[23]_7\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_6\(1),
      O => o_PM_INST_0_i_10_n_0
    );
o_PM_INST_0_i_103: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_103_n_0,
      CO(2) => o_PM_INST_0_i_103_n_1,
      CO(1) => o_PM_INST_0_i_103_n_2,
      CO(0) => o_PM_INST_0_i_103_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_123_n_0,
      DI(2) => o_PM_INST_0_i_124_n_0,
      DI(1) => o_PM_INST_0_i_125_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_103_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_126_n_0,
      S(2) => o_PM_INST_0_i_127_n_0,
      S(1) => o_PM_INST_0_i_128_n_0,
      S(0) => o_PM_INST_0_i_129_n_0
    );
o_PM_INST_0_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(3),
      I1 => \r_Count_reg[23]_5\(2),
      I2 => w_Seconds_1(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I4 => \r_Count_reg[23]_7\(0),
      I5 => \r_Count_reg[23]_25\,
      O => o_PM_INST_0_i_104_n_0
    );
o_PM_INST_0_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_31\,
      I1 => w_Minutes_0(7),
      O => o_PM_INST_0_i_105_n_0
    );
o_PM_INST_0_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_5\(0),
      I3 => \^r_bcd_num_sel_reg[1]_4\(1),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => w_Minutes_0(6),
      O => o_PM_INST_0_i_106_n_0
    );
o_PM_INST_0_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(0),
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \^r_bcd_num_sel_reg[1]_4\(1),
      I3 => \^r_bcd_num_sel_reg[1]_4\(2),
      I4 => w_Minutes_0(5),
      O => o_PM_INST_0_i_107_n_0
    );
o_PM_INST_0_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_104_n_0,
      I1 => \r_Count_reg[23]_26\,
      I2 => w_Minutes_0(9),
      O => o_PM_INST_0_i_108_n_0
    );
o_PM_INST_0_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_105_n_0,
      I1 => \r_Count_reg[23]_25\,
      I2 => \r_Count_reg[23]_7\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \^r_bcd_num_sel_reg[2]_2\(3),
      O => o_PM_INST_0_i_109_n_0
    );
o_PM_INST_0_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_26_n_0,
      CO(3) => o_PM_INST_0_i_11_n_0,
      CO(2) => o_PM_INST_0_i_11_n_1,
      CO(1) => o_PM_INST_0_i_11_n_2,
      CO(0) => o_PM_INST_0_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes_0(10 downto 7),
      O(3) => \^r_bcd_num_sel_reg[1]_5\(0),
      O(2 downto 0) => NLW_o_PM_INST_0_i_11_O_UNCONNECTED(2 downto 0),
      S(3) => o_PM_INST_0_i_31_n_0,
      S(2) => o_PM_INST_0_i_32_n_0,
      S(1) => o_PM_INST_0_i_33_n_0,
      S(0) => o_PM_INST_0_i_34_n_0
    );
o_PM_INST_0_i_110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_31\,
      I1 => w_Minutes_0(7),
      I2 => o_PM_INST_0_i_106_n_0,
      O => o_PM_INST_0_i_110_n_0
    );
o_PM_INST_0_i_111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_107_n_0,
      I1 => \r_Count_reg[23]_24\,
      I2 => w_Minutes_0(6),
      O => o_PM_INST_0_i_111_n_0
    );
o_PM_INST_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[1]_6\(1),
      O => o_PM_INST_0_i_12_n_0
    );
o_PM_INST_0_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\(0),
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_4\(1),
      I3 => w_Minutes_0(4),
      O => o_PM_INST_0_i_123_n_0
    );
o_PM_INST_0_i_124: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(0),
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Minutes_0(3),
      O => o_PM_INST_0_i_124_n_0
    );
o_PM_INST_0_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\(0),
      I1 => \^r_bcd_num_sel_reg[2]_0\(1),
      I2 => \r_Count_reg[23]_5\(2),
      I3 => w_Seconds_1(16),
      I4 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I5 => \r_Count_reg[23]_4\(2),
      O => o_PM_INST_0_i_125_n_0
    );
o_PM_INST_0_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => o_PM_INST_0_i_123_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => \^r_bcd_num_sel_reg[1]_4\(1),
      I3 => \^r_bcd_num_sel_reg[1]_5\(0),
      I4 => \^r_bcd_num_sel_reg[1]_4\(0),
      I5 => w_Minutes_0(5),
      O => o_PM_INST_0_i_126_n_0
    );
o_PM_INST_0_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\(0),
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_4\(1),
      I3 => w_Minutes_0(4),
      I4 => o_PM_INST_0_i_124_n_0,
      O => o_PM_INST_0_i_127_n_0
    );
o_PM_INST_0_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(0),
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Minutes_0(3),
      I3 => o_PM_INST_0_i_125_n_0,
      O => o_PM_INST_0_i_128_n_0
    );
o_PM_INST_0_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_0\(1),
      I1 => \r_Count_reg[23]_5\(2),
      I2 => w_Seconds_1(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I4 => \r_Count_reg[23]_4\(2),
      I5 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => o_PM_INST_0_i_129_n_0
    );
o_PM_INST_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[1]_6\(0),
      O => o_PM_INST_0_i_13_n_0
    );
o_PM_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(3),
      O => o_PM_INST_0_i_14_n_0
    );
o_PM_INST_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(2),
      O => o_PM_INST_0_i_15_n_0
    );
o_PM_INST_0_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_53_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_22_CO_UNCONNECTED(3 downto 1),
      CO(0) => o_PM_INST_0_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_PM_INST_0_i_54_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_22_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => o_PM_INST_0_i_55_n_0
    );
o_PM_INST_0_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_35_n_0,
      CO(3) => NLW_o_PM_INST_0_i_25_CO_UNCONNECTED(3),
      CO(2) => \r_BCD_Num_Sel_reg[2]_4\(0),
      CO(1) => NLW_o_PM_INST_0_i_25_CO_UNCONNECTED(1),
      CO(0) => o_PM_INST_0_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_o_PM_INST_0_i_25_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \^r_bcd_num_sel_reg[1]_6\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => o_PM_INST_0_i_60_n_0,
      S(0) => o_PM_INST_0_i_61_n_0
    );
o_PM_INST_0_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_PM_INST_0_i_26_n_0,
      CO(2) => o_PM_INST_0_i_26_n_1,
      CO(1) => o_PM_INST_0_i_26_n_2,
      CO(0) => o_PM_INST_0_i_26_n_3,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes_0(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => NLW_o_PM_INST_0_i_26_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_63_n_0,
      S(2) => o_PM_INST_0_i_64_n_0,
      S(1) => o_PM_INST_0_i_65_n_0,
      S(0) => o_PM_INST_0_i_66_n_0
    );
o_PM_INST_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[1]_6\(1),
      O => w_Minutes_0(10)
    );
o_PM_INST_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[1]_6\(0),
      O => w_Minutes_0(9)
    );
o_PM_INST_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(3),
      O => w_Minutes_0(8)
    );
o_PM_INST_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(2),
      O => w_Minutes_0(7)
    );
o_PM_INST_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_6\(1),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => \^r_bcd_num_sel_reg[2]_2\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_6\(2),
      O => o_PM_INST_0_i_31_n_0
    );
o_PM_INST_0_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_6\(0),
      I1 => \r_Count_reg[23]_7\(1),
      I2 => \^r_bcd_num_sel_reg[2]_2\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_6\(1),
      O => o_PM_INST_0_i_32_n_0
    );
o_PM_INST_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(3),
      I1 => \r_Count_reg[23]_7\(0),
      I2 => \^r_bcd_num_sel_reg[2]_0\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_6\(0),
      O => o_PM_INST_0_i_33_n_0
    );
o_PM_INST_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(2),
      I1 => \r_Count_reg[23]_6\(3),
      I2 => \^r_bcd_num_sel_reg[2]_0\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(3),
      O => o_PM_INST_0_i_34_n_0
    );
o_PM_INST_0_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_50_n_0\,
      CO(3) => o_PM_INST_0_i_35_n_0,
      CO(2) => o_PM_INST_0_i_35_n_1,
      CO(1) => o_PM_INST_0_i_35_n_2,
      CO(0) => o_PM_INST_0_i_35_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_67_n_0,
      DI(1) => o_PM_INST_0_i_68_n_0,
      DI(0) => o_PM_INST_0_i_69_n_0,
      O(3 downto 0) => \^r_bcd_num_sel_reg[2]_2\(3 downto 0),
      S(3) => o_PM_INST_0_i_70_n_0,
      S(2) => o_PM_INST_0_i_71_n_0,
      S(1) => o_PM_INST_0_i_72_n_0,
      S(0) => o_PM_INST_0_i_73_n_0
    );
o_PM_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555555555555"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => o_PM_INST_0_i_10_n_0,
      I3 => \^r_bcd_num_sel_reg[1]_5\(0),
      I4 => \^r_bcd_num_sel_reg[1]_4\(0),
      I5 => \^r_bcd_num_sel_reg[1]_4\(1),
      O => o_PM_INST_0_i_4_n_0
    );
o_PM_INST_0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_11_n_0,
      CO(3) => o_PM_INST_0_i_5_n_0,
      CO(2) => o_PM_INST_0_i_5_n_1,
      CO(1) => o_PM_INST_0_i_5_n_2,
      CO(0) => o_PM_INST_0_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_4\(3 downto 0),
      S(3) => o_PM_INST_0_i_12_n_0,
      S(2) => o_PM_INST_0_i_13_n_0,
      S(1) => o_PM_INST_0_i_14_n_0,
      S(0) => o_PM_INST_0_i_15_n_0
    );
o_PM_INST_0_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_103_n_0,
      CO(3) => o_PM_INST_0_i_53_n_0,
      CO(2) => o_PM_INST_0_i_53_n_1,
      CO(1) => o_PM_INST_0_i_53_n_2,
      CO(0) => o_PM_INST_0_i_53_n_3,
      CYINIT => '0',
      DI(3) => o_PM_INST_0_i_104_n_0,
      DI(2) => o_PM_INST_0_i_105_n_0,
      DI(1) => o_PM_INST_0_i_106_n_0,
      DI(0) => o_PM_INST_0_i_107_n_0,
      O(3 downto 0) => NLW_o_PM_INST_0_i_53_O_UNCONNECTED(3 downto 0),
      S(3) => o_PM_INST_0_i_108_n_0,
      S(2) => o_PM_INST_0_i_109_n_0,
      S(1) => o_PM_INST_0_i_110_n_0,
      S(0) => o_PM_INST_0_i_111_n_0
    );
o_PM_INST_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_6\(0),
      I1 => \r_Count_reg[23]_5\(2),
      I2 => w_Seconds_1(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I4 => \r_Count_reg[23]_7\(1),
      I5 => \r_Count_reg[23]_26\,
      O => o_PM_INST_0_i_54_n_0
    );
o_PM_INST_0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => o_PM_INST_0_i_54_n_0,
      I1 => \r_Count_reg[23]_17\,
      I2 => \r_Count_reg[23]_7\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_6\(1),
      O => o_PM_INST_0_i_55_n_0
    );
o_PM_INST_0_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => o_PM_INST_0_i_5_n_0,
      CO(3 downto 1) => NLW_o_PM_INST_0_i_56_CO_UNCONNECTED(3 downto 1),
      CO(0) => \r_BCD_Num_Sel_reg[0]_8\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_o_PM_INST_0_i_56_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
o_PM_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(1),
      I1 => o_PM_INST_0_i_10_n_0,
      I2 => \^r_bcd_num_sel_reg[1]_5\(0),
      I3 => \^r_bcd_num_sel_reg[1]_4\(0),
      O => w_Hours(2)
    );
o_PM_INST_0_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]\(1),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_0\(0),
      O => o_PM_INST_0_i_60_n_0
    );
o_PM_INST_0_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(3),
      O => o_PM_INST_0_i_61_n_0
    );
o_PM_INST_0_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(1),
      O => w_Minutes_0(6)
    );
o_PM_INST_0_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(1),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => \^r_bcd_num_sel_reg[2]_0\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(2),
      O => o_PM_INST_0_i_63_n_0
    );
o_PM_INST_0_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(0),
      I1 => \r_Count_reg[23]_6\(1),
      I2 => \^r_bcd_num_sel_reg[2]_0\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(1),
      O => o_PM_INST_0_i_64_n_0
    );
o_PM_INST_0_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_0\(3),
      I1 => \r_Count_reg[23]_6\(0),
      I2 => \^r_bcd_num_sel_reg[0]_0\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(0),
      O => o_PM_INST_0_i_65_n_0
    );
o_PM_INST_0_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_0\(2),
      O => o_PM_INST_0_i_66_n_0
    );
o_PM_INST_0_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => \^r_bcd_num_sel_reg[0]\(1),
      I2 => \r_Count_reg[22]_1\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[2]\(1),
      O => o_PM_INST_0_i_67_n_0
    );
o_PM_INST_0_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(3),
      I1 => \^r_bcd_num_sel_reg[0]\(0),
      I2 => \r_Count_reg[20]_2\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[2]\(0),
      O => o_PM_INST_0_i_68_n_0
    );
o_PM_INST_0_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(2),
      I1 => \^r_bcd_num_sel_reg[2]\(3),
      I2 => \r_Count_reg[20]_2\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_2\(3),
      O => o_PM_INST_0_i_69_n_0
    );
o_PM_INST_0_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(3),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(2),
      O => o_PM_INST_0_i_70_n_0
    );
o_PM_INST_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I1 => \^r_bcd_num_sel_reg[0]\(1),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \r_Count_reg[22]_1\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \^r_bcd_num_sel_reg[2]\(2),
      O => o_PM_INST_0_i_71_n_0
    );
o_PM_INST_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I1 => w_Seconds_1(15),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_0\(0),
      O => o_PM_INST_0_i_72_n_0
    );
o_PM_INST_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I1 => \^r_bcd_num_sel_reg[2]\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[22]_1\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I5 => w_Seconds_1(15),
      O => o_PM_INST_0_i_73_n_0
    );
\r_Alarm_Next_State1_carry__0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(0),
      I1 => \r_Count_reg[23]_6\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_264_n_0\,
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I5 => \^r_bcd_num_sel_reg[2]_2\(1),
      O => \r_Alarm_Next_State1_carry__0_i_100_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3973CE9C31638C18"
    )
        port map (
      I0 => w_Minutes_0(6),
      I1 => w_Minutes_0(7),
      I2 => w_Minutes_0(8),
      I3 => w_Minutes_0(10),
      I4 => w_Minutes_0(9),
      I5 => w_Minutes_0(5),
      O => \r_Alarm_Next_State1_carry__0_i_101_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(0),
      O => w_Minutes_0(5)
    );
\r_Alarm_Next_State1_carry__0_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[1]_6\(1),
      O => \r_Alarm_Next_State1_carry__0_i_103_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[1]_6\(0),
      O => \r_Alarm_Next_State1_carry__0_i_104_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_7\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_105_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_106_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_107_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_107_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_107_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_107_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Minutes_0(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_107_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_269_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_270_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_271_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_272_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_6\(1),
      I1 => \r_Count_reg[23]_7\(2),
      I2 => \^r_bcd_num_sel_reg[2]_2\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_6\(2),
      O => \r_Alarm_Next_State1_carry__0_i_108_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_6\(0),
      I1 => \r_Count_reg[23]_7\(1),
      I2 => \^r_bcd_num_sel_reg[2]_2\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_6\(1),
      O => \r_Alarm_Next_State1_carry__0_i_109_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(3),
      I1 => \r_Count_reg[23]_7\(0),
      I2 => \^r_bcd_num_sel_reg[2]_0\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_6\(0),
      O => \r_Alarm_Next_State1_carry__0_i_110_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(2),
      I1 => \r_Count_reg[23]_6\(3),
      I2 => \^r_bcd_num_sel_reg[2]_0\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(3),
      O => \r_Alarm_Next_State1_carry__0_i_111_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996999999969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_30_n_0\,
      I1 => w_Minutes_0(2),
      I2 => \^r_bcd_num_sel_reg[1]_3\,
      I3 => \r_Count_reg[23]_4\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I5 => \^r_bcd_num_sel_reg[2]_0\(0),
      O => \^r_bcd_num_sel_reg[3]\(8)
    );
\r_Alarm_Next_State1_carry__0_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_309_n_0,
      CO(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_128_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_128_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_128_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__0_i_277_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_278_n_0\,
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_128_O_UNCONNECTED\(3),
      O(2 downto 0) => \^r_bcd_num_sel_reg[0]\(2 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_279_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_280_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_281_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_46_n_2,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \r_Count_reg[20]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_129_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CCF07711F0CC10"
    )
        port map (
      I0 => w_Minutes_0(1),
      I1 => w_Minutes_0(2),
      I2 => \r_Alarm_Next_State1_carry__0_i_52_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_32_n_0\,
      I4 => w_Minutes_0(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_54_n_0\,
      O => \^r_bcd_num_sel_reg[1]_3\
    );
\r_Alarm_Next_State1_carry__0_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_sel_reg[1]_2\(2),
      I2 => \r_Count_reg[22]_1\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[2]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_131_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_0\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \^r_bcd_num_sel_reg[0]\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_2\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_132_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \^r_bcd_num_sel_reg[0]\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_2\(0),
      I5 => \r_Count_reg[16]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_133_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[22]_1\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \^r_bcd_num_sel_reg[2]\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_1\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_134_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds_1(13),
      I1 => w_Seconds_1(9),
      I2 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I3 => \^r_bcd_num_sel_reg[2]\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_135_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds_1(8),
      I1 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I2 => w_Seconds_1(16),
      I3 => w_Seconds_1(13),
      I4 => w_Seconds_1(9),
      O => \r_Alarm_Next_State1_carry__0_i_136_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_133_n_0\,
      I1 => w_Seconds_1(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_137_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_134_n_0\,
      I1 => w_Seconds_1(7),
      I2 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_138_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(2),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(1),
      O => w_Seconds_1(5)
    );
\r_Alarm_Next_State1_carry__0_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2324C4D4DCDB3B2"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_298_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_299_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_300_n_0\,
      I3 => w_Seconds_1(7),
      I4 => w_Seconds_1(6),
      I5 => w_Seconds_1(5),
      O => \r_Alarm_Next_State1_carry__0_i_145_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17D0341337D3F417"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_299_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_298_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_300_n_0\,
      I3 => w_Seconds_1(7),
      I4 => w_Seconds_1(6),
      I5 => w_Seconds_1(5),
      O => \r_Alarm_Next_State1_carry__0_i_146_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF043BD423DF00F"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_298_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_299_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_300_n_0\,
      I3 => w_Seconds_1(7),
      I4 => w_Seconds_1(6),
      I5 => w_Seconds_1(5),
      O => \r_Alarm_Next_State1_carry__0_i_147_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F50303173F3F50F"
    )
        port map (
      I0 => w_Seconds_1(6),
      I1 => \r_Alarm_Next_State1_carry__0_i_301_n_0\,
      I2 => w_Seconds_1(8),
      I3 => w_Seconds_1(7),
      I4 => \r_Alarm_Next_State1_carry__0_i_302_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_303_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_148_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => w_Seconds_1(8),
      I1 => \r_Alarm_Next_State1_carry__0_i_302_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_300_n_0\,
      I3 => w_Seconds_1(7),
      I4 => w_Seconds_1(6),
      O => \r_Alarm_Next_State1_carry__0_i_149_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10254800020150A7"
    )
        port map (
      I0 => w_Minutes_0(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_52_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_32_n_0\,
      I3 => w_Minutes_0(3),
      I4 => w_Minutes_0(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_54_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(9)
    );
\r_Alarm_Next_State1_carry__0_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(3),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(2),
      O => w_Seconds_1(6)
    );
\r_Alarm_Next_State1_carry__0_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_300_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_2\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[16]_1\(3),
      I4 => \^r_bcd_num_sel_reg[1]_1\(3),
      I5 => \r_Count_reg[16]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_151_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_156\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_309_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_156_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_156_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_156_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_156_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_310_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_311_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_312_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_313_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_156_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_314_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_315_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_316_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_317_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(1),
      I1 => \r_Count_reg[22]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[0]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_157_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_5\(0),
      I1 => \r_Count_reg[22]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(3),
      O => \r_Alarm_Next_State1_carry__0_i_158_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(3),
      I1 => \r_Count_reg[22]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_159_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_1(15),
      I1 => \r_Count_reg[23]_5\(1),
      I2 => \^r_bcd_num_sel_reg[0]\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \r_Count_reg[22]_0\(0),
      I5 => \r_Count_reg[23]_5\(2),
      O => \r_Alarm_Next_State1_carry__0_i_160_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[22]_1\(2),
      I3 => \r_Count_reg[23]_5\(0),
      I4 => w_Seconds_1(15),
      I5 => \r_Count_reg[23]_5\(1),
      O => \r_Alarm_Next_State1_carry__0_i_161_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_1(13),
      I1 => \r_Count_reg[23]_3\(3),
      I2 => \^r_bcd_num_sel_reg[2]\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \r_Count_reg[22]_1\(2),
      I5 => \r_Count_reg[23]_5\(0),
      O => \r_Alarm_Next_State1_carry__0_i_162_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DF3B20CB20C4DF3"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_49_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_61_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_62_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_63_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_64_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(6)
    );
\r_Alarm_Next_State1_carry__0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_347_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_188_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_188_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_188_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_188_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_348_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_349_n_0\,
      DI(1 downto 0) => w_Seconds_1(8 downto 7),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_188_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_350_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_351_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_352_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_353_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAE0EF8A8A808"
    )
        port map (
      I0 => w_Seconds_1(9),
      I1 => \r_Count_reg[22]_1\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \^r_bcd_num_sel_reg[2]\(2),
      I4 => \^r_bcd_num_sel_reg[1]_1\(2),
      I5 => \r_Count_reg[16]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_189_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA08550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_0\(0),
      I1 => \r_Count_reg[23]_5\(2),
      I2 => w_Seconds_1(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I4 => \r_Count_reg[23]_4\(1),
      I5 => \^r_bcd_num_sel_reg[1]_3\,
      O => r_Alarm_State_reg_30
    );
\r_Alarm_Next_State1_carry__0_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \^r_bcd_num_sel_reg[1]_2\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_1\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_190_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[16]_1\(3),
      I4 => \^r_bcd_num_sel_reg[1]_2\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_191_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \^r_bcd_num_sel_reg[1]_1\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]\(2),
      I5 => \r_Count_reg[12]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_192_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_189_n_0\,
      I1 => w_Seconds_1(6),
      I2 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I3 => \^r_bcd_num_sel_reg[2]\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_193_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_190_n_0\,
      I1 => w_Seconds_1(5),
      I2 => w_Seconds_1(9),
      I3 => \^r_bcd_num_sel_reg[2]\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_194_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_191_n_0\,
      I1 => w_Seconds_1(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_1\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_195_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_192_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I2 => w_Seconds_1(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \^r_bcd_num_sel_reg[1]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_196_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_47_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_206_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_206_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_206_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_206_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_361_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_362_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_363_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_364_n_0\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_1\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_365_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_366_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_367_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_368_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[0]_0\(0),
      O => \^r_bcd_num_sel_reg[3]\(7)
    );
\r_Alarm_Next_State1_carry__0_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => w_Seconds_1(13),
      I1 => w_Seconds_1(9),
      I2 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I3 => \^r_bcd_num_sel_reg[2]\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_210_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => w_Seconds_1(8),
      I1 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I2 => w_Seconds_1(16),
      I3 => w_Seconds_1(13),
      I4 => w_Seconds_1(9),
      O => \r_Alarm_Next_State1_carry__0_i_211_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_133_n_0\,
      I1 => w_Seconds_1(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_212_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_134_n_0\,
      I1 => w_Seconds_1(7),
      I2 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_213_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_223_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_222_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_Sel_reg[1]_58\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__0_i_222_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__0_i_222_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_222_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_Sel_reg[1]_59\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__0_i_374_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_375_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_223\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_80_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_223_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_223_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_223_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_223_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_PM_INST_0_i_67_n_0,
      DI(1) => o_PM_INST_0_i_68_n_0,
      DI(0) => o_PM_INST_0_i_69_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_57\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_376_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_377_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_378_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_379_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_227\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_380_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_227_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_227_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_227_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_227_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_381_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_382_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_383_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_384_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_227_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_385_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_386_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_387_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_388_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_19\(1),
      I1 => \r_Count_reg[22]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[0]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_228_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_19\(0),
      I1 => \r_Count_reg[22]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(3),
      O => \r_Alarm_Next_State1_carry__0_i_229_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEDB26CAAC9B2482"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_75_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I2 => w_Seconds_1(2),
      I3 => w_Seconds_1(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_77_n_0\,
      I5 => w_Seconds_1(1),
      O => \^r_bcd_num_sel_reg[3]\(4)
    );
\r_Alarm_Next_State1_carry__0_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(3),
      I1 => \r_Count_reg[22]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_230_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_1(15),
      I1 => \r_Count_reg[23]_19\(1),
      I2 => \^r_bcd_num_sel_reg[0]\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \r_Count_reg[22]_0\(0),
      I5 => \r_Count_reg[23]_19\(2),
      O => \r_Alarm_Next_State1_carry__0_i_231_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[22]_1\(2),
      I3 => \r_Count_reg[23]_19\(0),
      I4 => w_Seconds_1(15),
      I5 => \r_Count_reg[23]_19\(1),
      O => \r_Alarm_Next_State1_carry__0_i_232_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => w_Seconds_1(13),
      I1 => \r_Count_reg[23]_2\(3),
      I2 => \^r_bcd_num_sel_reg[2]\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \r_Count_reg[22]_1\(2),
      I5 => \r_Count_reg[23]_19\(0),
      O => \r_Alarm_Next_State1_carry__0_i_233_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_389_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_234_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_234_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_234_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_234_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_348_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_349_n_0\,
      DI(1 downto 0) => w_Seconds_1(8 downto 7),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_234_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_390_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_391_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_392_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_393_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_189_n_0\,
      I1 => w_Seconds_1(6),
      I2 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I3 => \^r_bcd_num_sel_reg[2]\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_235_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_190_n_0\,
      I1 => w_Seconds_1(5),
      I2 => w_Seconds_1(9),
      I3 => \^r_bcd_num_sel_reg[2]\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_236_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_191_n_0\,
      I1 => w_Seconds_1(8),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \^r_bcd_num_sel_reg[1]_1\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[16]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_237_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_192_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I2 => w_Seconds_1(7),
      I3 => \r_Count_reg[12]_1\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \^r_bcd_num_sel_reg[1]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_238_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21D1DE21DE2"
    )
        port map (
      I0 => \r_Count_reg[23]_1\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_79_n_0\,
      I2 => \^r_bcd_num_sel_reg[1]_0\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I4 => r_Alarm_Next_State1_carry_i_49_n_0,
      I5 => \r_Alarm_Next_State1_carry__0_i_62_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(5)
    );
\r_Alarm_Next_State1_carry__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA99A955559959"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_49_n_0,
      I1 => \r_Count_reg[23]_1\(0),
      I2 => \r_Count_reg[23]_19\(2),
      I3 => w_Seconds_1(16),
      I4 => \r_Alarm_Next_State1_carry__0_i_85_n_1\,
      I5 => \^r_bcd_num_sel_reg[1]_8\(0),
      O => r_Alarm_State_reg_29
    );
\r_Alarm_Next_State1_carry__0_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC35A5A3CC3A5A5"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(2),
      I1 => \r_Count_reg[23]_6\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_430_n_0\,
      I3 => \r_Count_reg[23]_6\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I5 => \^r_bcd_num_sel_reg[2]_2\(1),
      O => \r_Alarm_Next_State1_carry__0_i_263_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_264\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D20DDB2D"
    )
        port map (
      I0 => w_Minutes_0(9),
      I1 => w_Minutes_0(7),
      I2 => w_Minutes_0(10),
      I3 => w_Minutes_0(8),
      I4 => w_Minutes_0(6),
      O => \r_Alarm_Next_State1_carry__0_i_264_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_265\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_33_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__0_i_265_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_BCD_Num_Sel_reg[2]_16\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_265_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__0_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_431_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_266_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_266_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_266_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_266_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_432_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_433_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_434_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_435_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_266_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_436_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_437_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_438_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_439_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_6\(0),
      I1 => \r_Count_reg[23]_5\(2),
      I2 => w_Seconds_1(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I4 => \r_Count_reg[23]_7\(1),
      I5 => \r_Count_reg[23]_30\,
      O => \r_Alarm_Next_State1_carry__0_i_267_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_268\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_267_n_0\,
      I1 => \r_Count_reg[23]_18\,
      I2 => \r_Count_reg[23]_7\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_6\(1),
      O => \r_Alarm_Next_State1_carry__0_i_268_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(1),
      I1 => \r_Count_reg[23]_6\(2),
      I2 => \^r_bcd_num_sel_reg[2]_0\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(2),
      O => \r_Alarm_Next_State1_carry__0_i_269_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_270\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(0),
      I1 => \r_Count_reg[23]_6\(1),
      I2 => \^r_bcd_num_sel_reg[2]_0\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(1),
      O => \r_Alarm_Next_State1_carry__0_i_270_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_271\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_0\(3),
      I1 => \r_Count_reg[23]_6\(0),
      I2 => \^r_bcd_num_sel_reg[0]_0\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_4\(0),
      O => \r_Alarm_Next_State1_carry__0_i_271_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_0\(2),
      O => \r_Alarm_Next_State1_carry__0_i_272_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_277\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \r_Alarm_Next_State1_carry__0_i_441_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_441_n_7\,
      O => \r_Alarm_Next_State1_carry__0_i_277_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_278\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \r_Alarm_Next_State1_carry__0_i_441_n_7\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_443_n_4\,
      O => \r_Alarm_Next_State1_carry__0_i_278_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_279\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11171777"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => \r_Alarm_Next_State1_carry__0_i_441_n_1\,
      I2 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I3 => r_Alarm_Next_State1_carry_i_593_n_0,
      I4 => \r_Alarm_Next_State1_carry__0_i_441_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_279_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_277_n_0\,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \r_Alarm_Next_State1_carry__0_i_441_n_1\,
      I3 => r_Alarm_Next_State1_carry_i_593_n_0,
      I4 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_441_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_280_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_278_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_441_n_7\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => w_Alarm_Time_Stamp(22),
      I5 => \r_Alarm_Next_State1_carry__0_i_441_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_281_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_285\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_206_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_285_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_285_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_285_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_285_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_452_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_453_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_454_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_455_n_0\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_2\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_456_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_457_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_458_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_459_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_286\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(1),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_286_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_287\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_287_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_288\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(3),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_288_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_289\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(2),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(1),
      O => w_Seconds_1(13)
    );
\r_Alarm_Next_State1_carry__0_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(2),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(1),
      O => w_Seconds_1(9)
    );
\r_Alarm_Next_State1_carry__0_i_291\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(1),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[20]_2\(0),
      O => w_Seconds_1(8)
    );
\r_Alarm_Next_State1_carry__0_i_292\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_2\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(3),
      O => w_Seconds_1(7)
    );
\r_Alarm_Next_State1_carry__0_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"057FFEA0FA80015F"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_470_n_0\,
      I1 => w_Seconds_1(9),
      I2 => \r_Alarm_Next_State1_carry__0_i_471_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_472_n_0\,
      I4 => w_Seconds_1(8),
      I5 => w_Seconds_1(7),
      O => \r_Alarm_Next_State1_carry__0_i_298_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C39433D63C3C3"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_470_n_0\,
      I1 => w_Seconds_1(9),
      I2 => \r_Alarm_Next_State1_carry__0_i_471_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_472_n_0\,
      I4 => w_Seconds_1(7),
      I5 => w_Seconds_1(8),
      O => \r_Alarm_Next_State1_carry__0_i_299_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7429514D756BD14"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_95_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_96_n_0\,
      I2 => w_Minutes_0(4),
      I3 => \r_Alarm_Next_State1_carry__0_i_32_n_0\,
      I4 => w_Minutes_0(3),
      I5 => w_Minutes_0(2),
      O => \r_Alarm_Next_State1_carry__0_i_30_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"646D2028EBFB49D9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_471_n_0\,
      I1 => w_Seconds_1(9),
      I2 => w_Seconds_1(8),
      I3 => w_Seconds_1(7),
      I4 => \r_Alarm_Next_State1_carry__0_i_472_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_470_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_300_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_473_n_0\,
      I2 => w_Seconds_1(8),
      I3 => w_Seconds_1(9),
      I4 => \r_Alarm_Next_State1_carry__0_i_471_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_301_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE249A82BEA6DB82"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_474_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_473_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_471_n_0\,
      I4 => w_Seconds_1(9),
      I5 => w_Seconds_1(8),
      O => \r_Alarm_Next_State1_carry__0_i_302_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_471_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_2\(2),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[20]_2\(1),
      I4 => \^r_bcd_num_sel_reg[1]_2\(1),
      I5 => \r_Count_reg[20]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_303_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_309\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_480_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_309_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_309_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_309_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_309_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_481_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_482_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_483_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_484_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_309_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_485_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_486_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_487_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_488_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAA959"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(0),
      I1 => \^r_bcd_num_sel_reg[1]_6\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I3 => \r_Count_reg[23]_7\(2),
      I4 => \r_Count_reg[23]_18\,
      I5 => \r_Alarm_Next_State1_carry__0_i_99_n_3\,
      O => \r_Alarm_Next_State1_carry__0_i_31_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(2),
      I1 => \r_Count_reg[22]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_310_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_311_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_3\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_312_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_313_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I1 => \r_Count_reg[23]_3\(2),
      I2 => \^r_bcd_num_sel_reg[2]\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \r_Count_reg[22]_1\(1),
      I5 => \r_Count_reg[23]_3\(3),
      O => \r_Alarm_Next_State1_carry__0_i_314_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_315\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I1 => \r_Count_reg[23]_3\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \r_Count_reg[23]_3\(2),
      O => \r_Alarm_Next_State1_carry__0_i_315_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I1 => \r_Count_reg[23]_3\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I3 => \r_Count_reg[23]_3\(1),
      O => \r_Alarm_Next_State1_carry__0_i_316_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(9),
      I1 => \r_Count_reg[23]_20\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I3 => \r_Count_reg[23]_3\(0),
      O => \r_Alarm_Next_State1_carry__0_i_317_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_318\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(3),
      O => w_Seconds_1(15)
    );
\r_Alarm_Next_State1_carry__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0337F017F0133F0"
    )
        port map (
      I0 => w_Minutes_0(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_96_n_0\,
      I2 => w_Minutes_0(4),
      I3 => \r_Alarm_Next_State1_carry__0_i_100_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_101_n_0\,
      I5 => w_Minutes_0(5),
      O => \r_Alarm_Next_State1_carry__0_i_32_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_35_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_33_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_33_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_33_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^r_bcd_num_sel_reg[2]_1\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_103_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_104_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_105_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_106_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555444"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_99_n_3\,
      I1 => \r_Count_reg[23]_18\,
      I2 => \r_Count_reg[23]_7\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_6\(1),
      O => \r_Alarm_Next_State1_carry__0_i_34_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_347\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_347_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_347_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_347_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_347_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds_1(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_347_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_514_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_515_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_516_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_517_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2F322EEC0E200"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \^r_bcd_num_sel_reg[1]_1\(2),
      I3 => w_Seconds_1(9),
      I4 => \^r_bcd_num_sel_reg[1]\(1),
      I5 => \r_Count_reg[12]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_348_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \r_Count_reg[20]_2\(1),
      I1 => \^r_bcd_num_sel_reg[1]_2\(2),
      I2 => \^r_bcd_num_sel_reg[1]\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \r_Count_reg[12]_1\(1),
      I5 => w_Seconds_1(5),
      O => \r_Alarm_Next_State1_carry__0_i_349_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_107_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_35_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_35_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_35_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => w_Minutes_0(10 downto 7),
      O(3) => \^r_bcd_num_sel_reg[3]_0\(0),
      O(2 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_35_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_108_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_109_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_110_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_111_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_348_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I2 => w_Seconds_1(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \^r_bcd_num_sel_reg[1]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_350_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_349_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_1\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_sel_reg[1]\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_351_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_sel_reg[1]_1\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds_1(8),
      O => \r_Alarm_Next_State1_carry__0_i_352_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_353\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_sel_reg[1]_2\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_353_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A666"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_96_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_31_n_0\,
      I2 => \^r_bcd_num_sel_reg[2]_1\(0),
      I3 => \^r_bcd_num_sel_reg[3]_0\(0),
      I4 => \^r_bcd_num_sel_reg[2]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_36_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_361\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_522_n_0\,
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => r_Alarm_Next_State1_carry_i_594_n_5,
      I3 => r_Alarm_Next_State1_carry_i_593_n_5,
      I4 => \r_Alarm_Next_State1_carry__0_i_523_n_7\,
      O => \r_Alarm_Next_State1_carry__0_i_361_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_362\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_524_n_0\,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_594_n_6,
      I3 => r_Alarm_Next_State1_carry_i_593_n_6,
      I4 => r_Alarm_Next_State1_carry_i_330_n_4,
      O => \r_Alarm_Next_State1_carry__0_i_362_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_363\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_594_n_7,
      I1 => r_Alarm_Next_State1_carry_i_593_n_7,
      I2 => r_Alarm_Next_State1_carry_i_330_n_5,
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_525_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_363_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_364\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_338_n_0,
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_328_n_4,
      I3 => r_Alarm_Next_State1_carry_i_329_n_4,
      I4 => r_Alarm_Next_State1_carry_i_330_n_6,
      O => \r_Alarm_Next_State1_carry__0_i_364_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_361_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_523_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => r_Alarm_Next_State1_carry_i_594_n_4,
      I4 => \^axi_rdata_reg[16]\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_526_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_365_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_362_n_0\,
      I1 => r_Alarm_Next_State1_carry_i_594_n_5,
      I2 => r_Alarm_Next_State1_carry_i_593_n_5,
      I3 => \r_Alarm_Next_State1_carry__0_i_523_n_7\,
      I4 => \^axi_rdata_reg[12]\(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_522_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_366_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_363_n_0\,
      I1 => r_Alarm_Next_State1_carry_i_594_n_6,
      I2 => r_Alarm_Next_State1_carry_i_593_n_6,
      I3 => r_Alarm_Next_State1_carry_i_330_n_4,
      I4 => \^axi_rdata_reg[12]\(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_524_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_367_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_364_n_0\,
      I1 => r_Alarm_Next_State1_carry_i_594_n_7,
      I2 => r_Alarm_Next_State1_carry_i_593_n_7,
      I3 => r_Alarm_Next_State1_carry_i_330_n_5,
      I4 => \^axi_rdata_reg[12]\(1),
      I5 => \r_Alarm_Next_State1_carry__0_i_525_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_368_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_374\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]\(1),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_374_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_375\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_375_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_376\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(3),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_376_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I1 => \^r_bcd_num_sel_reg[0]\(1),
      I2 => \r_Count_reg[22]_0\(0),
      I3 => \r_Count_reg[22]_1\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \^r_bcd_num_sel_reg[2]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_377_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778878787787878"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I1 => w_Seconds_1(15),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \^r_bcd_num_sel_reg[0]\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \r_Count_reg[22]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_378_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I1 => \^r_bcd_num_sel_reg[2]\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[22]_1\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I5 => w_Seconds_1(15),
      O => \r_Alarm_Next_State1_carry__0_i_379_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_380\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_532_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_380_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_380_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_380_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_380_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_533_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_534_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_535_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_536_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_380_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_537_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_538_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_539_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_540_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(2),
      I1 => \r_Count_reg[22]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_381_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(1),
      I1 => \r_Count_reg[20]_2\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[2]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_382_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_2\(0),
      I1 => \r_Count_reg[20]_2\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_383_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(3),
      I1 => \r_Count_reg[20]_2\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_384_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I1 => \r_Count_reg[23]_2\(2),
      I2 => \^r_bcd_num_sel_reg[2]\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \r_Count_reg[22]_1\(1),
      I5 => \r_Count_reg[23]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_385_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I1 => \r_Count_reg[23]_2\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I3 => \r_Count_reg[23]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_386_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_387\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I1 => \r_Count_reg[23]_2\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I3 => \r_Count_reg[23]_2\(1),
      O => \r_Alarm_Next_State1_carry__0_i_387_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(9),
      I1 => \r_Count_reg[23]_21\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I3 => \r_Count_reg[23]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_388_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_389\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_389_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_389_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_389_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_389_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => w_Seconds_1(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_389_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_541_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_542_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_543_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_544_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_348_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I2 => w_Seconds_1(6),
      I3 => \r_Count_reg[12]_1\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I5 => \^r_bcd_num_sel_reg[1]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_390_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_349_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_1\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[16]_1\(0),
      I4 => \^r_bcd_num_sel_reg[1]\(0),
      I5 => \r_Count_reg[12]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_391_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \^r_bcd_num_sel_reg[1]_1\(1),
      I4 => \r_Count_reg[16]_1\(0),
      I5 => w_Seconds_1(8),
      O => \r_Alarm_Next_State1_carry__0_i_392_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_393\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(3),
      I1 => \^r_bcd_num_sel_reg[1]_2\(0),
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_393_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77733373CCC777C7"
    )
        port map (
      I0 => w_Minutes_0(7),
      I1 => w_Minutes_0(9),
      I2 => \^r_bcd_num_sel_reg[1]_6\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \r_Count_reg[23]_7\(2),
      I5 => w_Minutes_0(8),
      O => \r_Alarm_Next_State1_carry__0_i_430_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_431\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_431_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_431_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_431_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_431_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_573_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_574_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_575_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_431_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_576_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_577_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_578_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_579_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550455F7"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_2\(3),
      I1 => \r_Count_reg[23]_5\(2),
      I2 => w_Seconds_1(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I4 => \r_Count_reg[23]_7\(0),
      I5 => \r_Count_reg[23]_29\,
      O => \r_Alarm_Next_State1_carry__0_i_432_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_433\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_33\,
      I1 => w_Minutes_0(7),
      O => \r_Alarm_Next_State1_carry__0_i_433_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F10F0E"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_1\(2),
      I1 => \^r_bcd_num_sel_reg[2]_1\(0),
      I2 => \^r_bcd_num_sel_reg[3]_0\(0),
      I3 => \^r_bcd_num_sel_reg[2]_1\(1),
      I4 => \^r_bcd_num_sel_reg[2]_1\(3),
      I5 => w_Minutes_0(6),
      O => \r_Alarm_Next_State1_carry__0_i_434_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_435\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFFFF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_1\(0),
      I1 => \^r_bcd_num_sel_reg[3]_0\(0),
      I2 => \^r_bcd_num_sel_reg[2]_1\(1),
      I3 => \^r_bcd_num_sel_reg[2]_1\(2),
      I4 => w_Minutes_0(5),
      O => \r_Alarm_Next_State1_carry__0_i_435_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_432_n_0\,
      I1 => \r_Count_reg[23]_30\,
      I2 => w_Minutes_0(9),
      O => \r_Alarm_Next_State1_carry__0_i_436_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_437\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_433_n_0\,
      I1 => \r_Count_reg[23]_29\,
      I2 => \r_Count_reg[23]_7\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I4 => \^r_bcd_num_sel_reg[2]_2\(3),
      O => \r_Alarm_Next_State1_carry__0_i_437_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Count_reg[23]_33\,
      I1 => w_Minutes_0(7),
      I2 => \r_Alarm_Next_State1_carry__0_i_434_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_438_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_435_n_0\,
      I1 => \r_Count_reg[23]_28\,
      I2 => w_Minutes_0(6),
      O => \r_Alarm_Next_State1_carry__0_i_439_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_441\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_443_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_441_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__0_i_441_n_1\,
      CO(1) => \NLW_r_Alarm_Next_State1_carry__0_i_441_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__0_i_441_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => w_Alarm_Time_Stamp(23 downto 22),
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__0_i_441_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_Alarm_Next_State1_carry__0_i_441_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_441_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__0_i_583_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_584_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_442\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_523_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      CO(2) => \NLW_r_Alarm_Next_State1_carry__0_i_442_CO_UNCONNECTED\(2),
      CO(1) => \r_Alarm_Next_State1_carry__0_i_442_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_442_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => w_Alarm_Time_Stamp(23 downto 22),
      DI(0) => \r_Alarm_Next_State1_carry__0_i_585_n_0\,
      O(3) => \NLW_r_Alarm_Next_State1_carry__0_i_442_O_UNCONNECTED\(3),
      O(2) => \r_Alarm_Next_State1_carry__0_i_442_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_442_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_442_n_7\,
      S(3) => '1',
      S(2) => \r_Alarm_Next_State1_carry__0_i_586_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_587_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_588_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_443\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_823_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_443_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_443_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_443_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_443_n_3\,
      CYINIT => '0',
      DI(3) => w_Alarm_Time_Stamp(21),
      DI(2) => \r_Alarm_Next_State1_carry__0_i_589_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_590_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_591_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__0_i_443_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__0_i_443_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_443_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_443_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__0_i_592_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_593_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_594_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_595_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_442_n_7\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => r_Alarm_Next_State1_carry_i_823_n_5,
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_442_n_6\,
      I5 => r_Alarm_Next_State1_carry_i_823_n_4,
      O => \r_Alarm_Next_State1_carry__0_i_452_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_523_n_4\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => r_Alarm_Next_State1_carry_i_823_n_6,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => \r_Alarm_Next_State1_carry__0_i_442_n_7\,
      I5 => r_Alarm_Next_State1_carry_i_823_n_5,
      O => \r_Alarm_Next_State1_carry__0_i_453_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_523_n_5\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => r_Alarm_Next_State1_carry_i_823_n_7,
      I3 => \^axi_rdata_reg[16]\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_523_n_4\,
      I5 => r_Alarm_Next_State1_carry_i_823_n_6,
      O => \r_Alarm_Next_State1_carry__0_i_454_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_523_n_6\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => r_Alarm_Next_State1_carry_i_594_n_4,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_523_n_5\,
      I5 => r_Alarm_Next_State1_carry_i_823_n_7,
      O => \r_Alarm_Next_State1_carry__0_i_455_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_452_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_442_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => r_Alarm_Next_State1_carry_i_823_n_4,
      I4 => \^axi_rdata_reg[20]\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_596_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_456_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_453_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_442_n_7\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => r_Alarm_Next_State1_carry_i_823_n_5,
      I4 => \^axi_rdata_reg[16]\(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_597_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_457_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_454_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_523_n_4\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => r_Alarm_Next_State1_carry_i_823_n_6,
      I4 => \^axi_rdata_reg[16]\(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_598_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_458_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_455_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_523_n_5\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => r_Alarm_Next_State1_carry_i_823_n_7,
      I4 => \^axi_rdata_reg[16]\(1),
      I5 => \r_Alarm_Next_State1_carry__0_i_599_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_459_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_0\(1),
      O => w_Minutes_0(2)
    );
\r_Alarm_Next_State1_carry__0_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEE7751751188AE"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_606_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_607_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_608_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I5 => w_Seconds_1(9),
      O => \r_Alarm_Next_State1_carry__0_i_470_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31071C30F3C71F73"
    )
        port map (
      I0 => w_Seconds_1(9),
      I1 => \r_Alarm_Next_State1_carry__0_i_608_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_607_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_606_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_471_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CB6D2B492C3C3"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_606_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_607_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_608_n_0\,
      I4 => w_Seconds_1(9),
      I5 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_472_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020646D49D9FBFB"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_609_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_288_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_607_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_610_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_473_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_607_n_0\,
      I1 => \^r_bcd_num_sel_reg[2]\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[20]_2\(3),
      I4 => \^r_bcd_num_sel_reg[1]_2\(3),
      I5 => \r_Count_reg[20]_2\(2),
      O => \r_Alarm_Next_State1_carry__0_i_474_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_480\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_480_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_480_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_480_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_480_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_615_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_616_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_617_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_480_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_618_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_619_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_620_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_621_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(1),
      O => \r_Alarm_Next_State1_carry__0_i_481_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_482_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_20\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_483_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_484_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_485\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(8),
      I1 => \r_Count_reg[23]_20\(2),
      I2 => w_Seconds_1(9),
      I3 => \r_Count_reg[23]_20\(3),
      O => \r_Alarm_Next_State1_carry__0_i_485_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_486\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(7),
      I1 => \r_Count_reg[23]_20\(1),
      I2 => w_Seconds_1(8),
      I3 => \r_Count_reg[23]_20\(2),
      O => \r_Alarm_Next_State1_carry__0_i_486_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_487\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(6),
      I1 => \r_Count_reg[23]_20\(0),
      I2 => w_Seconds_1(7),
      I3 => \r_Count_reg[23]_20\(1),
      O => \r_Alarm_Next_State1_carry__0_i_487_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_488\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds_1(5),
      I1 => \r_Count_reg[23]_22\(3),
      I2 => w_Seconds_1(6),
      I3 => \r_Count_reg[23]_20\(0),
      O => \r_Alarm_Next_State1_carry__0_i_488_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I1 => \^r_bcd_num_sel_reg[0]\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \r_Count_reg[23]_5\(2),
      O => \r_Alarm_Next_State1_carry__0_i_49_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_73_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_50_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_50_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_50_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_131_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_132_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_133_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_134_n_0\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[2]_0\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_135_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_136_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_137_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_138_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_0\(0),
      O => w_Minutes_0(1)
    );
\r_Alarm_Next_State1_carry__0_i_514\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_sel_reg[1]_1\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_514_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_515\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_sel_reg[1]_1\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_515_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_516\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_sel_reg[1]_1\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_516_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_517\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_517_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => w_Minutes_0(5),
      I1 => \r_Alarm_Next_State1_carry__0_i_101_n_0\,
      I2 => w_Minutes_0(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_96_n_0\,
      I4 => w_Minutes_0(4),
      O => \r_Alarm_Next_State1_carry__0_i_52_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_522\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_594_n_4,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_523_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_522_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_523\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_330_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_523_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_523_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_523_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_523_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_646_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_647_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_648_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_649_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__0_i_523_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__0_i_523_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_523_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_523_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__0_i_650_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_651_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_652_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_653_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_524\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_523_n_7\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_5,
      I2 => r_Alarm_Next_State1_carry_i_594_n_5,
      O => \r_Alarm_Next_State1_carry__0_i_524_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_525\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_330_n_4,
      I1 => r_Alarm_Next_State1_carry_i_593_n_6,
      I2 => r_Alarm_Next_State1_carry_i_594_n_6,
      O => \r_Alarm_Next_State1_carry__0_i_525_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_526\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_823_n_7,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_523_n_5\,
      O => \r_Alarm_Next_State1_carry__0_i_526_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_4\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_0\(2),
      O => w_Minutes_0(3)
    );
\r_Alarm_Next_State1_carry__0_i_532\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__0_i_532_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_532_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_532_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_532_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_658_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_659_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_660_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_532_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_661_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_662_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_663_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_664_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(2),
      I1 => \r_Count_reg[20]_2\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(1),
      O => \r_Alarm_Next_State1_carry__0_i_533_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(1),
      I1 => \r_Count_reg[16]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_534_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => \r_Count_reg[23]_21\(0),
      I1 => \r_Count_reg[16]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_535_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(3),
      I1 => \r_Count_reg[16]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_536_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_537\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(8),
      I1 => \r_Count_reg[23]_21\(2),
      I2 => w_Seconds_1(9),
      I3 => \r_Count_reg[23]_21\(3),
      O => \r_Alarm_Next_State1_carry__0_i_537_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_538\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(7),
      I1 => \r_Count_reg[23]_21\(1),
      I2 => w_Seconds_1(8),
      I3 => \r_Count_reg[23]_21\(2),
      O => \r_Alarm_Next_State1_carry__0_i_538_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_539\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Seconds_1(6),
      I1 => \r_Count_reg[23]_21\(0),
      I2 => w_Seconds_1(7),
      I3 => \r_Count_reg[23]_21\(1),
      O => \r_Alarm_Next_State1_carry__0_i_539_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC35A5A3CC3A5A5"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_0\(2),
      I1 => \r_Count_reg[23]_4\(3),
      I2 => \r_Alarm_Next_State1_carry__0_i_96_n_0\,
      I3 => \r_Count_reg[23]_6\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I5 => \^r_bcd_num_sel_reg[2]_0\(3),
      O => \r_Alarm_Next_State1_carry__0_i_54_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_540\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Seconds_1(5),
      I1 => \r_Count_reg[23]_23\(3),
      I2 => w_Seconds_1(6),
      I3 => \r_Count_reg[23]_21\(0),
      O => \r_Alarm_Next_State1_carry__0_i_540_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_541\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(2),
      I1 => \^r_bcd_num_sel_reg[1]_1\(3),
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_541_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_542\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(1),
      I1 => \^r_bcd_num_sel_reg[1]_1\(2),
      I2 => \r_Count_reg[12]_1\(1),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_542_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_543\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \r_Count_reg[16]_1\(0),
      I1 => \^r_bcd_num_sel_reg[1]_1\(1),
      I2 => \r_Count_reg[12]_1\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I4 => \^r_bcd_num_sel_reg[1]\(0),
      O => \r_Alarm_Next_State1_carry__0_i_543_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_544\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => \r_Alarm_Next_State1_carry__0_i_544_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_573\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EFF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(0),
      I1 => \^r_bcd_num_sel_reg[2]_1\(0),
      I2 => \^r_bcd_num_sel_reg[2]_1\(1),
      I3 => w_Minutes_0(4),
      O => \r_Alarm_Next_State1_carry__0_i_573_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_574\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_1\(0),
      I1 => \^r_bcd_num_sel_reg[3]_0\(0),
      I2 => w_Minutes_0(3),
      O => \r_Alarm_Next_State1_carry__0_i_574_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABABBBBFFBF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(0),
      I1 => \^r_bcd_num_sel_reg[2]_0\(1),
      I2 => \r_Count_reg[23]_5\(2),
      I3 => w_Seconds_1(16),
      I4 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I5 => \r_Count_reg[23]_4\(2),
      O => \r_Alarm_Next_State1_carry__0_i_575_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_573_n_0\,
      I1 => \^r_bcd_num_sel_reg[2]_1\(2),
      I2 => \^r_bcd_num_sel_reg[2]_1\(1),
      I3 => \^r_bcd_num_sel_reg[3]_0\(0),
      I4 => \^r_bcd_num_sel_reg[2]_1\(0),
      I5 => w_Minutes_0(5),
      O => \r_Alarm_Next_State1_carry__0_i_576_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_577\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(0),
      I1 => \^r_bcd_num_sel_reg[2]_1\(0),
      I2 => \^r_bcd_num_sel_reg[2]_1\(1),
      I3 => w_Minutes_0(4),
      I4 => \r_Alarm_Next_State1_carry__0_i_574_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_577_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_578\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_1\(0),
      I1 => \^r_bcd_num_sel_reg[3]_0\(0),
      I2 => w_Minutes_0(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_575_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_578_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550455F7AAFBAA08"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_0\(1),
      I1 => \r_Count_reg[23]_5\(2),
      I2 => w_Seconds_1(16),
      I3 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I4 => \r_Count_reg[23]_4\(2),
      I5 => \^r_bcd_num_sel_reg[3]_0\(0),
      O => \r_Alarm_Next_State1_carry__0_i_579_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_583\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_Alarm_Next_State1_carry__0_i_583_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_584\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_Alarm_Next_State1_carry__0_i_584_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_585\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_Alarm_Next_State1_carry__0_i_585_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_586\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => \r_Alarm_Next_State1_carry__0_i_586_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_587\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_Alarm_Next_State1_carry__0_i_587_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_588\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(22),
      O => \r_Alarm_Next_State1_carry__0_i_588_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_589\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => \r_Alarm_Next_State1_carry__0_i_589_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_590\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_Alarm_Next_State1_carry__0_i_590_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_591\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \^axi_rdata_reg[20]\(1),
      O => \r_Alarm_Next_State1_carry__0_i_591_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_592\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_Alarm_Next_State1_carry__0_i_592_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_593\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(21),
      O => \r_Alarm_Next_State1_carry__0_i_593_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_594\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \^axi_rdata_reg[20]\(3),
      O => \r_Alarm_Next_State1_carry__0_i_594_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_595\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => \^axi_rdata_reg[20]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_595_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_596\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_443_n_7\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_442_n_5\,
      O => \r_Alarm_Next_State1_carry__0_i_596_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_597\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_823_n_4,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_442_n_6\,
      O => \r_Alarm_Next_State1_carry__0_i_597_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_598\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_823_n_5,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_442_n_7\,
      O => \r_Alarm_Next_State1_carry__0_i_598_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_599\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_823_n_6,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_523_n_4\,
      O => \r_Alarm_Next_State1_carry__0_i_599_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_30_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_31_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(10)
    );
\r_Alarm_Next_State1_carry__0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3CB2CFF00CB2C32"
    )
        port map (
      I0 => w_Seconds_1(3),
      I1 => w_Seconds_1(5),
      I2 => w_Seconds_1(4),
      I3 => \r_Alarm_Next_State1_carry__0_i_145_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_146_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_147_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_60_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4DBF24FD20D4B24"
    )
        port map (
      I0 => w_Seconds_1(14),
      I1 => w_Seconds_1(16),
      I2 => w_Seconds_1(15),
      I3 => w_Seconds_1(13),
      I4 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_606_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0380E8FEFE3F0380"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I2 => w_Seconds_1(16),
      I3 => w_Seconds_1(14),
      I4 => w_Seconds_1(15),
      I5 => w_Seconds_1(13),
      O => \r_Alarm_Next_State1_carry__0_i_607_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D6B96B99294694"
    )
        port map (
      I0 => w_Seconds_1(14),
      I1 => w_Seconds_1(16),
      I2 => w_Seconds_1(15),
      I3 => w_Seconds_1(13),
      I4 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_287_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_608_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_609\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF7110AF"
    )
        port map (
      I0 => w_Seconds_1(13),
      I1 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      I2 => w_Seconds_1(15),
      I3 => w_Seconds_1(16),
      I4 => w_Seconds_1(14),
      O => \r_Alarm_Next_State1_carry__0_i_609_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45447577"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_0\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_85_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_19\(2),
      I4 => \r_Count_reg[23]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_61_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_610\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2BD2D42"
    )
        port map (
      I0 => w_Seconds_1(16),
      I1 => w_Seconds_1(14),
      I2 => w_Seconds_1(15),
      I3 => w_Seconds_1(13),
      I4 => \r_Alarm_Next_State1_carry__0_i_286_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_610_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_615_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_616_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_22\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_617_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_22\(2),
      I4 => w_Seconds_1(5),
      I5 => \r_Count_reg[23]_22\(3),
      O => \r_Alarm_Next_State1_carry__0_i_618_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_22\(1),
      I4 => w_Seconds_1(4),
      I5 => \r_Count_reg[23]_22\(2),
      O => \r_Alarm_Next_State1_carry__0_i_619_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_8\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_85_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_19\(2),
      I4 => \r_Count_reg[23]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_62_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_22\(0),
      I4 => w_Seconds_1(3),
      I5 => \r_Count_reg[23]_22\(1),
      O => \r_Alarm_Next_State1_carry__0_i_620_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => r_Alarm_Next_State1_carry_i_46_n_2,
      I4 => \^r_bcd_num_sel_reg[1]\(2),
      I5 => \r_Count_reg[23]_22\(0),
      O => \r_Alarm_Next_State1_carry__0_i_621_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_0\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_85_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_19\(2),
      I4 => \r_Count_reg[23]_1\(2),
      O => \r_Alarm_Next_State1_carry__0_i_63_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A40D8AD4AE4FDAD"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_148_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_149_n_0\,
      I2 => w_Seconds_1(6),
      I3 => w_Seconds_1(5),
      I4 => \r_Alarm_Next_State1_carry__0_i_151_n_0\,
      I5 => w_Seconds_1(4),
      O => \r_Alarm_Next_State1_carry__0_i_64_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_646\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_Alarm_Next_State1_carry__0_i_646_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_647\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_Alarm_Next_State1_carry__0_i_647_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_648\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(22),
      O => \r_Alarm_Next_State1_carry__0_i_648_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_649\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(21),
      O => \r_Alarm_Next_State1_carry__0_i_649_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_650\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(21),
      O => \r_Alarm_Next_State1_carry__0_i_650_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_651\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => \^axi_rdata_reg[20]\(3),
      O => \r_Alarm_Next_State1_carry__0_i_651_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_652\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_648_n_0\,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(23),
      O => \r_Alarm_Next_State1_carry__0_i_652_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_653\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_649_n_0\,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => w_Alarm_Time_Stamp(22),
      O => \r_Alarm_Next_State1_carry__0_i_653_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(2),
      I1 => \r_Count_reg[16]_1\(0),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(1),
      O => \r_Alarm_Next_State1_carry__0_i_658_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(1),
      I1 => \r_Count_reg[12]_1\(3),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]_1\(0),
      O => \r_Alarm_Next_State1_carry__0_i_659_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]\(1),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_0\(0),
      O => w_Seconds_1(16)
    );
\r_Alarm_Next_State1_carry__0_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABFFFFBBFB"
    )
        port map (
      I0 => \r_Count_reg[23]_23\(0),
      I1 => \r_Count_reg[12]_1\(2),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_46_n_2,
      I5 => \^r_bcd_num_sel_reg[1]\(2),
      O => \r_Alarm_Next_State1_carry__0_i_660_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[16]_1\(0),
      I3 => \r_Count_reg[23]_23\(2),
      I4 => w_Seconds_1(5),
      I5 => \r_Count_reg[23]_23\(3),
      O => \r_Alarm_Next_State1_carry__0_i_661_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[12]_1\(3),
      I3 => \r_Count_reg[23]_23\(1),
      I4 => w_Seconds_1(4),
      I5 => \r_Count_reg[23]_23\(2),
      O => \r_Alarm_Next_State1_carry__0_i_662_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I2 => \r_Count_reg[12]_1\(2),
      I3 => \r_Count_reg[23]_23\(0),
      I4 => w_Seconds_1(3),
      I5 => \r_Count_reg[23]_23\(1),
      O => \r_Alarm_Next_State1_carry__0_i_663_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(2),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => r_Alarm_Next_State1_carry_i_46_n_2,
      I4 => \^r_bcd_num_sel_reg[1]\(2),
      I5 => \r_Count_reg[23]_23\(0),
      O => \r_Alarm_Next_State1_carry__0_i_664_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_156_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_67_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_67_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_67_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__0_i_157_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_158_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_159_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_67_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_160_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_161_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_162_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_676\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]\(3),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[22]_1\(2),
      O => w_Seconds_1(14)
    );
\r_Alarm_Next_State1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05717150FA8E8EAF"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_32_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_30_n_0\,
      I2 => \^r_bcd_num_sel_reg[2]_1\(0),
      I3 => \r_Alarm_Next_State1_carry__0_i_34_n_0\,
      I4 => \^r_bcd_num_sel_reg[3]_0\(0),
      I5 => \r_Alarm_Next_State1_carry__0_i_36_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(12)
    );
\r_Alarm_Next_State1_carry__0_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_188_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_73_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_73_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_73_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_189_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_190_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_191_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_192_n_0\,
      O(3) => \^r_bcd_num_sel_reg[0]_0\(0),
      O(2 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_73_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_193_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_194_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_195_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_196_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0C30FB20F3CF04"
    )
        port map (
      I0 => w_Seconds_1(5),
      I1 => \r_Alarm_Next_State1_carry__0_i_145_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_146_n_0\,
      I3 => \r_Alarm_Next_State1_carry__0_i_147_n_0\,
      I4 => w_Seconds_1(4),
      I5 => w_Seconds_1(3),
      O => \r_Alarm_Next_State1_carry__0_i_75_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(3),
      O => w_Seconds_1(3)
    );
\r_Alarm_Next_State1_carry__0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C26939336369BC9"
    )
        port map (
      I0 => w_Seconds_1(3),
      I1 => w_Seconds_1(5),
      I2 => w_Seconds_1(4),
      I3 => \r_Alarm_Next_State1_carry__0_i_145_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_146_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_147_n_0\,
      O => \r_Alarm_Next_State1_carry__0_i_77_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_85_n_1\,
      I1 => \^r_bcd_num_sel_reg[0]\(1),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[22]_0\(0),
      I4 => \r_Count_reg[23]_19\(2),
      O => \r_Alarm_Next_State1_carry__0_i_79_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_86_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_80_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_80_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_80_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_131_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_132_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_133_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_134_n_0\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_0\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_210_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_211_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_212_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_213_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_227_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__0_i_85_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__0_i_85_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_85_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_85_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__0_i_228_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_229_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_230_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_85_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__0_i_231_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_232_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_233_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_234_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_86_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_86_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_86_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_86_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__0_i_189_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__0_i_190_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_191_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_192_n_0\,
      O(3) => \^r_bcd_num_sel_reg[1]_8\(0),
      O(2 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_86_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__0_i_235_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_236_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_237_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_238_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_30_n_0\,
      I1 => \^r_bcd_num_sel_reg[3]_0\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_34_n_0\,
      I3 => \^r_bcd_num_sel_reg[2]_1\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_32_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(11)
    );
\r_Alarm_Next_State1_carry__0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_0\(3),
      I1 => \r_Count_reg[23]_6\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_101_n_0\,
      I3 => \r_Count_reg[23]_6\(1),
      I4 => \r_Alarm_Next_State1_carry__0_i_49_n_0\,
      I5 => \^r_bcd_num_sel_reg[2]_2\(0),
      O => \r_Alarm_Next_State1_carry__0_i_95_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBBE82A69ABE8224"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_263_n_0\,
      I1 => w_Minutes_0(6),
      I2 => \r_Alarm_Next_State1_carry__0_i_264_n_0\,
      I3 => w_Minutes_0(5),
      I4 => \r_Alarm_Next_State1_carry__0_i_101_n_0\,
      I5 => w_Minutes_0(4),
      O => \r_Alarm_Next_State1_carry__0_i_96_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \r_Count_reg[23]_6\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_67_n_1\,
      I2 => w_Seconds_1(16),
      I3 => \r_Count_reg[23]_5\(2),
      I4 => \^r_bcd_num_sel_reg[2]_0\(3),
      O => w_Minutes_0(4)
    );
\r_Alarm_Next_State1_carry__0_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_266_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__0_i_99_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__0_i_99_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Alarm_Next_State1_carry__0_i_267_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_99_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r_Alarm_Next_State1_carry__0_i_268_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I1 => \^r_alarm_state_reg_0\(1),
      I2 => \r_Count_reg[23]_10\(1),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_28_n_1\,
      I5 => \r_Count_reg[23]_9\(1),
      O => \^r_bcd_num_sel_reg[3]\(18)
    );
\r_Alarm_Next_State1_carry__1_i_1002\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_192_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1002_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1002_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1002_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1002_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1005_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_27\(2 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_46\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1120_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1121_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_70\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_1005\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_2\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_1012_n_0\,
      I2 => \^co\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1005_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1009\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_12\(0),
      I1 => \^co\(0),
      I2 => \^r_bcd_num_sel_reg[3]_2\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1005_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1009_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1010\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_1010_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[1]_29\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_1010_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1010_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[1]_27\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_1010_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[1]_30\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_1010_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1124_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_1011\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_1011_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[1]_27\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_1011_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1011_n_3\,
      CYINIT => \^co\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1125_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_1011_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[1]_28\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_1011_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1126_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_1012\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1012_n_0\,
      CO(2) => \NLW_r_Alarm_Next_State1_carry__1_i_1012_CO_UNCONNECTED\(2),
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1012_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1012_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[1]_23\(0),
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1127_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1128_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_Alarm_Next_State1_carry__1_i_1012_O_UNCONNECTED\(3),
      O(2 downto 1) => \r_BCD_Num_Sel_reg[1]_24\(1 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_1012_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_Alarm_Next_State1_carry__1_i_1129_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1130_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_1013\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1013_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1014\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1014_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1015\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1015_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1016\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1016_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1017\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1017_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1017_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1017_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1017_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1131_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1132_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1133_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_1017_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1134_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1135_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1136_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1137_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1018\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1018_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1019\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1019_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1020\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1020_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1021\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1021_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1022\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_11\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1022_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1023\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_11\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1023_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1024\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => O(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_11\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1024_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1025\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => O(2),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => O(3),
      O => \r_Alarm_Next_State1_carry__1_i_1025_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1051\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1051_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1051_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1051_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1051_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1174_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^r_alarm_state_reg_11\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1175_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1176_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1177_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1178_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1052\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1179_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1052_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1052_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1052_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1052_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_38\(2 downto 0),
      DI(0) => \r_Alarm_Next_State1_carry__1_i_1183_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_1052_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_39\(2 downto 0),
      S(0) => \r_Alarm_Next_State1_carry__1_i_1187_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1061\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1061_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1062\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1062_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1063\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1063_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1064\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1064_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1065\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1065_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1066\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1188_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1066_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1066_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1066_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1066_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1189_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1190_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_278_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_15(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1191_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1192_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1193_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1194_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1067\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1051_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1067_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1067_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1067_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1067_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1195_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_438_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1196_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_1067_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_1067_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_1067_n_6\,
      O(0) => r_Alarm_State_reg_12(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1197_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1198_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1199_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1200_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1068\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1068_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1069\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1069_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1070\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1070_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1071\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1071_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1072\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1072_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1073\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1201_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1073_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1073_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1073_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1073_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1202_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1203_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_278_n_0\,
      O(3 downto 1) => \^r_alarm_state_reg_8\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_1073_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__1_i_1204_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1205_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1206_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1207_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_599_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1108_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_599_n_7\,
      I3 => \^r_bcd_num_sel_reg[1]_18\(0),
      I4 => \^r_bcd_num_sel_reg[1]_21\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1111_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_599_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1112_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_2\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_1012_n_0\,
      I2 => \^co\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1005_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1120_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count_reg[23]_27\(2),
      I1 => \^co\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1012_n_0\,
      I3 => \^r_bcd_num_sel_reg[3]_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1121_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1124_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1125_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1126_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1127_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1128_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1129_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1130_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => O(1),
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1131_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1132_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1133_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => O(1),
      I2 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I3 => O(2),
      O => \r_Alarm_Next_State1_carry__1_i_1134_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_1132_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => O(1),
      O => \r_Alarm_Next_State1_carry__1_i_1135_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => O(0),
      I1 => w_Hours(2),
      I2 => \r_Alarm_Next_State1_carry__1_i_1133_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1136_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^r_alarm_state_reg_0\(0),
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1137_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1173\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_1173_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1173_n_3\,
      CYINIT => \^r_alarm_state_reg_9\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_1173_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_28(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_1173_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => w_Alarm_PM,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_1174\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1174_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1175_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1176_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1177_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1178_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1179\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1229_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1179_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1179_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1179_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1179_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1230_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1231_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_36\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_1179_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1234_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1235_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1236_n_0\,
      S(0) => \r_Count_reg[23]_37\(0)
    );
\r_Alarm_Next_State1_carry__1_i_1183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_1067_n_4\,
      I2 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1183_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_alarm_state_reg_3\(0),
      I1 => \^r_alarm_state_reg_2\(0),
      I2 => \^r_alarm_state_reg_4\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1183_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1187_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1188\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1188_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1188_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1188_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1188_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1238_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      DI(0) => '0',
      O(3 downto 1) => r_Alarm_State_reg_14(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_1188_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1239_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1240_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1241_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1242_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1189_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1190\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1190_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1191_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1192_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1193_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1194_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1195_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1196_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => \^r_bcd_num_sel_reg[1]_4\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1197_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1198_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I4 => o_PM_INST_0_i_1_n_0,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1199_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_38_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_39_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I3 => \^r_alarm_state_reg_0\(0),
      I4 => \r_Alarm_Next_State1_carry__1_i_40_n_0\,
      I5 => \r_Count_reg[23]_9\(0),
      O => \^r_bcd_num_sel_reg[3]\(17)
    );
\r_Alarm_Next_State1_carry__1_i_1200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1200_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1201\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1201_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1201_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1201_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1201_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1243_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_1201_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_alarm_state_reg_4\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1244_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1245_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1246_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1247_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1202_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1203\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1203_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1204_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1205_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1206_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_1207_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFF40"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \^r_bcd_num_sel_reg[1]_4\(0),
      I3 => \^r_bcd_num_sel_reg[1]_4\(1),
      I4 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_121_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_122_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1228\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => w_Alarm_PM
    );
\r_Alarm_Next_State1_carry__1_i_1229\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_1229_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_1229_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_1229_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_1229_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_34\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1257_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_1229_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_35\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_1260_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1261_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_123_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_1067_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1230_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90F9"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1067_n_6\,
      I3 => \^r_alarm_state_reg_2\(0),
      O => \r_Alarm_Next_State1_carry__1_i_1231_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_1067_n_4\,
      I2 => \^r_alarm_state_reg_2\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1230_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1234_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_1067_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \^r_alarm_state_reg_2\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_1231_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1235_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1236\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1067_n_6\,
      I3 => \^r_alarm_state_reg_2\(0),
      I4 => \r_Count_reg[23]_36\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1236_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1238_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1239_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_124_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1240_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1241_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1242_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_1243_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_1244_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1245_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1246_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1247\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1247_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Count_reg[23]_102\(1),
      O => \r_Alarm_Next_State1_carry__1_i_125_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1073_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1257_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      I1 => \r_Count_reg[23]_102\(0),
      O => \r_Alarm_Next_State1_carry__1_i_126_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1260\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1073_n_7\,
      I3 => \^r_alarm_state_reg_8\(0),
      I4 => \^r_alarm_state_reg_11\(1),
      O => \r_Alarm_Next_State1_carry__1_i_1260_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_1073_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_1261_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \^r_alarm_state_reg_26\(0),
      O => \r_Alarm_Next_State1_carry__1_i_127_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_128_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Count_reg[23]_102\(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_129_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours_2nd_Digit1(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(13)
    );
\r_Alarm_Next_State1_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAEFABEAAAAAAAA"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_44_n_0\,
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg\(1),
      I3 => \^r_alarm_state_reg\(0),
      I4 => \^r_alarm_state_reg\(2),
      I5 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(15)
    );
\r_Alarm_Next_State1_carry__1_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_265_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_160_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_160_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_160_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_266_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_267_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_81\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_160_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_270_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_271_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_272_n_0\,
      S(0) => \r_Count_reg[23]_82\(0)
    );
\r_Alarm_Next_State1_carry__1_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_173_n_7\,
      I4 => \r_Alarm_Next_State1_carry__1_i_170_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_163_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_274_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_275_n_4\,
      O => \r_Alarm_Next_State1_carry__1_i_164_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_13\(0),
      I1 => \^r_bcd_num_sel_reg[1]_14\(0),
      I2 => \^r_bcd_num_sel_reg[1]_15\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_163_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_167_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_164_n_0\,
      I4 => \r_Alarm_Next_State1_carry__1_i_173_n_7\,
      I5 => \r_Alarm_Next_State1_carry__1_i_170_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_168_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_172_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_169_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_169_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_169_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_276_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_277_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_278_n_0\,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_38\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_279_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_280_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_281_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_282_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_275_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_170_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[1]_35\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_170_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_170_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_283_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_170_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_sel_reg[1]_14\(0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_170_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_284_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_285_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_173_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_171_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_171_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_171_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_171_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_63\(2 downto 0),
      DI(0) => \r_Count_reg[23]_63\(0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_45\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_172\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_172_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_172_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_172_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_172_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_294_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]_15\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_172_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_296_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_297_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_298_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_299_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_274_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_173_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_173_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_173_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_173_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_63\(0),
      DI(2) => \r_Count_reg[23]_63\(0),
      DI(1) => \r_Count_reg[23]_63\(0),
      DI(0) => \r_Count_reg[23]_63\(0),
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]_13\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_173_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_66\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_176_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_175_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_175_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_98\(0),
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_175_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_Sel_reg[1]_56\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_99\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_176\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_305_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_176_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_176_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_176_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_176_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_96\(2 downto 0),
      DI(0) => \r_Alarm_Next_State1_carry__1_i_316_n_0\,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_55\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_97\(2 downto 0),
      S(0) => \r_Alarm_Next_State1_carry__1_i_320_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF90909F9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_39_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I3 => \r_Count_reg[23]_8\,
      I4 => \^r_alarm_state_reg\(0),
      I5 => \r_Alarm_Next_State1_carry__1_i_38_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(14)
    );
\r_Alarm_Next_State1_carry__1_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_321_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_181_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_181_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_181_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_181_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_322_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_323_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_324_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_325_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_181_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_326_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_327_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_328_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_329_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_182_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_183_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_184_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_185_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(2),
      O => \r_Alarm_Next_State1_carry__1_i_186_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(1),
      O => \r_Alarm_Next_State1_carry__1_i_187_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(0),
      O => \r_Alarm_Next_State1_carry__1_i_188_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(3),
      O => \r_Alarm_Next_State1_carry__1_i_189_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_171_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_192_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_192_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_192_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_192_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_68\(2 downto 0),
      DI(0) => \r_Count_reg[23]_63\(2),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[3]_7\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_169_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_193_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_sel_reg[3]_3\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_193_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_359_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_198_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_198_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_198_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_198_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      O(3 downto 1) => \^r_alarm_state_reg_26\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_198_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_54\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_199_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7EFFF00FF00FF00"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\(0),
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => o_PM_INST_0_i_10_n_0,
      I3 => \^r_bcd_num_sel_reg[1]_4\(3),
      I4 => \^r_bcd_num_sel_reg[1]_4\(2),
      I5 => \^r_bcd_num_sel_reg[1]_4\(1),
      O => \r_Alarm_Next_State1_carry__1_i_25_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_73_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_26_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_26_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_26_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_85\(3 downto 0),
      O(3 downto 1) => \^r_alarm_state_reg_0\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_26_O_UNCONNECTED\(0),
      S(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_265\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_265_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_265_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_265_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_265_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_79\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_425_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_265_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_80\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_428_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_429_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_266\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_275_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_274_n_5\,
      O => \r_Alarm_Next_State1_carry__1_i_266_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_274_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_275_n_6\,
      O => \r_Alarm_Next_State1_carry__1_i_267_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_274_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_275_n_4\,
      I3 => \r_Alarm_Next_State1_carry__1_i_266_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_270_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_275_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_274_n_5\,
      I3 => \r_Alarm_Next_State1_carry__1_i_267_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_271_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_274_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_275_n_6\,
      I4 => \r_Count_reg[23]_81\(1),
      O => \r_Alarm_Next_State1_carry__1_i_272_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_274\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_430_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_274_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_274_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_274_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_274_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_63\(0),
      DI(2) => \r_Count_reg[23]_63\(0),
      DI(1) => \r_Count_reg[23]_63\(0),
      DI(0) => \r_Count_reg[23]_64\(0),
      O(3) => \r_Alarm_Next_State1_carry__1_i_274_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_274_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_274_n_6\,
      O(0) => \r_BCD_Num_Sel_reg[1]_44\(0),
      S(3 downto 0) => \r_Count_reg[23]_65\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_431_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_275_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_275_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_275_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_275_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_437_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_438_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_439_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_275_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_275_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_275_n_6\,
      O(0) => \r_BCD_Num_Sel_reg[1]_34\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_440_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_441_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_442_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_443_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_276_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_277\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_277_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_278_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_279_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_85_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_28_CO_UNCONNECTED\(3),
      CO(2) => \r_Alarm_Next_State1_carry__1_i_28_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_28_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_28_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__1_i_86_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_87_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_88_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_Alarm_Next_State1_carry__1_i_89_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_90_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_91_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_280_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_281_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_282_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_283_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_284_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_285_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999F999F99990000"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \^r_bcd_num_sel_reg[1]_4\(3),
      I3 => \^r_bcd_num_sel_reg[1]_4\(2),
      I4 => o_PM_INST_0_i_1_n_0,
      I5 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_293_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_294_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_295_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_296_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_297_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_298\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_298_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_299_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_449_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_305_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_305_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_305_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_305_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_454_n_0\,
      DI(2 downto 0) => \r_Count_reg[23]_32\(2 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_54\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_458_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_459_n_0\,
      S(1 downto 0) => \r_Count_reg[23]_95\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_26_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_31_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_31_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_31_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_7\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_467_n_4\,
      I1 => \r_Alarm_Next_State1_carry__1_i_468_n_0\,
      I2 => \^r_bcd_num_sel_reg[3]_3\(0),
      O => \r_Alarm_Next_State1_carry__1_i_316_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_16\(0),
      I1 => \^r_bcd_num_sel_reg[3]_3\(0),
      I2 => \^r_bcd_num_sel_reg[1]_17\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_316_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_320_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_321\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_469_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_321_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_321_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_321_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_321_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_470_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_471_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_472_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_473_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_321_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_474_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_475_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_476_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_477_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_322\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_322_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_323_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_324\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_324_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_325_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(2),
      O => \r_Alarm_Next_State1_carry__1_i_326_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_327\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_15\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(1),
      O => \r_Alarm_Next_State1_carry__1_i_327_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_328\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_15\(0),
      O => \r_Alarm_Next_State1_carry__1_i_328_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_329\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(3),
      O => \r_Alarm_Next_State1_carry__1_i_329_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_35_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_35_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_35_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_35_n_3\,
      CYINIT => '1',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_123_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_124_n_0\,
      O(3 downto 1) => \^r_alarm_state_reg\(2 downto 0),
      O(0) => w_Hours_2nd_Digit1(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_125_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_126_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_127_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_128_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_359\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_498_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_359_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_359_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_359_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_359_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_51\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_501_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_502_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_359_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_52\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_505_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_506_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_35_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_36_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_36_O_UNCONNECTED\(3 downto 1),
      O(0) => \^r_alarm_state_reg_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Alarm_Next_State1_carry__1_i_129_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2622B2BB2C222222"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => \^r_bcd_num_sel_reg[1]_4\(1),
      I2 => o_PM_INST_0_i_10_n_0,
      I3 => \^r_bcd_num_sel_reg[1]_5\(0),
      I4 => \^r_bcd_num_sel_reg[1]_4\(0),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_37_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000010"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_5\(0),
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => o_PM_INST_0_i_10_n_0,
      I3 => \^r_bcd_num_sel_reg[1]_4\(3),
      I4 => \^r_bcd_num_sel_reg[1]_4\(2),
      I5 => \^r_bcd_num_sel_reg[1]_4\(1),
      O => \r_Alarm_Next_State1_carry__1_i_38_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C642C64244C6C642"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => \^r_bcd_num_sel_reg[1]_4\(1),
      I3 => \^r_bcd_num_sel_reg[1]_4\(0),
      I4 => \^r_bcd_num_sel_reg[1]_5\(0),
      I5 => o_PM_INST_0_i_10_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_39_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_28_n_1\,
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_10\(1),
      O => \r_Alarm_Next_State1_carry__1_i_40_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_430_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_425_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_428\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F6F90"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_430_n_7\,
      I3 => \^r_bcd_num_sel_reg[1]_33\(0),
      I4 => \^r_bcd_num_sel_reg[1]_43\(0),
      O => \r_Alarm_Next_State1_carry__1_i_428_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_430_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_429_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_430\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_578_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_430_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_430_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_430_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_430_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_61\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]_43\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_430_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_62\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_431\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_431_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_431_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_431_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_431_n_3\,
      CYINIT => '0',
      DI(3) => w_Hours(1),
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]_33\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_431_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_588_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_589_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_590_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_591_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_437_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_438_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_439_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(3),
      I1 => w_Hours(2),
      I2 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_44_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_440\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => \^r_bcd_num_sel_reg[1]_4\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_440_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_441_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I4 => o_PM_INST_0_i_1_n_0,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_442_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_443_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_444\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_592_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_444_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_444_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_445\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_593_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_445_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[1]_23\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_445_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_445_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_594_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_445_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_sel_reg[1]_10\(0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_445_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_595_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_596_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_446\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_446_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[1]_19\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_446_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_446_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[1]_9\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_597_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_446_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[1]_20\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_446_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_598_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_447\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_599_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_447_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_bcd_num_sel_reg[1]_9\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_447_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_449\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_601_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_449_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_449_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_449_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_449_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_53\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_94\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_454\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_467_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_468_n_0\,
      I2 => \^r_bcd_num_sel_reg[3]_3\(0),
      O => \r_Alarm_Next_State1_carry__1_i_454_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_458\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_467_n_4\,
      I1 => \r_Alarm_Next_State1_carry__1_i_468_n_0\,
      I2 => \^r_bcd_num_sel_reg[3]_3\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_454_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_458_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_459\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_467_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_468_n_0\,
      I2 => \^r_bcd_num_sel_reg[3]_3\(0),
      I3 => \r_Count_reg[23]_32\(2),
      O => \r_Alarm_Next_State1_carry__1_i_459_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_46_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_462\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_467_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_462_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_462_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_462_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_462_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_75\,
      DI(2) => \r_Count_reg[23]_75\,
      DI(1) => \r_Count_reg[23]_75\,
      DI(0) => \r_Count_reg[23]_75\,
      O(3 downto 0) => \^r_bcd_num_sel_reg[1]_17\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_77\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_463\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_463_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[1]_39\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_463_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_463_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[3]_3\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_620_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_463_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[1]_40\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_463_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_621_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_464\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_464_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_Sel_reg[1]_37\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_464_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_464_n_3\,
      CYINIT => \r_Alarm_Next_State1_carry__1_i_468_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_622_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_464_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_sel_reg[1]_16\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_464_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_623_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_465\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_465_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_Sel_reg[1]_41\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_465_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_465_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[1]_39\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_465_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[1]_42\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_465_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_624_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_466\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_462_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_466_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_466_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_Count_reg[23]_75\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_466_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \r_BCD_Num_Sel_reg[1]_50\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \r_Count_reg[23]_78\(1 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_467\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_614_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_467_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_467_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_467_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_467_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_75\,
      DI(2) => \r_Count_reg[23]_75\,
      DI(1) => \r_Count_reg[23]_75\,
      DI(0) => \r_Count_reg[23]_75\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_467_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_467_n_5\,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[1]_49\(1 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_76\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_468\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_468_n_0\,
      CO(2) => \NLW_r_Alarm_Next_State1_carry__1_i_468_CO_UNCONNECTED\(2),
      CO(1) => \r_Alarm_Next_State1_carry__1_i_468_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_468_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[1]_35\(0),
      DI(3) => '0',
      DI(2) => \r_Alarm_Next_State1_carry__1_i_631_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_632_n_0\,
      DI(0) => '0',
      O(3) => \NLW_r_Alarm_Next_State1_carry__1_i_468_O_UNCONNECTED\(3),
      O(2 downto 1) => \r_BCD_Num_Sel_reg[1]_36\(1 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_468_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \r_Alarm_Next_State1_carry__1_i_633_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_634_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_469\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_635_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_469_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_469_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_469_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_469_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_636_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_637_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_638_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_639_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_469_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_640_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_641_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_642_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_643_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_470\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_470_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_471\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_471_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_472\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_472_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_473\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_473_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_474\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(2),
      O => \r_Alarm_Next_State1_carry__1_i_474_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_475\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_14\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(1),
      O => \r_Alarm_Next_State1_carry__1_i_475_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_476\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_14\(0),
      O => \r_Alarm_Next_State1_carry__1_i_476_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_477\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(3),
      O => \r_Alarm_Next_State1_carry__1_i_477_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_480\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_480_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[3]_2\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_480_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_480_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[3]_4\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_647_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_480_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[3]_6\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_480_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_648_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_481\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_481_CO_UNCONNECTED\(3),
      CO(2) => \^r_bcd_num_sel_reg[3]_4\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_481_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_481_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[1]_19\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_481_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[3]_5\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_481_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_649_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_497\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_198_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_497_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_497_O_UNCONNECTED\(3 downto 1),
      O(0) => r_Alarm_State_reg_27(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_55\(0)
    );
\r_Alarm_Next_State1_carry__1_i_498\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_48\(0),
      CO(3) => \r_Alarm_Next_State1_carry__1_i_498_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_498_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_498_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_498_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_689_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_690_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_49\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_498_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_693_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_694_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_695_n_0\,
      S(0) => \r_Count_reg[23]_50\(0)
    );
\r_Alarm_Next_State1_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I1 => \^r_alarm_state_reg_0\(2),
      I2 => \r_Count_reg[23]_10\(1),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_28_n_1\,
      I5 => \r_Count_reg[23]_9\(2),
      O => \^r_bcd_num_sel_reg[3]\(19)
    );
\r_Alarm_Next_State1_carry__1_i_501\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_511_n_7\,
      I4 => \r_Alarm_Next_State1_carry__1_i_508_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_501_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_502\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_697_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_698_n_4\,
      O => \r_Alarm_Next_State1_carry__1_i_502_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_505\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_alarm_state_reg_5\(0),
      I1 => \^r_alarm_state_reg_6\(0),
      I2 => \^r_alarm_state_reg_7\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_501_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_505_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_502_n_0\,
      I4 => \r_Alarm_Next_State1_carry__1_i_511_n_7\,
      I5 => \r_Alarm_Next_State1_carry__1_i_508_n_7\,
      O => \r_Alarm_Next_State1_carry__1_i_506_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_507\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_510_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_507_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_507_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_507_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_507_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_699_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_700_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_278_n_0\,
      O(3 downto 0) => r_Alarm_State_reg_20(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_701_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_702_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_703_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_704_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_508\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_698_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_508_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_19(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_508_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_508_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_705_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_508_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_alarm_state_reg_6\(0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_508_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_706_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_707_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_509\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_511_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_509_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_509_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_509_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_509_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[23]_42\(2 downto 0),
      DI(0) => \r_Count_reg[23]_42\(0),
      O(3 downto 0) => r_Alarm_State_reg_24(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_510\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_510_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_510_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_510_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_510_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_715_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_alarm_state_reg_7\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_510_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_716_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_717_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_718_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_719_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_511\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_697_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_511_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_511_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_511_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_511_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_42\(0),
      DI(2) => \r_Count_reg[23]_42\(0),
      DI(1) => \r_Count_reg[23]_42\(0),
      DI(0) => \r_Count_reg[23]_42\(0),
      O(3 downto 1) => \^r_alarm_state_reg_5\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_511_n_7\,
      S(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_578\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_788_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_578_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_578_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_578_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_578_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_59\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_791_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_792_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_578_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_60\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_795_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_796_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_587\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => w_Hours(1)
    );
\r_Alarm_Next_State1_carry__1_i_588\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_588_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_589\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_589_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_590\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_590_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_591\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_591_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_592\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_797_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_592_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_592_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_592_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_592_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_798_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_799_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_278_n_0\,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_26\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_800_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_801_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_802_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_803_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_593\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_804_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_593_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_593_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_593_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_593_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_805_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_438_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_806_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_593_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_593_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_593_n_6\,
      O(0) => \r_BCD_Num_Sel_reg[1]_22\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_807_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_808_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_809_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_810_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_594\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_594_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_595\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_595_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_596\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_596_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_597\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_597_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_598\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_598_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_599\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_811_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_599_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_599_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_599_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_599_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_812_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_813_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_278_n_0\,
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]_18\(2 downto 0),
      O(0) => \r_Alarm_Next_State1_carry__1_i_599_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__1_i_814_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_815_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_816_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_817_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_601\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_819_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_601_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_601_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_601_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_601_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_52\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_614\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_832_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_614_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_614_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_614_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_614_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_48\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_620\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_620_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_621\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_621_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_622\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_622_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_623\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_623_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_624\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_624_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_631\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_631_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_632\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_632_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_633\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_633_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_634\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_634_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_635\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_843_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_635_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_635_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_635_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_635_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_844_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_845_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_846_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_847_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_635_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_848_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_849_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_850_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_851_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_636\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_636_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_637\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_637_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_638\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_638_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_639\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_639_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_640\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(2),
      O => \r_Alarm_Next_State1_carry__1_i_640_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_641\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_13\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(1),
      O => \r_Alarm_Next_State1_carry__1_i_641_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_642\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_13\(0),
      O => \r_Alarm_Next_State1_carry__1_i_642_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_643\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_12\(3),
      O => \r_Alarm_Next_State1_carry__1_i_643_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_647\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => o_PM_INST_0_i_4_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(2),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_647_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_648\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_648_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_649\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_649_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_689\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_698_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_697_n_5\,
      O => \r_Alarm_Next_State1_carry__1_i_689_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_690\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_697_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_698_n_6\,
      O => \r_Alarm_Next_State1_carry__1_i_690_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_693\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_697_n_4\,
      I2 => \r_Alarm_Next_State1_carry__1_i_698_n_4\,
      I3 => \r_Alarm_Next_State1_carry__1_i_689_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_693_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_694\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_698_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_697_n_5\,
      I3 => \r_Alarm_Next_State1_carry__1_i_690_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_694_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_695\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_697_n_6\,
      I3 => \r_Alarm_Next_State1_carry__1_i_698_n_6\,
      I4 => \r_Count_reg[23]_49\(1),
      O => \r_Alarm_Next_State1_carry__1_i_695_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_697\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_887_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_697_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_697_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_697_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_697_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_42\(0),
      DI(2) => \r_Count_reg[23]_42\(0),
      DI(1) => \r_Count_reg[23]_42\(0),
      DI(0) => \r_Count_reg[23]_43\(0),
      O(3) => \r_Alarm_Next_State1_carry__1_i_697_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_697_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_697_n_6\,
      O(0) => r_Alarm_State_reg_23(0),
      S(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_698\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_888_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_698_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_698_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_698_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_698_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_894_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_438_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_895_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O(3) => \r_Alarm_Next_State1_carry__1_i_698_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__1_i_698_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__1_i_698_n_6\,
      O(0) => r_Alarm_State_reg_18(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_896_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_897_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_898_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_899_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_699\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_699_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88880080"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_7\(0),
      I2 => \r_Count_reg[23]_10\(1),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_28_n_1\,
      I5 => \r_Count_reg[23]_9\(3),
      O => \^r_bcd_num_sel_reg[3]\(20)
    );
\r_Alarm_Next_State1_carry__1_i_700\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_700_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_701\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_701_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_702\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_702_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_703\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_703_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_704_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_705\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_705_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_706\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_706_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_707\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_707_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_715\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_715_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_716\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_716_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_717_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_718\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_718_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_719\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_719_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_160_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_73_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_73_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_73_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_73_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_83\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_163_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_164_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_73_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \r_Count_reg[23]_84\(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_167_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_168_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_788\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_965_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_788_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_788_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_788_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_788_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_966_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_967_n_0\,
      DI(1 downto 0) => \r_Count_reg[23]_57\(1 downto 0),
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_788_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_970_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_971_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_972_n_0\,
      S(0) => \r_Count_reg[23]_58\(0)
    );
\r_Alarm_Next_State1_carry__1_i_791\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6900FF69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_445_n_7\,
      I4 => \^r_bcd_num_sel_reg[1]_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_791_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_792\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_593_n_4\,
      I2 => \^r_bcd_num_sel_reg[1]_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_792_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_795\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_10\(0),
      I1 => \^r_bcd_num_sel_reg[1]_9\(0),
      I2 => \^r_bcd_num_sel_reg[1]_11\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_791_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_795_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_792_n_0\,
      I4 => \r_Alarm_Next_State1_carry__1_i_445_n_7\,
      I5 => \^r_bcd_num_sel_reg[1]_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_796_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_797\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_797_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_797_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_797_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_797_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_974_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]_11\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_797_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_975_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_976_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_977_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_978_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_798\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_798_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_799\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_799_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_800\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_800_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_801\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_801_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_802\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_802_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_803_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_804\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_804_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_804_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_804_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_804_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_979_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]_21\(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_804_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_980_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_981_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_982_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_983_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_805\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_805_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_806\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_806_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_807\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => \^r_bcd_num_sel_reg[1]_4\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_807_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_808_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I4 => o_PM_INST_0_i_1_n_0,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_809_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_810\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_810_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_811\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_811_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_811_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_811_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_811_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_984_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_811_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_985_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_986_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_987_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_988_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_812\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => w_Hours(2),
      I2 => o_PM_INST_0_i_4_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_812_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_813\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_813_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_814\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_814_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_815\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_815_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_816\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_816_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BD42BD42BD42B"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_817_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_819\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_31_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_819_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_819_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_819_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_819_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_51\(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_832\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1002_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_832_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_832_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_832_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_832_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count_reg[23]_71\(0),
      DI(2 downto 1) => \r_Count_reg[23]_72\(1 downto 0),
      DI(0) => \r_Alarm_Next_State1_carry__1_i_1005_n_0\,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[1]_47\(3 downto 0),
      S(3 downto 1) => \r_Count_reg[23]_73\(2 downto 0),
      S(0) => \r_Alarm_Next_State1_carry__1_i_1009_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_841\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_841_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_Sel_reg[1]_25\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_841_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_841_n_3\,
      CYINIT => \r_Alarm_Next_State1_carry__1_i_1012_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1013_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_841_O_UNCONNECTED\(3 downto 2),
      O(1) => \^r_bcd_num_sel_reg[1]_12\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_841_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1014_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_842\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_842_CO_UNCONNECTED\(3),
      CO(2) => \r_BCD_Num_Sel_reg[1]_31\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_842_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_842_n_3\,
      CYINIT => \^r_bcd_num_sel_reg[1]_29\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1015_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_842_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_BCD_Num_Sel_reg[1]_32\(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_842_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1016_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_843\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1017_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_843_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_843_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_843_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_843_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1018_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_1019_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1020_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_1021_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_843_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1022_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1023_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1024_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1025_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_844\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_844_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_845\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_845_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_846\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_846_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_847\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_847_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_848\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(1),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_12\(2),
      O => \r_Alarm_Next_State1_carry__1_i_848_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_849\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_12\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_12\(1),
      O => \r_Alarm_Next_State1_carry__1_i_849_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_181_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_85_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_85_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_85_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_85_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_182_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_183_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_184_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_185_n_0\,
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_85_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_186_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_187_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_188_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_189_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_850\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_12\(0),
      O => \r_Alarm_Next_State1_carry__1_i_850_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_851\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_11\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_11\(3),
      O => \r_Alarm_Next_State1_carry__1_i_851_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_86_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_87_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_878\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_509_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_878_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_878_O_UNCONNECTED\(3 downto 1),
      O(0) => r_Alarm_State_reg_25(0),
      S(3 downto 1) => B"000",
      S(0) => \r_Count_reg[23]_47\(0)
    );
\r_Alarm_Next_State1_carry__1_i_879\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_507_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_879_CO_UNCONNECTED\(3 downto 1),
      CO(0) => r_Alarm_State_reg_21(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_879_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_88_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_887\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1052_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__1_i_887_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_887_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_887_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_887_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      O(3 downto 0) => r_Alarm_State_reg_22(3 downto 0),
      S(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0)
    );
\r_Alarm_Next_State1_carry__1_i_888\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_888_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_888_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_888_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_888_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_1061_n_0\,
      DI(2) => w_Hours(2),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => r_Alarm_State_reg_17(2 downto 0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_888_O_UNCONNECTED\(0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_1062_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_1063_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_1064_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1065_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_10\(0),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_10\(1),
      O => \r_Alarm_Next_State1_carry__1_i_89_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_894\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_4\(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_894_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_895\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_PM_INST_0_i_1_n_0,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_895_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_896\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \^r_bcd_num_sel_reg[1]_4\(3),
      I2 => \^r_bcd_num_sel_reg[1]_4\(2),
      I3 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_896_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DB24DB24DB24D"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      I4 => \^r_bcd_num_sel_reg[1]_4\(3),
      I5 => \^r_bcd_num_sel_reg[1]_4\(2),
      O => \r_Alarm_Next_State1_carry__1_i_897_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0FF069969669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I4 => o_PM_INST_0_i_1_n_0,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_898_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_899\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I3 => \r_Alarm_Next_State1_carry__1_i_122_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_899_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444AFFFF444A0000"
    )
        port map (
      I0 => \^r_alarm_state_reg\(2),
      I1 => \^r_alarm_state_reg_1\(0),
      I2 => \^r_alarm_state_reg\(0),
      I3 => \^r_alarm_state_reg\(1),
      I4 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_37_n_0\,
      O => \^r_bcd_num_sel_reg[3]\(16)
    );
\r_Alarm_Next_State1_carry__1_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(3),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_10\(0),
      O => \r_Alarm_Next_State1_carry__1_i_90_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_900\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1066_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_900_CO_UNCONNECTED\(3 downto 1),
      CO(0) => r_Alarm_State_reg_16(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_900_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_901\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1067_n_0\,
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_901_CO_UNCONNECTED\(3),
      CO(2) => r_Alarm_State_reg_13(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_901_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_901_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1068_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_901_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^r_alarm_state_reg_3\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1069_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1070_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_902\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_r_Alarm_Next_State1_carry__1_i_902_CO_UNCONNECTED\(3),
      CO(2) => \^r_alarm_state_reg_9\(0),
      CO(1) => \NLW_r_Alarm_Next_State1_carry__1_i_902_CO_UNCONNECTED\(1),
      CO(0) => \r_Alarm_Next_State1_carry__1_i_902_n_3\,
      CYINIT => \^r_alarm_state_reg_2\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1071_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_r_Alarm_Next_State1_carry__1_i_902_O_UNCONNECTED\(3 downto 2),
      O(1) => r_Alarm_State_reg_10(0),
      O(0) => \NLW_r_Alarm_Next_State1_carry__1_i_902_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \r_Alarm_Next_State1_carry__1_i_1072_n_0\,
      S(0) => '1'
    );
\r_Alarm_Next_State1_carry__1_i_903\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__1_i_1073_n_0\,
      CO(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__1_i_903_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^r_alarm_state_reg_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_903_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_Alarm_Next_State1_carry__1_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \r_Count_reg[23]_16\(2),
      I1 => o_PM_INST_0_i_1_n_0,
      I2 => \r_Count_reg[23]_16\(3),
      O => \r_Alarm_Next_State1_carry__1_i_91_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_965\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_965_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_965_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_965_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_965_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \r_Count_reg[23]_56\(1 downto 0),
      DI(1) => \r_Alarm_Next_State1_carry__1_i_1108_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_965_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \r_Alarm_Next_State1_carry__1_i_1111_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_1112_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_966\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_593_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \^r_bcd_num_sel_reg[1]_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_966_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_967\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90F9"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_593_n_6\,
      I3 => \^r_bcd_num_sel_reg[1]_9\(0),
      O => \r_Alarm_Next_State1_carry__1_i_967_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_970\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_Hours(2),
      I1 => \r_Alarm_Next_State1_carry__1_i_593_n_4\,
      I2 => \^r_bcd_num_sel_reg[1]_9\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_966_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_970_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_971\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_593_n_5\,
      I1 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I2 => \^r_bcd_num_sel_reg[1]_9\(0),
      I3 => \r_Alarm_Next_State1_carry__1_i_967_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_971_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_972\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_593_n_6\,
      I3 => \^r_bcd_num_sel_reg[1]_9\(0),
      I4 => \r_Count_reg[23]_57\(1),
      O => \r_Alarm_Next_State1_carry__1_i_972_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_974\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_974_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_975\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_975_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_976\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_976_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_977\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_977_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_978\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_978_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_979\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_979_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_980\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_980_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_981\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_981_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_982\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_4\(0),
      I2 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_982_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_983\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      O => \r_Alarm_Next_State1_carry__1_i_983_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_984\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => o_PM_INST_0_i_1_n_0,
      I3 => w_Hours(2),
      O => \r_Alarm_Next_State1_carry__1_i_984_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_985\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_293_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I3 => o_PM_INST_0_i_1_n_0,
      O => \r_Alarm_Next_State1_carry__1_i_985_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_986\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => w_Hours(2),
      I3 => o_PM_INST_0_i_1_n_0,
      I4 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      I5 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_986_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_987\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_295_n_0\,
      I1 => \r_Alarm_Next_State1_carry__1_i_199_n_0\,
      I2 => \r_Alarm_Next_State1_carry__1_i_46_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_987_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_988\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => o_PM_INST_0_i_10_n_0,
      I1 => \^r_bcd_num_sel_reg[1]_5\(0),
      I2 => \r_Alarm_Next_State1_carry__1_i_121_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_988_n_0\
    );
r_Alarm_Next_State1_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699600000000"
    )
        port map (
      I0 => w_Time(3),
      I1 => r_Alarm_Next_State1_carry_i_49_n_0,
      I2 => w_Seconds_1(2),
      I3 => \^r_bcd_num_sel_reg[3]\(4),
      I4 => w_Seconds_1(1),
      I5 => r_Alarm_Next_State1_carry_i_52_n_0,
      O => r_Alarm_State_reg_32
    );
r_Alarm_Next_State1_carry_i_1057: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_1057_n_0
    );
r_Alarm_Next_State1_carry_i_1058: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_1058_n_0
    );
r_Alarm_Next_State1_carry_i_1059: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_1059_n_0
    );
r_Alarm_Next_State1_carry_i_1060: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_1060_n_0
    );
r_Alarm_Next_State1_carry_i_1061: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1057_n_0,
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1061_n_0
    );
r_Alarm_Next_State1_carry_i_1062: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1058_n_0,
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(22),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_1062_n_0
    );
r_Alarm_Next_State1_carry_i_1063: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1059_n_0,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_1063_n_0
    );
r_Alarm_Next_State1_carry_i_1064: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1060_n_0,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_1064_n_0
    );
r_Alarm_Next_State1_carry_i_1065: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1065_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1065_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1065_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1065_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1258_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1259_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1260_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_1065_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1261_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1262_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1263_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1264_n_0
    );
r_Alarm_Next_State1_carry_i_1066: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(3),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1066_n_0
    );
r_Alarm_Next_State1_carry_i_1067: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(2),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1067_n_0
    );
r_Alarm_Next_State1_carry_i_1068: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(1),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1068_n_0
    );
r_Alarm_Next_State1_carry_i_1069: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_0\(0),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1069_n_0
    );
r_Alarm_Next_State1_carry_i_1070: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \r_Count_reg[8]_0\(3),
      I2 => \r_Count_reg[12]_0\(0),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_1070_n_0
    );
r_Alarm_Next_State1_carry_i_1071: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \r_Count_reg[8]_0\(2),
      I2 => \r_Count_reg[8]_0\(3),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1071_n_0
    );
r_Alarm_Next_State1_carry_i_1072: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \r_Count_reg[8]_0\(1),
      I2 => \r_Count_reg[8]_0\(2),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1072_n_0
    );
r_Alarm_Next_State1_carry_i_1073: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \r_Count_reg[8]_0\(0),
      I2 => \r_Count_reg[8]_0\(1),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1073_n_0
    );
r_Alarm_Next_State1_carry_i_1075: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_1\(0),
      I1 => \^r_bcd_num_sel_reg[0]_2\(0),
      O => r_Alarm_Next_State1_carry_i_1075_n_0
    );
r_Alarm_Next_State1_carry_i_1076: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_1095_n_6,
      O => r_Alarm_Next_State1_carry_i_1076_n_0
    );
r_Alarm_Next_State1_carry_i_1077: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1095_n_7,
      I1 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1077_n_0
    );
r_Alarm_Next_State1_carry_i_1078: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_859_n_7,
      I2 => r_Alarm_Next_State1_carry_i_1082_n_5,
      I3 => \r_Count_reg[4]_0\(0),
      O => r_Alarm_Next_State1_carry_i_1078_n_0
    );
r_Alarm_Next_State1_carry_i_1080: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1095_n_6,
      I1 => \^di\(0),
      I2 => \^r_bcd_num_sel_reg[0]_2\(0),
      I3 => \^r_bcd_num_sel_reg[0]_1\(0),
      O => r_Alarm_Next_State1_carry_i_1080_n_0
    );
r_Alarm_Next_State1_carry_i_1081: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_1095_n_7,
      I2 => r_Alarm_Next_State1_carry_i_1095_n_6,
      I3 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1081_n_0
    );
r_Alarm_Next_State1_carry_i_1082: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1082_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1082_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1082_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1082_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1265_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1266_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1267_n_0,
      DI(0) => '0',
      O(3) => \^r_bcd_num_sel_reg[0]_1\(2),
      O(2) => r_Alarm_Next_State1_carry_i_1082_n_5,
      O(1 downto 0) => \^r_bcd_num_sel_reg[0]_1\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1268_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1269_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1270_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1271_n_0
    );
r_Alarm_Next_State1_carry_i_1083: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1083_n_0
    );
r_Alarm_Next_State1_carry_i_1084: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1084_n_0
    );
r_Alarm_Next_State1_carry_i_1085: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1085_n_0
    );
r_Alarm_Next_State1_carry_i_1086: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^di\(0),
      I2 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1086_n_0
    );
r_Alarm_Next_State1_carry_i_1087: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1083_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1087_n_0
    );
r_Alarm_Next_State1_carry_i_1088: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1084_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1088_n_0
    );
r_Alarm_Next_State1_carry_i_1089: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1085_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => \^axi_rdata_reg[8]\(2),
      I3 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1089_n_0
    );
r_Alarm_Next_State1_carry_i_1090: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1086_n_0,
      I1 => \^di\(2),
      I2 => \^axi_rdata_reg[8]\(1),
      I3 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1090_n_0
    );
r_Alarm_Next_State1_carry_i_1091: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1091_n_0
    );
r_Alarm_Next_State1_carry_i_1092: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1092_n_0
    );
r_Alarm_Next_State1_carry_i_1093: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1093_n_0
    );
r_Alarm_Next_State1_carry_i_1094: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1094_n_0
    );
r_Alarm_Next_State1_carry_i_1095: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1165_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_1095_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1095_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1095_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1095_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \^di\(2 downto 1),
      DI(1) => w_Alarm_Time_Stamp(2),
      DI(0) => \^di\(0),
      O(3 downto 2) => \^r_bcd_num_sel_reg[0]_2\(1 downto 0),
      O(1) => r_Alarm_Next_State1_carry_i_1095_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_1095_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1272_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1273_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1274_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1275_n_0
    );
r_Alarm_Next_State1_carry_i_1096: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_1096_n_0
    );
r_Alarm_Next_State1_carry_i_1097: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_1097_n_0
    );
r_Alarm_Next_State1_carry_i_1098: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_1098_n_0
    );
r_Alarm_Next_State1_carry_i_1099: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1099_n_0
    );
r_Alarm_Next_State1_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_53_n_0,
      I1 => r_Alarm_Next_State1_carry_i_54_n_0,
      I2 => r_Alarm_Next_State1_carry_i_55_n_0,
      I3 => \r_Count_reg[4]_3\,
      I4 => \r_Count_reg[23]_100\,
      I5 => \r_Count_reg[23]_101\,
      O => r_Alarm_Next_State1_carry_i_11_n_0
    );
r_Alarm_Next_State1_carry_i_1100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C770CFFF000CF11C"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1276_n_0,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => r_Alarm_Next_State1_carry_i_1105_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1277_n_0,
      O => r_Alarm_Next_State1_carry_i_1100_n_0
    );
r_Alarm_Next_State1_carry_i_1101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => r_Alarm_Next_State1_carry_i_1105_n_0,
      I2 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_1101_n_0
    );
r_Alarm_Next_State1_carry_i_1104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595A69696969A565"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => r_Alarm_Next_State1_carry_i_1280_n_0,
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => r_Alarm_Next_State1_carry_i_1281_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1282_n_0,
      O => r_Alarm_Next_State1_carry_i_1104_n_0
    );
r_Alarm_Next_State1_carry_i_1105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED5F58D4E50548D"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1281_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1280_n_0,
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => r_Alarm_Next_State1_carry_i_1282_n_0,
      I4 => \^axi_rdata_reg[16]\(3),
      I5 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_1105_n_0
    );
r_Alarm_Next_State1_carry_i_1106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963C93B69236C396"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => r_Alarm_Next_State1_carry_i_1282_n_0,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => r_Alarm_Next_State1_carry_i_1280_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1281_n_0,
      O => r_Alarm_Next_State1_carry_i_1106_n_0
    );
r_Alarm_Next_State1_carry_i_1117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_682_n_5,
      I1 => r_Alarm_Next_State1_carry_i_681_n_5,
      I2 => r_Alarm_Next_State1_carry_i_1125_n_7,
      I3 => \^axi_rdata_reg[12]\(3),
      I4 => r_Alarm_Next_State1_carry_i_1286_n_0,
      O => r_Alarm_Next_State1_carry_i_1117_n_0
    );
r_Alarm_Next_State1_carry_i_1118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1287_n_0,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_682_n_6,
      I3 => r_Alarm_Next_State1_carry_i_681_n_6,
      I4 => r_Alarm_Next_State1_carry_i_383_n_4,
      O => r_Alarm_Next_State1_carry_i_1118_n_0
    );
r_Alarm_Next_State1_carry_i_1119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1288_n_0,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => r_Alarm_Next_State1_carry_i_682_n_7,
      I3 => r_Alarm_Next_State1_carry_i_681_n_7,
      I4 => r_Alarm_Next_State1_carry_i_383_n_5,
      O => r_Alarm_Next_State1_carry_i_1119_n_0
    );
r_Alarm_Next_State1_carry_i_1120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_381_n_4,
      I1 => r_Alarm_Next_State1_carry_i_382_n_4,
      I2 => r_Alarm_Next_State1_carry_i_383_n_6,
      I3 => \^axi_rdata_reg[12]\(0),
      I4 => r_Alarm_Next_State1_carry_i_391_n_0,
      O => r_Alarm_Next_State1_carry_i_1120_n_0
    );
r_Alarm_Next_State1_carry_i_1121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1117_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1125_n_6,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_682_n_4,
      I4 => \^axi_rdata_reg[16]\(0),
      I5 => r_Alarm_Next_State1_carry_i_1289_n_0,
      O => r_Alarm_Next_State1_carry_i_1121_n_0
    );
r_Alarm_Next_State1_carry_i_1122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1118_n_0,
      I1 => r_Alarm_Next_State1_carry_i_682_n_5,
      I2 => r_Alarm_Next_State1_carry_i_681_n_5,
      I3 => r_Alarm_Next_State1_carry_i_1125_n_7,
      I4 => \^axi_rdata_reg[12]\(3),
      I5 => r_Alarm_Next_State1_carry_i_1286_n_0,
      O => r_Alarm_Next_State1_carry_i_1122_n_0
    );
r_Alarm_Next_State1_carry_i_1123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1119_n_0,
      I1 => r_Alarm_Next_State1_carry_i_682_n_6,
      I2 => r_Alarm_Next_State1_carry_i_681_n_6,
      I3 => r_Alarm_Next_State1_carry_i_383_n_4,
      I4 => \^axi_rdata_reg[12]\(2),
      I5 => r_Alarm_Next_State1_carry_i_1287_n_0,
      O => r_Alarm_Next_State1_carry_i_1123_n_0
    );
r_Alarm_Next_State1_carry_i_1124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1120_n_0,
      I1 => r_Alarm_Next_State1_carry_i_682_n_7,
      I2 => r_Alarm_Next_State1_carry_i_681_n_7,
      I3 => r_Alarm_Next_State1_carry_i_383_n_5,
      I4 => \^axi_rdata_reg[12]\(1),
      I5 => r_Alarm_Next_State1_carry_i_1288_n_0,
      O => r_Alarm_Next_State1_carry_i_1124_n_0
    );
r_Alarm_Next_State1_carry_i_1125: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_383_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_1125_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1125_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1125_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1125_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1290_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1291_n_0,
      DI(1) => \r_Alarm_Next_State1_carry__0_i_648_n_0\,
      DI(0) => \r_Alarm_Next_State1_carry__0_i_649_n_0\,
      O(3) => r_Alarm_Next_State1_carry_i_1125_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_1125_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_1125_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_1125_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1292_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1293_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1294_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1295_n_0
    );
r_Alarm_Next_State1_carry_i_1126: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_903_n_7,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_904_n_5,
      O => r_Alarm_Next_State1_carry_i_1126_n_0
    );
r_Alarm_Next_State1_carry_i_1127: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_905_n_4,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_904_n_6,
      O => r_Alarm_Next_State1_carry_i_1127_n_0
    );
r_Alarm_Next_State1_carry_i_1128: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_905_n_5,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_904_n_7,
      O => r_Alarm_Next_State1_carry_i_1128_n_0
    );
r_Alarm_Next_State1_carry_i_1129: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_905_n_6,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_1125_n_4,
      O => r_Alarm_Next_State1_carry_i_1129_n_0
    );
r_Alarm_Next_State1_carry_i_1130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_1130_n_0
    );
r_Alarm_Next_State1_carry_i_1131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_1131_n_0
    );
r_Alarm_Next_State1_carry_i_1132: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1132_n_0
    );
r_Alarm_Next_State1_carry_i_1133: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_1133_n_0
    );
r_Alarm_Next_State1_carry_i_1134: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_1134_n_0
    );
r_Alarm_Next_State1_carry_i_1135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_1135_n_0
    );
r_Alarm_Next_State1_carry_i_1136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1136_n_0
    );
r_Alarm_Next_State1_carry_i_1137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_1137_n_0
    );
r_Alarm_Next_State1_carry_i_1138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_1138_n_0
    );
r_Alarm_Next_State1_carry_i_1139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_1139_n_0
    );
r_Alarm_Next_State1_carry_i_1140: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_1140_n_0
    );
r_Alarm_Next_State1_carry_i_1141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1057_n_0,
      I1 => w_Alarm_Time_Stamp(21),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1141_n_0
    );
r_Alarm_Next_State1_carry_i_1142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(22),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => r_Alarm_Next_State1_carry_i_1058_n_0,
      O => r_Alarm_Next_State1_carry_i_1142_n_0
    );
r_Alarm_Next_State1_carry_i_1143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => r_Alarm_Next_State1_carry_i_1059_n_0,
      O => r_Alarm_Next_State1_carry_i_1143_n_0
    );
r_Alarm_Next_State1_carry_i_1144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => r_Alarm_Next_State1_carry_i_1060_n_0,
      O => r_Alarm_Next_State1_carry_i_1144_n_0
    );
r_Alarm_Next_State1_carry_i_1145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_1145_n_0
    );
r_Alarm_Next_State1_carry_i_1146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_1146_n_0
    );
r_Alarm_Next_State1_carry_i_1147: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1147_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1147_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1147_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1147_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1296_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1297_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1298_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_1147_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1299_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1300_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1301_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1302_n_0
    );
r_Alarm_Next_State1_carry_i_1148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(3),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1148_n_0
    );
r_Alarm_Next_State1_carry_i_1149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(2),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1149_n_0
    );
r_Alarm_Next_State1_carry_i_1150: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(1),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1150_n_0
    );
r_Alarm_Next_State1_carry_i_1151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_Count_reg[8]_1\(0),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1151_n_0
    );
r_Alarm_Next_State1_carry_i_1152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \r_Count_reg[8]_1\(3),
      I2 => \r_Count_reg[12]_2\(0),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_1152_n_0
    );
r_Alarm_Next_State1_carry_i_1153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \r_Count_reg[8]_1\(2),
      I2 => \r_Count_reg[8]_1\(3),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1153_n_0
    );
r_Alarm_Next_State1_carry_i_1154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \r_Count_reg[8]_1\(1),
      I2 => \r_Count_reg[8]_1\(2),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1154_n_0
    );
r_Alarm_Next_State1_carry_i_1155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \r_Count_reg[8]_1\(0),
      I2 => \r_Count_reg[8]_1\(1),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1155_n_0
    );
r_Alarm_Next_State1_carry_i_1157: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1174_n_5,
      O => r_Alarm_Next_State1_carry_i_1157_n_0
    );
r_Alarm_Next_State1_carry_i_1158: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_1174_n_6,
      O => r_Alarm_Next_State1_carry_i_1158_n_0
    );
r_Alarm_Next_State1_carry_i_1159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_1174_n_7,
      O => r_Alarm_Next_State1_carry_i_1159_n_0
    );
r_Alarm_Next_State1_carry_i_1161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966666"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[2]_8\(0),
      I1 => \^r_bcd_num_sel_reg[2]_5\(0),
      I2 => w_Alarm_Time_Stamp(2),
      I3 => \^axi_rdata_reg[0]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1174_n_5,
      O => r_Alarm_Next_State1_carry_i_1161_n_0
    );
r_Alarm_Next_State1_carry_i_1162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1174_n_6,
      I3 => \^di\(0),
      I4 => r_Alarm_Next_State1_carry_i_1174_n_5,
      O => r_Alarm_Next_State1_carry_i_1162_n_0
    );
r_Alarm_Next_State1_carry_i_1163: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1174_n_7,
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1174_n_6,
      I3 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1163_n_0
    );
r_Alarm_Next_State1_carry_i_1164: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1164_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1164_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1164_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1164_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1265_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1266_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1303_n_0,
      DI(0) => '0',
      O(3 downto 1) => \^r_bcd_num_sel_reg[2]_8\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_1164_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_1304_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1305_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1306_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1307_n_0
    );
r_Alarm_Next_State1_carry_i_1165: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1165_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1165_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1165_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1165_n_3,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[0]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 1) => NLW_r_Alarm_Next_State1_carry_i_1165_O_UNCONNECTED(3 downto 1),
      O(0) => \r_BCD_Num_Sel_reg[2]_3\(0),
      S(3) => r_Alarm_Next_State1_carry_i_1308_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1309_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1310_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1311_n_0
    );
r_Alarm_Next_State1_carry_i_1166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => r_Alarm_Next_State1_carry_i_1083_n_0,
      O => r_Alarm_Next_State1_carry_i_1166_n_0
    );
r_Alarm_Next_State1_carry_i_1167: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => r_Alarm_Next_State1_carry_i_1084_n_0,
      O => r_Alarm_Next_State1_carry_i_1167_n_0
    );
r_Alarm_Next_State1_carry_i_1168: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^di\(1),
      I3 => r_Alarm_Next_State1_carry_i_1085_n_0,
      O => r_Alarm_Next_State1_carry_i_1168_n_0
    );
r_Alarm_Next_State1_carry_i_1169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => w_Alarm_Time_Stamp(2),
      I3 => r_Alarm_Next_State1_carry_i_1086_n_0,
      O => r_Alarm_Next_State1_carry_i_1169_n_0
    );
r_Alarm_Next_State1_carry_i_1170: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1170_n_0
    );
r_Alarm_Next_State1_carry_i_1171: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1171_n_0
    );
r_Alarm_Next_State1_carry_i_1172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1172_n_0
    );
r_Alarm_Next_State1_carry_i_1173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1173_n_0
    );
r_Alarm_Next_State1_carry_i_1174: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1312_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_1174_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1174_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1174_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1174_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \^di\(2 downto 1),
      DI(1) => w_Alarm_Time_Stamp(2),
      DI(0) => \^di\(0),
      O(3) => \^r_bcd_num_sel_reg[2]_5\(0),
      O(2) => r_Alarm_Next_State1_carry_i_1174_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_1174_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_1174_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1313_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1314_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1315_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1316_n_0
    );
r_Alarm_Next_State1_carry_i_1175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_1175_n_0
    );
r_Alarm_Next_State1_carry_i_1176: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_1176_n_0
    );
r_Alarm_Next_State1_carry_i_1177: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_1177_n_0
    );
r_Alarm_Next_State1_carry_i_1178: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_1178_n_0
    );
r_Alarm_Next_State1_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(0),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(0),
      O => w_Alarm_Time(8)
    );
r_Alarm_Next_State1_carry_i_1258: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(2),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1258_n_0
    );
r_Alarm_Next_State1_carry_i_1259: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(1),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1259_n_0
    );
r_Alarm_Next_State1_carry_i_1260: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(0),
      I1 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1260_n_0
    );
r_Alarm_Next_State1_carry_i_1261: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^r_bcd_num_sel_reg[1]\(2),
      I2 => \r_Count_reg[8]_0\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1261_n_0
    );
r_Alarm_Next_State1_carry_i_1262: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^r_bcd_num_sel_reg[1]\(1),
      I2 => \^r_bcd_num_sel_reg[1]\(2),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1262_n_0
    );
r_Alarm_Next_State1_carry_i_1263: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^r_bcd_num_sel_reg[1]\(0),
      I2 => \^r_bcd_num_sel_reg[1]\(1),
      I3 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1263_n_0
    );
r_Alarm_Next_State1_carry_i_1264: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^r_bcd_num_sel_reg[1]\(0),
      O => r_Alarm_Next_State1_carry_i_1264_n_0
    );
r_Alarm_Next_State1_carry_i_1265: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => w_Alarm_Time_Stamp(2),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1265_n_0
    );
r_Alarm_Next_State1_carry_i_1266: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1266_n_0
    );
r_Alarm_Next_State1_carry_i_1267: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1267_n_0
    );
r_Alarm_Next_State1_carry_i_1268: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1265_n_0,
      I1 => \^di\(0),
      I2 => \^di\(1),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1268_n_0
    );
r_Alarm_Next_State1_carry_i_1269: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(2),
      I3 => r_Alarm_Next_State1_carry_i_1266_n_0,
      O => r_Alarm_Next_State1_carry_i_1269_n_0
    );
r_Alarm_Next_State1_carry_i_1270: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(1),
      I3 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1270_n_0
    );
r_Alarm_Next_State1_carry_i_1271: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1271_n_0
    );
r_Alarm_Next_State1_carry_i_1272: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1272_n_0
    );
r_Alarm_Next_State1_carry_i_1273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1273_n_0
    );
r_Alarm_Next_State1_carry_i_1274: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1274_n_0
    );
r_Alarm_Next_State1_carry_i_1275: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1275_n_0
    );
r_Alarm_Next_State1_carry_i_1276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F5B250B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => r_Alarm_Next_State1_carry_i_1344_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1345_n_0,
      I4 => \^axi_rdata_reg[16]\(2),
      I5 => r_Alarm_Next_State1_carry_i_1282_n_0,
      O => r_Alarm_Next_State1_carry_i_1276_n_0
    );
r_Alarm_Next_State1_carry_i_1277: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => r_Alarm_Next_State1_carry_i_1282_n_0,
      I2 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_1277_n_0
    );
r_Alarm_Next_State1_carry_i_1280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29633C6969C3396B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1348_n_0,
      I3 => \^axi_rdata_reg[20]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1349_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1350_n_0,
      O => r_Alarm_Next_State1_carry_i_1280_n_0
    );
r_Alarm_Next_State1_carry_i_1281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A56569696969595A"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => r_Alarm_Next_State1_carry_i_1349_n_0,
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => \^axi_rdata_reg[20]\(1),
      I4 => r_Alarm_Next_State1_carry_i_1350_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1348_n_0,
      O => r_Alarm_Next_State1_carry_i_1281_n_0
    );
r_Alarm_Next_State1_carry_i_1282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA8D4EFAA08D4EA8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1350_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1349_n_0,
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => r_Alarm_Next_State1_carry_i_1348_n_0,
      I4 => \^axi_rdata_reg[20]\(1),
      I5 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_1282_n_0
    );
r_Alarm_Next_State1_carry_i_1286: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_682_n_4,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_1125_n_6,
      O => r_Alarm_Next_State1_carry_i_1286_n_0
    );
r_Alarm_Next_State1_carry_i_1287: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1125_n_7,
      I1 => r_Alarm_Next_State1_carry_i_681_n_5,
      I2 => r_Alarm_Next_State1_carry_i_682_n_5,
      O => r_Alarm_Next_State1_carry_i_1287_n_0
    );
r_Alarm_Next_State1_carry_i_1288: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_383_n_4,
      I1 => r_Alarm_Next_State1_carry_i_681_n_6,
      I2 => r_Alarm_Next_State1_carry_i_682_n_6,
      O => r_Alarm_Next_State1_carry_i_1288_n_0
    );
r_Alarm_Next_State1_carry_i_1289: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_905_n_7,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_1125_n_5,
      O => r_Alarm_Next_State1_carry_i_1289_n_0
    );
r_Alarm_Next_State1_carry_i_1290: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_1290_n_0
    );
r_Alarm_Next_State1_carry_i_1291: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_1291_n_0
    );
r_Alarm_Next_State1_carry_i_1292: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_1292_n_0
    );
r_Alarm_Next_State1_carry_i_1293: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(21),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_1293_n_0
    );
r_Alarm_Next_State1_carry_i_1294: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_648_n_0\,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_1294_n_0
    );
r_Alarm_Next_State1_carry_i_1295: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(22),
      I3 => \r_Alarm_Next_State1_carry__0_i_649_n_0\,
      O => r_Alarm_Next_State1_carry_i_1295_n_0
    );
r_Alarm_Next_State1_carry_i_1296: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_1\(2),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1296_n_0
    );
r_Alarm_Next_State1_carry_i_1297: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_1\(1),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1297_n_0
    );
r_Alarm_Next_State1_carry_i_1298: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_1\(0),
      I1 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1298_n_0
    );
r_Alarm_Next_State1_carry_i_1299: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^r_bcd_num_sel_reg[3]_1\(2),
      I2 => \r_Count_reg[8]_1\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1299_n_0
    );
r_Alarm_Next_State1_carry_i_130: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_310_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_130_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_130_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_130_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_130_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_311_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_312_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_313_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_314_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_130_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_315_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_316_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_317_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_318_n_0
    );
r_Alarm_Next_State1_carry_i_1300: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^r_bcd_num_sel_reg[3]_1\(1),
      I2 => \^r_bcd_num_sel_reg[3]_1\(2),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1300_n_0
    );
r_Alarm_Next_State1_carry_i_1301: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^r_bcd_num_sel_reg[3]_1\(0),
      I2 => \^r_bcd_num_sel_reg[3]_1\(1),
      I3 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1301_n_0
    );
r_Alarm_Next_State1_carry_i_1302: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^r_bcd_num_sel_reg[3]_1\(0),
      O => r_Alarm_Next_State1_carry_i_1302_n_0
    );
r_Alarm_Next_State1_carry_i_1303: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1303_n_0
    );
r_Alarm_Next_State1_carry_i_1304: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^di\(0),
      I2 => \^di\(1),
      I3 => r_Alarm_Next_State1_carry_i_1265_n_0,
      O => r_Alarm_Next_State1_carry_i_1304_n_0
    );
r_Alarm_Next_State1_carry_i_1305: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => w_Alarm_Time_Stamp(2),
      I2 => \^di\(2),
      I3 => r_Alarm_Next_State1_carry_i_1266_n_0,
      O => r_Alarm_Next_State1_carry_i_1305_n_0
    );
r_Alarm_Next_State1_carry_i_1306: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(0),
      I2 => w_Alarm_Time_Stamp(2),
      I3 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1306_n_0
    );
r_Alarm_Next_State1_carry_i_1307: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1307_n_0
    );
r_Alarm_Next_State1_carry_i_1308: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1308_n_0
    );
r_Alarm_Next_State1_carry_i_1309: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1309_n_0
    );
r_Alarm_Next_State1_carry_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(1),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_131_n_0
    );
r_Alarm_Next_State1_carry_i_1310: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1310_n_0
    );
r_Alarm_Next_State1_carry_i_1311: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1311_n_0
    );
r_Alarm_Next_State1_carry_i_1312: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_1312_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_1312_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_1312_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_1312_n_3,
      CYINIT => '0',
      DI(3) => \^axi_rdata_reg[0]\(0),
      DI(2 downto 0) => B"001",
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_1312_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1354_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1355_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1356_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1357_n_0
    );
r_Alarm_Next_State1_carry_i_1313: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_1313_n_0
    );
r_Alarm_Next_State1_carry_i_1314: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_1314_n_0
    );
r_Alarm_Next_State1_carry_i_1315: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_1315_n_0
    );
r_Alarm_Next_State1_carry_i_1316: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_1316_n_0
    );
r_Alarm_Next_State1_carry_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_1\(0),
      I1 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_132_n_0
    );
r_Alarm_Next_State1_carry_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \r_Count_reg[20]_1\(1),
      I2 => \r_Count_reg[20]_1\(2),
      I3 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_133_n_0
    );
r_Alarm_Next_State1_carry_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \r_Count_reg[20]_1\(0),
      I2 => \r_Count_reg[20]_1\(1),
      I3 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_134_n_0
    );
r_Alarm_Next_State1_carry_i_1344: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => r_Alarm_Next_State1_carry_i_1348_n_0,
      I2 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_1344_n_0
    );
r_Alarm_Next_State1_carry_i_1345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0529042BDF6B5F2"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1362_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1363_n_0,
      I4 => \^axi_rdata_reg[20]\(0),
      I5 => r_Alarm_Next_State1_carry_i_1348_n_0,
      O => r_Alarm_Next_State1_carry_i_1345_n_0
    );
r_Alarm_Next_State1_carry_i_1348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F07C1F07C1F07C1F"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => w_Alarm_Time_Stamp(22),
      I5 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1348_n_0
    );
r_Alarm_Next_State1_carry_i_1349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E87A1E87A1E87A1E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => w_Alarm_Time_Stamp(22),
      I5 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1349_n_0
    );
r_Alarm_Next_State1_carry_i_135: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_319_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_135_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_135_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_135_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_135_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_320_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_321_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_322_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_323_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_135_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_324_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_325_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_326_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_327_n_0
    );
r_Alarm_Next_State1_carry_i_1350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"799E679986619866"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => w_Alarm_Time_Stamp(22),
      I5 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_1350_n_0
    );
r_Alarm_Next_State1_carry_i_1354: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_1354_n_0
    );
r_Alarm_Next_State1_carry_i_1355: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_1355_n_0
    );
r_Alarm_Next_State1_carry_i_1356: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_1356_n_0
    );
r_Alarm_Next_State1_carry_i_1357: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_1357_n_0
    );
r_Alarm_Next_State1_carry_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_328_n_5,
      I1 => r_Alarm_Next_State1_carry_i_329_n_5,
      I2 => r_Alarm_Next_State1_carry_i_330_n_7,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_331_n_0,
      O => r_Alarm_Next_State1_carry_i_136_n_0
    );
r_Alarm_Next_State1_carry_i_1362: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E73918C6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => w_Alarm_Time_Stamp(22),
      I4 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_1362_n_0
    );
r_Alarm_Next_State1_carry_i_1363: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D334CD33"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => w_Alarm_Time_Stamp(21),
      I4 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_1363_n_0
    );
r_Alarm_Next_State1_carry_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_332_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_328_n_6,
      I3 => r_Alarm_Next_State1_carry_i_329_n_6,
      I4 => r_Alarm_Next_State1_carry_i_333_n_4,
      O => r_Alarm_Next_State1_carry_i_137_n_0
    );
r_Alarm_Next_State1_carry_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_334_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => r_Alarm_Next_State1_carry_i_328_n_7,
      I3 => r_Alarm_Next_State1_carry_i_329_n_7,
      I4 => r_Alarm_Next_State1_carry_i_333_n_5,
      O => r_Alarm_Next_State1_carry_i_138_n_0
    );
r_Alarm_Next_State1_carry_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_335_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_336_n_4,
      I3 => r_Alarm_Next_State1_carry_i_337_n_4,
      I4 => r_Alarm_Next_State1_carry_i_333_n_6,
      O => r_Alarm_Next_State1_carry_i_139_n_0
    );
r_Alarm_Next_State1_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FCE803E80317FC"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_59_n_0,
      I1 => r_Alarm_Next_State1_carry_i_53_n_0,
      I2 => r_Alarm_Next_State1_carry_i_60_n_0,
      I3 => r_Alarm_Next_State1_carry_i_61_n_0,
      I4 => r_Alarm_Next_State1_carry_i_62_n_0,
      I5 => r_Alarm_Next_State1_carry_i_63_n_0,
      O => w_Alarm_Time(7)
    );
r_Alarm_Next_State1_carry_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_136_n_0,
      I1 => r_Alarm_Next_State1_carry_i_328_n_4,
      I2 => r_Alarm_Next_State1_carry_i_329_n_4,
      I3 => r_Alarm_Next_State1_carry_i_330_n_6,
      I4 => \^axi_rdata_reg[12]\(0),
      I5 => r_Alarm_Next_State1_carry_i_338_n_0,
      O => r_Alarm_Next_State1_carry_i_140_n_0
    );
r_Alarm_Next_State1_carry_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_137_n_0,
      I1 => r_Alarm_Next_State1_carry_i_328_n_5,
      I2 => r_Alarm_Next_State1_carry_i_329_n_5,
      I3 => r_Alarm_Next_State1_carry_i_330_n_7,
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => r_Alarm_Next_State1_carry_i_331_n_0,
      O => r_Alarm_Next_State1_carry_i_141_n_0
    );
r_Alarm_Next_State1_carry_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_138_n_0,
      I1 => r_Alarm_Next_State1_carry_i_328_n_6,
      I2 => r_Alarm_Next_State1_carry_i_329_n_6,
      I3 => r_Alarm_Next_State1_carry_i_333_n_4,
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => r_Alarm_Next_State1_carry_i_332_n_0,
      O => r_Alarm_Next_State1_carry_i_142_n_0
    );
r_Alarm_Next_State1_carry_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_139_n_0,
      I1 => r_Alarm_Next_State1_carry_i_328_n_7,
      I2 => r_Alarm_Next_State1_carry_i_329_n_7,
      I3 => r_Alarm_Next_State1_carry_i_333_n_5,
      I4 => \^axi_rdata_reg[8]\(1),
      I5 => r_Alarm_Next_State1_carry_i_334_n_0,
      O => r_Alarm_Next_State1_carry_i_143_n_0
    );
r_Alarm_Next_State1_carry_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_146_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_1\(2),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[16]_1\(1),
      I4 => \^r_bcd_num_sel_reg[1]_1\(1),
      I5 => \r_Count_reg[16]_1\(0),
      O => r_Alarm_Next_State1_carry_i_144_n_0
    );
r_Alarm_Next_State1_carry_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_1\(1),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[16]_1\(0),
      O => w_Seconds_1(4)
    );
r_Alarm_Next_State1_carry_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I1 => \^r_bcd_num_sel_reg[1]_1\(0),
      I2 => \r_Alarm_Next_State1_carry__0_i_129_n_0\,
      I3 => \r_Count_reg[12]_1\(3),
      I4 => \^r_bcd_num_sel_reg[1]\(2),
      I5 => \r_Count_reg[12]_1\(2),
      O => r_Alarm_Next_State1_carry_i_146_n_0
    );
r_Alarm_Next_State1_carry_i_147: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => w_Seconds_1(4),
      I1 => \r_Alarm_Next_State1_carry__0_i_64_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I3 => w_Seconds_1(2),
      I4 => w_Seconds_1(3),
      O => r_Alarm_Next_State1_carry_i_147_n_0
    );
r_Alarm_Next_State1_carry_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => r_Alarm_Next_State1_carry_i_157_n_0,
      I2 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_148_n_0
    );
r_Alarm_Next_State1_carry_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ED5F58D4E50548D"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_340_n_0,
      I1 => r_Alarm_Next_State1_carry_i_341_n_0,
      I2 => \^axi_rdata_reg[8]\(1),
      I3 => r_Alarm_Next_State1_carry_i_342_n_0,
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_149_n_0
    );
r_Alarm_Next_State1_carry_i_150: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_75_n_2,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => \r_Count_reg[20]_4\(2),
      O => r_Alarm_Next_State1_carry_i_150_n_0
    );
r_Alarm_Next_State1_carry_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8EA57171715A8E8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_156_n_0,
      I1 => r_Alarm_Next_State1_carry_i_157_n_0,
      I2 => r_Alarm_Next_State1_carry_i_158_n_0,
      I3 => \^axi_rdata_reg[8]\(1),
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_154_n_0
    );
r_Alarm_Next_State1_carry_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778A17E817AE11E"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_157_n_0,
      I3 => \^axi_rdata_reg[8]\(1),
      I4 => r_Alarm_Next_State1_carry_i_156_n_0,
      I5 => r_Alarm_Next_State1_carry_i_158_n_0,
      O => r_Alarm_Next_State1_carry_i_155_n_0
    );
r_Alarm_Next_State1_carry_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778A17E817AE11E"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_346_n_0,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_347_n_0,
      I5 => r_Alarm_Next_State1_carry_i_348_n_0,
      O => r_Alarm_Next_State1_carry_i_156_n_0
    );
r_Alarm_Next_State1_carry_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F59650B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_348_n_0,
      I3 => r_Alarm_Next_State1_carry_i_346_n_0,
      I4 => \^axi_rdata_reg[8]\(1),
      I5 => r_Alarm_Next_State1_carry_i_347_n_0,
      O => r_Alarm_Next_State1_carry_i_157_n_0
    );
r_Alarm_Next_State1_carry_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1715A8E8E8EA5717"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_347_n_0,
      I1 => r_Alarm_Next_State1_carry_i_346_n_0,
      I2 => r_Alarm_Next_State1_carry_i_348_n_0,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_158_n_0
    );
r_Alarm_Next_State1_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"420022A704E58500"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_71_n_0,
      I1 => r_Alarm_Next_State1_carry_i_72_n_0,
      I2 => w_Alarm_Time_Stamp(2),
      I3 => \^di\(0),
      I4 => r_Alarm_Next_State1_carry_i_53_n_0,
      I5 => \^di\(1),
      O => \^r_bcd_num_sel_reg[3]\(1)
    );
r_Alarm_Next_State1_carry_i_173: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_363_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_173_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_173_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_173_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_173_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_364_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_365_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_366_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_367_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_173_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_368_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_369_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_370_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_371_n_0
    );
r_Alarm_Next_State1_carry_i_174: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(1),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_174_n_0
    );
r_Alarm_Next_State1_carry_i_175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_4\(0),
      I1 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_175_n_0
    );
r_Alarm_Next_State1_carry_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \r_Count_reg[20]_4\(1),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_176_n_0
    );
r_Alarm_Next_State1_carry_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \r_Count_reg[20]_4\(0),
      I2 => \r_Count_reg[20]_4\(1),
      I3 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_177_n_0
    );
r_Alarm_Next_State1_carry_i_178: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_372_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_178_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_178_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_178_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_178_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_373_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_374_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_375_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_376_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_178_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_377_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_378_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_379_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_380_n_0
    );
r_Alarm_Next_State1_carry_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_381_n_5,
      I1 => r_Alarm_Next_State1_carry_i_382_n_5,
      I2 => r_Alarm_Next_State1_carry_i_383_n_7,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_384_n_0,
      O => r_Alarm_Next_State1_carry_i_179_n_0
    );
r_Alarm_Next_State1_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556656AAAA66A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_59_n_0,
      I1 => \r_Count_reg[8]_2\(0),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_75_n_2,
      I5 => \^r_bcd_num_sel_reg[3]_1\(0),
      O => r_Alarm_State_reg_31
    );
r_Alarm_Next_State1_carry_i_180: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_385_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => r_Alarm_Next_State1_carry_i_381_n_6,
      I3 => r_Alarm_Next_State1_carry_i_382_n_6,
      I4 => r_Alarm_Next_State1_carry_i_386_n_4,
      O => r_Alarm_Next_State1_carry_i_180_n_0
    );
r_Alarm_Next_State1_carry_i_181: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_387_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => r_Alarm_Next_State1_carry_i_381_n_7,
      I3 => r_Alarm_Next_State1_carry_i_382_n_7,
      I4 => r_Alarm_Next_State1_carry_i_386_n_5,
      O => r_Alarm_Next_State1_carry_i_181_n_0
    );
r_Alarm_Next_State1_carry_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_388_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_389_n_4,
      I3 => r_Alarm_Next_State1_carry_i_390_n_4,
      I4 => r_Alarm_Next_State1_carry_i_386_n_6,
      O => r_Alarm_Next_State1_carry_i_182_n_0
    );
r_Alarm_Next_State1_carry_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_179_n_0,
      I1 => r_Alarm_Next_State1_carry_i_381_n_4,
      I2 => r_Alarm_Next_State1_carry_i_382_n_4,
      I3 => r_Alarm_Next_State1_carry_i_383_n_6,
      I4 => \^axi_rdata_reg[12]\(0),
      I5 => r_Alarm_Next_State1_carry_i_391_n_0,
      O => r_Alarm_Next_State1_carry_i_183_n_0
    );
r_Alarm_Next_State1_carry_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_180_n_0,
      I1 => r_Alarm_Next_State1_carry_i_381_n_5,
      I2 => r_Alarm_Next_State1_carry_i_382_n_5,
      I3 => r_Alarm_Next_State1_carry_i_383_n_7,
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => r_Alarm_Next_State1_carry_i_384_n_0,
      O => r_Alarm_Next_State1_carry_i_184_n_0
    );
r_Alarm_Next_State1_carry_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_181_n_0,
      I1 => r_Alarm_Next_State1_carry_i_381_n_6,
      I2 => r_Alarm_Next_State1_carry_i_382_n_6,
      I3 => r_Alarm_Next_State1_carry_i_386_n_4,
      I4 => \^axi_rdata_reg[8]\(2),
      I5 => r_Alarm_Next_State1_carry_i_385_n_0,
      O => r_Alarm_Next_State1_carry_i_185_n_0
    );
r_Alarm_Next_State1_carry_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_182_n_0,
      I1 => r_Alarm_Next_State1_carry_i_381_n_7,
      I2 => r_Alarm_Next_State1_carry_i_382_n_7,
      I3 => r_Alarm_Next_State1_carry_i_386_n_5,
      I4 => \^axi_rdata_reg[8]\(1),
      I5 => r_Alarm_Next_State1_carry_i_387_n_0,
      O => r_Alarm_Next_State1_carry_i_186_n_0
    );
r_Alarm_Next_State1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_11_n_0,
      I1 => w_Alarm_Time(8),
      I2 => w_Time(2),
      I3 => w_Alarm_Time(7),
      I4 => w_Time(1),
      O => r_Alarm_State_reg_33(0)
    );
r_Alarm_Next_State1_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E4ED550F5548D8D"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_71_n_0,
      I1 => r_Alarm_Next_State1_carry_i_72_n_0,
      I2 => w_Alarm_Time_Stamp(2),
      I3 => \^di\(0),
      I4 => r_Alarm_Next_State1_carry_i_53_n_0,
      I5 => \^di\(1),
      O => \^r_bcd_num_sel_reg[3]\(2)
    );
r_Alarm_Next_State1_carry_i_309: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_285_n_0\,
      CO(3) => r_Alarm_Next_State1_carry_i_309_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_309_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_309_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_309_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_520_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_521_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_522_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_523_n_0,
      O(3 downto 0) => \^r_bcd_num_sel_reg[2]\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_524_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_525_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_526_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_527_n_0
    );
r_Alarm_Next_State1_carry_i_310: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_528_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_310_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_310_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_310_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_310_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_529_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_530_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_531_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_532_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_310_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_533_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_534_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_535_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_536_n_0
    );
r_Alarm_Next_State1_carry_i_311: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(3),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_311_n_0
    );
r_Alarm_Next_State1_carry_i_312: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(2),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_312_n_0
    );
r_Alarm_Next_State1_carry_i_313: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(1),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_313_n_0
    );
r_Alarm_Next_State1_carry_i_314: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_0\(0),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_314_n_0
    );
r_Alarm_Next_State1_carry_i_315: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \r_Count_reg[20]_0\(3),
      I2 => \r_Count_reg[20]_1\(0),
      I3 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_315_n_0
    );
r_Alarm_Next_State1_carry_i_316: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \r_Count_reg[20]_0\(2),
      I2 => \r_Count_reg[20]_0\(3),
      I3 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_316_n_0
    );
r_Alarm_Next_State1_carry_i_317: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \r_Count_reg[20]_0\(1),
      I2 => \r_Count_reg[20]_0\(2),
      I3 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_317_n_0
    );
r_Alarm_Next_State1_carry_i_318: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \r_Count_reg[20]_0\(0),
      I2 => \r_Count_reg[20]_0\(1),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_318_n_0
    );
r_Alarm_Next_State1_carry_i_319: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_537_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_319_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_319_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_319_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_319_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_538_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_539_n_0,
      DI(1 downto 0) => \r_Count_reg[3]_6\(1 downto 0),
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_319_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_542_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_543_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_544_n_0,
      S(0) => \r_Count_reg[3]_9\(0)
    );
r_Alarm_Next_State1_carry_i_320: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_546_n_0,
      I1 => \^di\(2),
      I2 => r_Alarm_Next_State1_carry_i_336_n_5,
      I3 => r_Alarm_Next_State1_carry_i_337_n_5,
      I4 => r_Alarm_Next_State1_carry_i_333_n_7,
      O => r_Alarm_Next_State1_carry_i_320_n_0
    );
r_Alarm_Next_State1_carry_i_321: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_547_n_0,
      I1 => \^di\(1),
      I2 => r_Alarm_Next_State1_carry_i_336_n_6,
      I3 => r_Alarm_Next_State1_carry_i_337_n_6,
      I4 => r_Alarm_Next_State1_carry_i_548_n_4,
      O => r_Alarm_Next_State1_carry_i_321_n_0
    );
r_Alarm_Next_State1_carry_i_322: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_336_n_7,
      I1 => r_Alarm_Next_State1_carry_i_337_n_7,
      I2 => r_Alarm_Next_State1_carry_i_548_n_5,
      I3 => w_Alarm_Time_Stamp(2),
      I4 => r_Alarm_Next_State1_carry_i_549_n_0,
      O => r_Alarm_Next_State1_carry_i_322_n_0
    );
r_Alarm_Next_State1_carry_i_323: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_550_n_0,
      I2 => r_Alarm_Next_State1_carry_i_551_n_4,
      I3 => r_Alarm_Next_State1_carry_i_552_n_4,
      I4 => r_Alarm_Next_State1_carry_i_548_n_6,
      O => r_Alarm_Next_State1_carry_i_323_n_0
    );
r_Alarm_Next_State1_carry_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_320_n_0,
      I1 => r_Alarm_Next_State1_carry_i_336_n_4,
      I2 => r_Alarm_Next_State1_carry_i_337_n_4,
      I3 => r_Alarm_Next_State1_carry_i_333_n_6,
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => r_Alarm_Next_State1_carry_i_335_n_0,
      O => r_Alarm_Next_State1_carry_i_324_n_0
    );
r_Alarm_Next_State1_carry_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_321_n_0,
      I1 => r_Alarm_Next_State1_carry_i_336_n_5,
      I2 => r_Alarm_Next_State1_carry_i_337_n_5,
      I3 => r_Alarm_Next_State1_carry_i_333_n_7,
      I4 => \^di\(2),
      I5 => r_Alarm_Next_State1_carry_i_546_n_0,
      O => r_Alarm_Next_State1_carry_i_325_n_0
    );
r_Alarm_Next_State1_carry_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_322_n_0,
      I1 => r_Alarm_Next_State1_carry_i_336_n_6,
      I2 => r_Alarm_Next_State1_carry_i_337_n_6,
      I3 => r_Alarm_Next_State1_carry_i_548_n_4,
      I4 => \^di\(1),
      I5 => r_Alarm_Next_State1_carry_i_547_n_0,
      O => r_Alarm_Next_State1_carry_i_326_n_0
    );
r_Alarm_Next_State1_carry_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_323_n_0,
      I1 => r_Alarm_Next_State1_carry_i_336_n_7,
      I2 => r_Alarm_Next_State1_carry_i_337_n_7,
      I3 => r_Alarm_Next_State1_carry_i_548_n_5,
      I4 => w_Alarm_Time_Stamp(2),
      I5 => r_Alarm_Next_State1_carry_i_549_n_0,
      O => r_Alarm_Next_State1_carry_i_327_n_0
    );
r_Alarm_Next_State1_carry_i_328: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_336_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_328_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_328_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_328_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_328_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_553_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_554_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_555_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_556_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_328_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_328_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_328_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_328_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_557_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_558_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_559_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_560_n_0
    );
r_Alarm_Next_State1_carry_i_329: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_337_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_329_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_329_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_329_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_329_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[20]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_329_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_329_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_329_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_329_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_561_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_562_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_563_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_564_n_0
    );
r_Alarm_Next_State1_carry_i_330: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_333_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_330_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_330_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_330_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_330_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_565_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_566_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_567_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_568_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_330_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_330_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_330_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_330_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_569_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_570_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_571_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_572_n_0
    );
r_Alarm_Next_State1_carry_i_331: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_330_n_6,
      I1 => r_Alarm_Next_State1_carry_i_329_n_4,
      I2 => r_Alarm_Next_State1_carry_i_328_n_4,
      O => r_Alarm_Next_State1_carry_i_331_n_0
    );
r_Alarm_Next_State1_carry_i_332: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_330_n_7,
      I1 => r_Alarm_Next_State1_carry_i_329_n_5,
      I2 => r_Alarm_Next_State1_carry_i_328_n_5,
      O => r_Alarm_Next_State1_carry_i_332_n_0
    );
r_Alarm_Next_State1_carry_i_333: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_548_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_333_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_333_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_333_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_333_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_573_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_574_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_575_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_576_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_333_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_333_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_333_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_333_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_577_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_578_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_579_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_580_n_0
    );
r_Alarm_Next_State1_carry_i_334: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_333_n_4,
      I1 => r_Alarm_Next_State1_carry_i_329_n_6,
      I2 => r_Alarm_Next_State1_carry_i_328_n_6,
      O => r_Alarm_Next_State1_carry_i_334_n_0
    );
r_Alarm_Next_State1_carry_i_335: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_333_n_5,
      I1 => r_Alarm_Next_State1_carry_i_329_n_7,
      I2 => r_Alarm_Next_State1_carry_i_328_n_7,
      O => r_Alarm_Next_State1_carry_i_335_n_0
    );
r_Alarm_Next_State1_carry_i_336: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_551_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_336_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_336_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_336_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_336_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_581_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_582_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_583_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_584_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_336_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_336_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_336_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_336_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_585_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_586_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_587_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_588_n_0
    );
r_Alarm_Next_State1_carry_i_337: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_552_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_337_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_337_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_337_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_337_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[16]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_337_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_337_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_337_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_337_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_589_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_590_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_591_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_592_n_0
    );
r_Alarm_Next_State1_carry_i_338: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_330_n_5,
      I1 => r_Alarm_Next_State1_carry_i_593_n_7,
      I2 => r_Alarm_Next_State1_carry_i_594_n_7,
      O => r_Alarm_Next_State1_carry_i_338_n_0
    );
r_Alarm_Next_State1_carry_i_340: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => r_Alarm_Next_State1_carry_i_346_n_0,
      I2 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_340_n_0
    );
r_Alarm_Next_State1_carry_i_341: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69C33C69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_599_n_0,
      I3 => \^axi_rdata_reg[8]\(3),
      I4 => r_Alarm_Next_State1_carry_i_346_n_0,
      O => r_Alarm_Next_State1_carry_i_341_n_0
    );
r_Alarm_Next_State1_carry_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D54E8DD5544E8D54"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_600_n_0,
      I1 => r_Alarm_Next_State1_carry_i_346_n_0,
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => r_Alarm_Next_State1_carry_i_599_n_0,
      I4 => \^axi_rdata_reg[12]\(0),
      I5 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_342_n_0
    );
r_Alarm_Next_State1_carry_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F59650B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_603_n_0,
      I3 => r_Alarm_Next_State1_carry_i_604_n_0,
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => r_Alarm_Next_State1_carry_i_605_n_0,
      O => r_Alarm_Next_State1_carry_i_346_n_0
    );
r_Alarm_Next_State1_carry_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778817AA17EE11E"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_604_n_0,
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => r_Alarm_Next_State1_carry_i_603_n_0,
      I5 => r_Alarm_Next_State1_carry_i_605_n_0,
      O => r_Alarm_Next_State1_carry_i_347_n_0
    );
r_Alarm_Next_State1_carry_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33381CCCCCC7E333"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => r_Alarm_Next_State1_carry_i_603_n_0,
      I3 => r_Alarm_Next_State1_carry_i_604_n_0,
      I4 => r_Alarm_Next_State1_carry_i_605_n_0,
      I5 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_348_n_0
    );
r_Alarm_Next_State1_carry_i_361: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_618_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_361_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_361_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_361_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_361_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_619_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_620_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_621_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_622_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_14\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_623_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_624_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_625_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_626_n_0
    );
r_Alarm_Next_State1_carry_i_362: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_361_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_362_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_362_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_362_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_627_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_628_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_362_O_UNCONNECTED(3),
      O(2 downto 0) => \r_BCD_Num_Sel_reg[2]_15\(2 downto 0),
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_629_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_630_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_631_n_0
    );
r_Alarm_Next_State1_carry_i_363: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_632_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_363_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_363_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_363_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_363_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_633_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_634_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_635_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_636_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_363_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_637_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_638_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_639_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_640_n_0
    );
r_Alarm_Next_State1_carry_i_364: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(3),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_364_n_0
    );
r_Alarm_Next_State1_carry_i_365: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(2),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_365_n_0
    );
r_Alarm_Next_State1_carry_i_366: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(1),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_366_n_0
    );
r_Alarm_Next_State1_carry_i_367: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[20]_3\(0),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_367_n_0
    );
r_Alarm_Next_State1_carry_i_368: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \r_Count_reg[20]_3\(3),
      I2 => \r_Count_reg[20]_4\(0),
      I3 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_368_n_0
    );
r_Alarm_Next_State1_carry_i_369: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \r_Count_reg[20]_3\(2),
      I2 => \r_Count_reg[20]_3\(3),
      I3 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_369_n_0
    );
r_Alarm_Next_State1_carry_i_370: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \r_Count_reg[20]_3\(1),
      I2 => \r_Count_reg[20]_3\(2),
      I3 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_370_n_0
    );
r_Alarm_Next_State1_carry_i_371: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \r_Count_reg[20]_3\(0),
      I2 => \r_Count_reg[20]_3\(1),
      I3 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_371_n_0
    );
r_Alarm_Next_State1_carry_i_372: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_641_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_372_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_372_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_372_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_372_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_642_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_643_n_0,
      DI(1 downto 0) => \r_Count_reg[3]_7\(1 downto 0),
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_372_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_646_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_647_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_648_n_0,
      S(0) => \r_Count_reg[3]_11\(0)
    );
r_Alarm_Next_State1_carry_i_373: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_650_n_0,
      I1 => \^di\(2),
      I2 => r_Alarm_Next_State1_carry_i_389_n_5,
      I3 => r_Alarm_Next_State1_carry_i_390_n_5,
      I4 => r_Alarm_Next_State1_carry_i_386_n_7,
      O => r_Alarm_Next_State1_carry_i_373_n_0
    );
r_Alarm_Next_State1_carry_i_374: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_651_n_0,
      I1 => \^di\(1),
      I2 => r_Alarm_Next_State1_carry_i_389_n_6,
      I3 => r_Alarm_Next_State1_carry_i_390_n_6,
      I4 => r_Alarm_Next_State1_carry_i_652_n_4,
      O => r_Alarm_Next_State1_carry_i_374_n_0
    );
r_Alarm_Next_State1_carry_i_375: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_653_n_0,
      I1 => w_Alarm_Time_Stamp(2),
      I2 => r_Alarm_Next_State1_carry_i_389_n_7,
      I3 => r_Alarm_Next_State1_carry_i_390_n_7,
      I4 => r_Alarm_Next_State1_carry_i_652_n_5,
      O => r_Alarm_Next_State1_carry_i_375_n_0
    );
r_Alarm_Next_State1_carry_i_376: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_654_n_0,
      I2 => r_Alarm_Next_State1_carry_i_655_n_4,
      I3 => r_Alarm_Next_State1_carry_i_656_n_4,
      I4 => r_Alarm_Next_State1_carry_i_652_n_6,
      O => r_Alarm_Next_State1_carry_i_376_n_0
    );
r_Alarm_Next_State1_carry_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_373_n_0,
      I1 => r_Alarm_Next_State1_carry_i_389_n_4,
      I2 => r_Alarm_Next_State1_carry_i_390_n_4,
      I3 => r_Alarm_Next_State1_carry_i_386_n_6,
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => r_Alarm_Next_State1_carry_i_388_n_0,
      O => r_Alarm_Next_State1_carry_i_377_n_0
    );
r_Alarm_Next_State1_carry_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_374_n_0,
      I1 => r_Alarm_Next_State1_carry_i_389_n_5,
      I2 => r_Alarm_Next_State1_carry_i_390_n_5,
      I3 => r_Alarm_Next_State1_carry_i_386_n_7,
      I4 => \^di\(2),
      I5 => r_Alarm_Next_State1_carry_i_650_n_0,
      O => r_Alarm_Next_State1_carry_i_378_n_0
    );
r_Alarm_Next_State1_carry_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_375_n_0,
      I1 => r_Alarm_Next_State1_carry_i_389_n_6,
      I2 => r_Alarm_Next_State1_carry_i_390_n_6,
      I3 => r_Alarm_Next_State1_carry_i_652_n_4,
      I4 => \^di\(1),
      I5 => r_Alarm_Next_State1_carry_i_651_n_0,
      O => r_Alarm_Next_State1_carry_i_379_n_0
    );
r_Alarm_Next_State1_carry_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_376_n_0,
      I1 => r_Alarm_Next_State1_carry_i_389_n_7,
      I2 => r_Alarm_Next_State1_carry_i_390_n_7,
      I3 => r_Alarm_Next_State1_carry_i_652_n_5,
      I4 => w_Alarm_Time_Stamp(2),
      I5 => r_Alarm_Next_State1_carry_i_653_n_0,
      O => r_Alarm_Next_State1_carry_i_380_n_0
    );
r_Alarm_Next_State1_carry_i_381: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_389_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_381_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_381_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_381_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_381_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_553_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_554_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_555_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_556_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_381_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_381_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_381_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_381_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_657_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_658_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_659_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_660_n_0
    );
r_Alarm_Next_State1_carry_i_382: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_390_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_382_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_382_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_382_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_382_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[20]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_382_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_382_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_382_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_382_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_661_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_662_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_663_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_664_n_0
    );
r_Alarm_Next_State1_carry_i_383: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_386_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_383_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_383_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_383_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_383_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_565_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_566_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_567_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_568_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_383_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_383_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_383_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_383_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_665_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_666_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_667_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_668_n_0
    );
r_Alarm_Next_State1_carry_i_384: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_383_n_6,
      I1 => r_Alarm_Next_State1_carry_i_382_n_4,
      I2 => r_Alarm_Next_State1_carry_i_381_n_4,
      O => r_Alarm_Next_State1_carry_i_384_n_0
    );
r_Alarm_Next_State1_carry_i_385: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_383_n_7,
      I1 => r_Alarm_Next_State1_carry_i_382_n_5,
      I2 => r_Alarm_Next_State1_carry_i_381_n_5,
      O => r_Alarm_Next_State1_carry_i_385_n_0
    );
r_Alarm_Next_State1_carry_i_386: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_652_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_386_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_386_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_386_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_386_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_573_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_574_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_575_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_576_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_386_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_386_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_386_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_386_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_669_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_670_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_671_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_672_n_0
    );
r_Alarm_Next_State1_carry_i_387: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_386_n_4,
      I1 => r_Alarm_Next_State1_carry_i_382_n_6,
      I2 => r_Alarm_Next_State1_carry_i_381_n_6,
      O => r_Alarm_Next_State1_carry_i_387_n_0
    );
r_Alarm_Next_State1_carry_i_388: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_386_n_5,
      I1 => r_Alarm_Next_State1_carry_i_382_n_7,
      I2 => r_Alarm_Next_State1_carry_i_381_n_7,
      O => r_Alarm_Next_State1_carry_i_388_n_0
    );
r_Alarm_Next_State1_carry_i_389: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_655_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_389_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_389_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_389_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_389_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_581_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_582_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_583_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_584_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_389_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_389_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_389_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_389_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_673_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_674_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_675_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_676_n_0
    );
r_Alarm_Next_State1_carry_i_390: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_656_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_390_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_390_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_390_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_390_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[16]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_390_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_390_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_390_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_390_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_677_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_678_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_679_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_680_n_0
    );
r_Alarm_Next_State1_carry_i_391: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_383_n_5,
      I1 => r_Alarm_Next_State1_carry_i_681_n_7,
      I2 => r_Alarm_Next_State1_carry_i_682_n_7,
      O => r_Alarm_Next_State1_carry_i_391_n_0
    );
r_Alarm_Next_State1_carry_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_130_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_46_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_46_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_46_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_131_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_132_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_46_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => r_Alarm_Next_State1_carry_i_133_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_134_n_0
    );
r_Alarm_Next_State1_carry_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_135_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_47_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_47_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_47_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_47_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_136_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_137_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_138_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_139_n_0,
      O(3 downto 1) => \^r_bcd_num_sel_reg[1]\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_47_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_140_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_141_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_142_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_143_n_0
    );
r_Alarm_Next_State1_carry_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"184159417D657DE7"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_144_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_64_n_0\,
      I2 => w_Seconds_1(4),
      I3 => w_Seconds_1(3),
      I4 => w_Seconds_1(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      O => r_Alarm_Next_State1_carry_i_49_n_0
    );
r_Alarm_Next_State1_carry_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(2),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(2),
      O => w_Seconds_1(2)
    );
r_Alarm_Next_State1_carry_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]\(1),
      I1 => r_Alarm_Next_State1_carry_i_46_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_1\(2),
      I4 => \r_Count_reg[12]_1\(1),
      O => w_Seconds_1(1)
    );
r_Alarm_Next_State1_carry_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D421002E2BDEFFD"
    )
        port map (
      I0 => w_Seconds_1(2),
      I1 => w_Seconds_1(1),
      I2 => r_Alarm_Next_State1_carry_i_49_n_0,
      I3 => r_Alarm_Next_State1_carry_i_146_n_0,
      I4 => r_Alarm_Next_State1_carry_i_147_n_0,
      I5 => w_Time(4),
      O => r_Alarm_Next_State1_carry_i_52_n_0
    );
r_Alarm_Next_State1_carry_i_520: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \r_Alarm_Next_State1_carry__0_i_443_n_4\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_443_n_5\,
      O => r_Alarm_Next_State1_carry_i_520_n_0
    );
r_Alarm_Next_State1_carry_i_521: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => \r_Alarm_Next_State1_carry__0_i_443_n_5\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_443_n_6\,
      O => r_Alarm_Next_State1_carry_i_521_n_0
    );
r_Alarm_Next_State1_carry_i_522: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => \r_Alarm_Next_State1_carry__0_i_443_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_442_n_5\,
      I5 => \r_Alarm_Next_State1_carry__0_i_443_n_7\,
      O => r_Alarm_Next_State1_carry_i_522_n_0
    );
r_Alarm_Next_State1_carry_i_523: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_442_n_6\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => r_Alarm_Next_State1_carry_i_823_n_4,
      I3 => \^axi_rdata_reg[20]\(0),
      I4 => \r_Alarm_Next_State1_carry__0_i_442_n_5\,
      I5 => \r_Alarm_Next_State1_carry__0_i_443_n_7\,
      O => r_Alarm_Next_State1_carry_i_523_n_0
    );
r_Alarm_Next_State1_carry_i_524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_520_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_443_n_4\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => w_Alarm_Time_Stamp(21),
      I5 => \r_Alarm_Next_State1_carry__0_i_441_n_7\,
      O => r_Alarm_Next_State1_carry_i_524_n_0
    );
r_Alarm_Next_State1_carry_i_525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_521_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_443_n_5\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => \^axi_rdata_reg[20]\(3),
      I5 => \r_Alarm_Next_State1_carry__0_i_443_n_4\,
      O => r_Alarm_Next_State1_carry_i_525_n_0
    );
r_Alarm_Next_State1_carry_i_526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_522_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_443_n_6\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I4 => \^axi_rdata_reg[20]\(2),
      I5 => \r_Alarm_Next_State1_carry__0_i_443_n_5\,
      O => r_Alarm_Next_State1_carry_i_526_n_0
    );
r_Alarm_Next_State1_carry_i_527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_523_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_442_n_5\,
      I2 => r_Alarm_Next_State1_carry_i_593_n_0,
      I3 => \r_Alarm_Next_State1_carry__0_i_443_n_7\,
      I4 => \^axi_rdata_reg[20]\(1),
      I5 => r_Alarm_Next_State1_carry_i_824_n_0,
      O => r_Alarm_Next_State1_carry_i_527_n_0
    );
r_Alarm_Next_State1_carry_i_528: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_825_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_528_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_528_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_528_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_528_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_826_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_827_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_828_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_829_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_528_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_830_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_831_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_832_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_833_n_0
    );
r_Alarm_Next_State1_carry_i_529: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(3),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_529_n_0
    );
r_Alarm_Next_State1_carry_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"430D6FBD42094F3D"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_148_n_0,
      I3 => r_Alarm_Next_State1_carry_i_149_n_0,
      I4 => r_Alarm_Next_State1_carry_i_63_n_0,
      I5 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_53_n_0
    );
r_Alarm_Next_State1_carry_i_530: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(2),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_530_n_0
    );
r_Alarm_Next_State1_carry_i_531: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(1),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_531_n_0
    );
r_Alarm_Next_State1_carry_i_532: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_0\(0),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_532_n_0
    );
r_Alarm_Next_State1_carry_i_533: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \r_Count_reg[16]_0\(3),
      I2 => \r_Count_reg[20]_0\(0),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_533_n_0
    );
r_Alarm_Next_State1_carry_i_534: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \r_Count_reg[16]_0\(2),
      I2 => \r_Count_reg[16]_0\(3),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_534_n_0
    );
r_Alarm_Next_State1_carry_i_535: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Count_reg[16]_0\(1),
      I2 => \r_Count_reg[16]_0\(2),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_535_n_0
    );
r_Alarm_Next_State1_carry_i_536: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Count_reg[16]_0\(0),
      I2 => \r_Count_reg[16]_0\(1),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_536_n_0
    );
r_Alarm_Next_State1_carry_i_537: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_834_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_537_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_537_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_537_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_537_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \r_Count_reg[1]_0\(2 downto 0),
      DI(0) => r_Alarm_Next_State1_carry_i_838_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_537_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \r_Count_reg[3]_8\(2 downto 0),
      S(0) => r_Alarm_Next_State1_carry_i_842_n_0
    );
r_Alarm_Next_State1_carry_i_538: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_548_n_6,
      I1 => r_Alarm_Next_State1_carry_i_552_n_4,
      I2 => r_Alarm_Next_State1_carry_i_551_n_4,
      I3 => r_Alarm_Next_State1_carry_i_550_n_0,
      I4 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_538_n_0
    );
r_Alarm_Next_State1_carry_i_539: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_551_n_4,
      I1 => r_Alarm_Next_State1_carry_i_552_n_4,
      I2 => r_Alarm_Next_State1_carry_i_548_n_6,
      I3 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_539_n_0
    );
r_Alarm_Next_State1_carry_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \r_Count_reg[8]_2\(0),
      I1 => \^r_bcd_num_sel_reg[3]_1\(0),
      I2 => \r_Count_reg[8]_2\(1),
      I3 => r_Alarm_Next_State1_carry_i_150_n_0,
      I4 => \^r_bcd_num_sel_reg[3]_1\(1),
      O => r_Alarm_Next_State1_carry_i_54_n_0
    );
r_Alarm_Next_State1_carry_i_542: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_550_n_0,
      I2 => \^axi_rdata_reg[0]\(0),
      I3 => r_Alarm_Next_State1_carry_i_548_n_6,
      I4 => r_Alarm_Next_State1_carry_i_552_n_4,
      I5 => r_Alarm_Next_State1_carry_i_551_n_4,
      O => r_Alarm_Next_State1_carry_i_542_n_0
    );
r_Alarm_Next_State1_carry_i_543: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_539_n_0,
      I1 => r_Alarm_Next_State1_carry_i_548_n_7,
      I2 => r_Alarm_Next_State1_carry_i_552_n_5,
      I3 => r_Alarm_Next_State1_carry_i_551_n_5,
      O => r_Alarm_Next_State1_carry_i_543_n_0
    );
r_Alarm_Next_State1_carry_i_544: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_6\(1),
      I1 => r_Alarm_Next_State1_carry_i_551_n_5,
      I2 => r_Alarm_Next_State1_carry_i_552_n_5,
      I3 => r_Alarm_Next_State1_carry_i_548_n_7,
      O => r_Alarm_Next_State1_carry_i_544_n_0
    );
r_Alarm_Next_State1_carry_i_546: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_333_n_6,
      I1 => r_Alarm_Next_State1_carry_i_337_n_4,
      I2 => r_Alarm_Next_State1_carry_i_336_n_4,
      O => r_Alarm_Next_State1_carry_i_546_n_0
    );
r_Alarm_Next_State1_carry_i_547: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_333_n_7,
      I1 => r_Alarm_Next_State1_carry_i_337_n_5,
      I2 => r_Alarm_Next_State1_carry_i_336_n_5,
      O => r_Alarm_Next_State1_carry_i_547_n_0
    );
r_Alarm_Next_State1_carry_i_548: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_843_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_548_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_548_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_548_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_548_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_844_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_845_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_846_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_847_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_548_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_548_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_548_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_548_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_848_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_849_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_850_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_851_n_0
    );
r_Alarm_Next_State1_carry_i_549: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_548_n_4,
      I1 => r_Alarm_Next_State1_carry_i_337_n_6,
      I2 => r_Alarm_Next_State1_carry_i_336_n_6,
      O => r_Alarm_Next_State1_carry_i_549_n_0
    );
r_Alarm_Next_State1_carry_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557757FFFF77F7"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_59_n_0,
      I1 => \r_Count_reg[8]_2\(0),
      I2 => \r_Count_reg[20]_4\(2),
      I3 => w_Alarm_Time_Stamp(23),
      I4 => r_Alarm_Next_State1_carry_i_75_n_2,
      I5 => \^r_bcd_num_sel_reg[3]_1\(0),
      O => r_Alarm_Next_State1_carry_i_55_n_0
    );
r_Alarm_Next_State1_carry_i_550: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_548_n_5,
      I1 => r_Alarm_Next_State1_carry_i_337_n_7,
      I2 => r_Alarm_Next_State1_carry_i_336_n_7,
      O => r_Alarm_Next_State1_carry_i_550_n_0
    );
r_Alarm_Next_State1_carry_i_551: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_852_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_551_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_551_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_551_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_551_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_853_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_854_n_0,
      DI(1) => \^di\(1),
      DI(0) => w_Alarm_Time_Stamp(2),
      O(3) => r_Alarm_Next_State1_carry_i_551_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_551_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[0]_7\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_855_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_856_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_857_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_858_n_0
    );
r_Alarm_Next_State1_carry_i_552: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_859_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_552_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_552_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_552_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_552_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[12]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_552_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_552_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[0]_5\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_860_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_861_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_862_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_863_n_0
    );
r_Alarm_Next_State1_carry_i_553: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_553_n_0
    );
r_Alarm_Next_State1_carry_i_554: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_554_n_0
    );
r_Alarm_Next_State1_carry_i_555: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_555_n_0
    );
r_Alarm_Next_State1_carry_i_556: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_556_n_0
    );
r_Alarm_Next_State1_carry_i_557: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_553_n_0,
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_557_n_0
    );
r_Alarm_Next_State1_carry_i_558: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_554_n_0,
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_558_n_0
    );
r_Alarm_Next_State1_carry_i_559: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_555_n_0,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_559_n_0
    );
r_Alarm_Next_State1_carry_i_560: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_556_n_0,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_560_n_0
    );
r_Alarm_Next_State1_carry_i_561: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_561_n_0
    );
r_Alarm_Next_State1_carry_i_562: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_562_n_0
    );
r_Alarm_Next_State1_carry_i_563: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_563_n_0
    );
r_Alarm_Next_State1_carry_i_564: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_564_n_0
    );
r_Alarm_Next_State1_carry_i_565: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_565_n_0
    );
r_Alarm_Next_State1_carry_i_566: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_566_n_0
    );
r_Alarm_Next_State1_carry_i_567: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_567_n_0
    );
r_Alarm_Next_State1_carry_i_568: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_568_n_0
    );
r_Alarm_Next_State1_carry_i_569: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_565_n_0,
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_569_n_0
    );
r_Alarm_Next_State1_carry_i_570: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_566_n_0,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_570_n_0
    );
r_Alarm_Next_State1_carry_i_571: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_567_n_0,
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_571_n_0
    );
r_Alarm_Next_State1_carry_i_572: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_568_n_0,
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_572_n_0
    );
r_Alarm_Next_State1_carry_i_573: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_573_n_0
    );
r_Alarm_Next_State1_carry_i_574: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_574_n_0
    );
r_Alarm_Next_State1_carry_i_575: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_575_n_0
    );
r_Alarm_Next_State1_carry_i_576: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_576_n_0
    );
r_Alarm_Next_State1_carry_i_577: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_573_n_0,
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_577_n_0
    );
r_Alarm_Next_State1_carry_i_578: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_574_n_0,
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_578_n_0
    );
r_Alarm_Next_State1_carry_i_579: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_575_n_0,
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_579_n_0
    );
r_Alarm_Next_State1_carry_i_580: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_576_n_0,
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_580_n_0
    );
r_Alarm_Next_State1_carry_i_581: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_581_n_0
    );
r_Alarm_Next_State1_carry_i_582: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_582_n_0
    );
r_Alarm_Next_State1_carry_i_583: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_583_n_0
    );
r_Alarm_Next_State1_carry_i_584: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_584_n_0
    );
r_Alarm_Next_State1_carry_i_585: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_581_n_0,
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_585_n_0
    );
r_Alarm_Next_State1_carry_i_586: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_582_n_0,
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => \^axi_rdata_reg[8]\(0),
      O => r_Alarm_Next_State1_carry_i_586_n_0
    );
r_Alarm_Next_State1_carry_i_587: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_583_n_0,
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_587_n_0
    );
r_Alarm_Next_State1_carry_i_588: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_584_n_0,
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_588_n_0
    );
r_Alarm_Next_State1_carry_i_589: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_589_n_0
    );
r_Alarm_Next_State1_carry_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E48FAEDAA48A0ED8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_154_n_0,
      I1 => r_Alarm_Next_State1_carry_i_155_n_0,
      I2 => \^di\(2),
      I3 => r_Alarm_Next_State1_carry_i_63_n_0,
      I4 => \^di\(1),
      I5 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_59_n_0
    );
r_Alarm_Next_State1_carry_i_590: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_590_n_0
    );
r_Alarm_Next_State1_carry_i_591: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_591_n_0
    );
r_Alarm_Next_State1_carry_i_592: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_592_n_0
    );
r_Alarm_Next_State1_carry_i_593: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_329_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_593_n_0,
      CO(2) => NLW_r_Alarm_Next_State1_carry_i_593_CO_UNCONNECTED(2),
      CO(1) => r_Alarm_Next_State1_carry_i_593_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_593_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => w_Alarm_Time_Stamp(23 downto 21),
      O(3) => NLW_r_Alarm_Next_State1_carry_i_593_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_593_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_593_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_593_n_7,
      S(3) => '1',
      S(2) => r_Alarm_Next_State1_carry_i_864_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_865_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_866_n_0
    );
r_Alarm_Next_State1_carry_i_594: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_328_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_594_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_594_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_594_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_594_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_867_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_868_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_869_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_870_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_594_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_594_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_594_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_594_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_871_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_872_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_873_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_874_n_0
    );
r_Alarm_Next_State1_carry_i_599: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DC3FFF330003C4D"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_875_n_0,
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => r_Alarm_Next_State1_carry_i_604_n_0,
      I5 => r_Alarm_Next_State1_carry_i_876_n_0,
      O => r_Alarm_Next_State1_carry_i_599_n_0
    );
r_Alarm_Next_State1_carry_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45447577"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_1\(1),
      I1 => r_Alarm_Next_State1_carry_i_75_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(1),
      O => r_Alarm_Next_State1_carry_i_60_n_0
    );
r_Alarm_Next_State1_carry_i_600: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => r_Alarm_Next_State1_carry_i_604_n_0,
      I2 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_600_n_0
    );
r_Alarm_Next_State1_carry_i_603: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33381CCCCCC7E333"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_879_n_0,
      I3 => r_Alarm_Next_State1_carry_i_880_n_0,
      I4 => r_Alarm_Next_State1_carry_i_881_n_0,
      I5 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_603_n_0
    );
r_Alarm_Next_State1_carry_i_604: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB2F59650B2409"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_879_n_0,
      I3 => r_Alarm_Next_State1_carry_i_880_n_0,
      I4 => \^axi_rdata_reg[12]\(1),
      I5 => r_Alarm_Next_State1_carry_i_881_n_0,
      O => r_Alarm_Next_State1_carry_i_604_n_0
    );
r_Alarm_Next_State1_carry_i_605: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778817AA17EE11E"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => r_Alarm_Next_State1_carry_i_880_n_0,
      I3 => \^axi_rdata_reg[12]\(3),
      I4 => r_Alarm_Next_State1_carry_i_879_n_0,
      I5 => r_Alarm_Next_State1_carry_i_881_n_0,
      O => r_Alarm_Next_State1_carry_i_605_n_0
    );
r_Alarm_Next_State1_carry_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_1\(0),
      I1 => r_Alarm_Next_State1_carry_i_75_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(0),
      O => r_Alarm_Next_State1_carry_i_61_n_0
    );
r_Alarm_Next_State1_carry_i_618: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_894_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_618_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_618_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_618_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_618_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_895_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_896_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_897_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_898_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_13\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_899_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_900_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_901_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_902_n_0
    );
r_Alarm_Next_State1_carry_i_619: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => r_Alarm_Next_State1_carry_i_903_n_4,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => r_Alarm_Next_State1_carry_i_903_n_5,
      O => r_Alarm_Next_State1_carry_i_619_n_0
    );
r_Alarm_Next_State1_carry_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_1\(2),
      I1 => r_Alarm_Next_State1_carry_i_75_n_2,
      I2 => w_Alarm_Time_Stamp(23),
      I3 => \r_Count_reg[20]_4\(2),
      I4 => \r_Count_reg[8]_2\(2),
      O => r_Alarm_Next_State1_carry_i_62_n_0
    );
r_Alarm_Next_State1_carry_i_620: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => r_Alarm_Next_State1_carry_i_903_n_5,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => r_Alarm_Next_State1_carry_i_903_n_6,
      O => r_Alarm_Next_State1_carry_i_620_n_0
    );
r_Alarm_Next_State1_carry_i_621: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE8B2E8B2E8228"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => r_Alarm_Next_State1_carry_i_903_n_6,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => r_Alarm_Next_State1_carry_i_904_n_5,
      I5 => r_Alarm_Next_State1_carry_i_903_n_7,
      O => r_Alarm_Next_State1_carry_i_621_n_0
    );
r_Alarm_Next_State1_carry_i_622: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_904_n_6,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_905_n_4,
      I3 => \^axi_rdata_reg[20]\(0),
      I4 => r_Alarm_Next_State1_carry_i_904_n_5,
      I5 => r_Alarm_Next_State1_carry_i_903_n_7,
      O => r_Alarm_Next_State1_carry_i_622_n_0
    );
r_Alarm_Next_State1_carry_i_623: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_619_n_0,
      I1 => r_Alarm_Next_State1_carry_i_903_n_4,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => w_Alarm_Time_Stamp(21),
      I5 => r_Alarm_Next_State1_carry_i_906_n_7,
      O => r_Alarm_Next_State1_carry_i_623_n_0
    );
r_Alarm_Next_State1_carry_i_624: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_620_n_0,
      I1 => r_Alarm_Next_State1_carry_i_903_n_5,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => \^axi_rdata_reg[20]\(3),
      I5 => r_Alarm_Next_State1_carry_i_903_n_4,
      O => r_Alarm_Next_State1_carry_i_624_n_0
    );
r_Alarm_Next_State1_carry_i_625: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_621_n_0,
      I1 => r_Alarm_Next_State1_carry_i_903_n_6,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => \^axi_rdata_reg[20]\(2),
      I5 => r_Alarm_Next_State1_carry_i_903_n_5,
      O => r_Alarm_Next_State1_carry_i_625_n_0
    );
r_Alarm_Next_State1_carry_i_626: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_622_n_0,
      I1 => r_Alarm_Next_State1_carry_i_904_n_5,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_903_n_7,
      I4 => \^axi_rdata_reg[20]\(1),
      I5 => r_Alarm_Next_State1_carry_i_907_n_0,
      O => r_Alarm_Next_State1_carry_i_626_n_0
    );
r_Alarm_Next_State1_carry_i_627: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => r_Alarm_Next_State1_carry_i_906_n_6,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => r_Alarm_Next_State1_carry_i_906_n_7,
      O => r_Alarm_Next_State1_carry_i_627_n_0
    );
r_Alarm_Next_State1_carry_i_628: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBE822E"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => r_Alarm_Next_State1_carry_i_906_n_7,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => r_Alarm_Next_State1_carry_i_903_n_4,
      O => r_Alarm_Next_State1_carry_i_628_n_0
    );
r_Alarm_Next_State1_carry_i_629: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0113377F"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_906_n_6,
      I1 => w_Alarm_Time_Stamp(23),
      I2 => r_Alarm_Next_State1_carry_i_904_n_0,
      I3 => r_Alarm_Next_State1_carry_i_681_n_0,
      I4 => r_Alarm_Next_State1_carry_i_906_n_1,
      O => r_Alarm_Next_State1_carry_i_629_n_0
    );
r_Alarm_Next_State1_carry_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D41334D0F4D337D4"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_156_n_0,
      I1 => r_Alarm_Next_State1_carry_i_157_n_0,
      I2 => r_Alarm_Next_State1_carry_i_158_n_0,
      I3 => \^axi_rdata_reg[8]\(1),
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_63_n_0
    );
r_Alarm_Next_State1_carry_i_630: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_627_n_0,
      I1 => r_Alarm_Next_State1_carry_i_906_n_6,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => w_Alarm_Time_Stamp(23),
      I5 => r_Alarm_Next_State1_carry_i_906_n_1,
      O => r_Alarm_Next_State1_carry_i_630_n_0
    );
r_Alarm_Next_State1_carry_i_631: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_628_n_0,
      I1 => r_Alarm_Next_State1_carry_i_906_n_7,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_904_n_0,
      I4 => w_Alarm_Time_Stamp(22),
      I5 => r_Alarm_Next_State1_carry_i_906_n_6,
      O => r_Alarm_Next_State1_carry_i_631_n_0
    );
r_Alarm_Next_State1_carry_i_632: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_908_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_632_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_632_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_632_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_632_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_909_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_910_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_911_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_912_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_632_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_913_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_914_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_915_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_916_n_0
    );
r_Alarm_Next_State1_carry_i_633: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(3),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_633_n_0
    );
r_Alarm_Next_State1_carry_i_634: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(2),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_634_n_0
    );
r_Alarm_Next_State1_carry_i_635: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(1),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_635_n_0
    );
r_Alarm_Next_State1_carry_i_636: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[16]_2\(0),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_636_n_0
    );
r_Alarm_Next_State1_carry_i_637: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \r_Count_reg[16]_2\(3),
      I2 => \r_Count_reg[20]_3\(0),
      I3 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_637_n_0
    );
r_Alarm_Next_State1_carry_i_638: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \r_Count_reg[16]_2\(2),
      I2 => \r_Count_reg[16]_2\(3),
      I3 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_638_n_0
    );
r_Alarm_Next_State1_carry_i_639: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Count_reg[16]_2\(1),
      I2 => \r_Count_reg[16]_2\(2),
      I3 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_639_n_0
    );
r_Alarm_Next_State1_carry_i_640: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Count_reg[16]_2\(0),
      I2 => \r_Count_reg[16]_2\(1),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_640_n_0
    );
r_Alarm_Next_State1_carry_i_641: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_917_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_641_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_641_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_641_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_641_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \r_Count_reg[1]_1\(3 downto 0),
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_641_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \r_Count_reg[3]_10\(3 downto 0)
    );
r_Alarm_Next_State1_carry_i_642: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_652_n_6,
      I1 => r_Alarm_Next_State1_carry_i_656_n_4,
      I2 => r_Alarm_Next_State1_carry_i_655_n_4,
      I3 => r_Alarm_Next_State1_carry_i_654_n_0,
      I4 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_642_n_0
    );
r_Alarm_Next_State1_carry_i_643: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_655_n_4,
      I1 => r_Alarm_Next_State1_carry_i_656_n_4,
      I2 => r_Alarm_Next_State1_carry_i_652_n_6,
      I3 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_643_n_0
    );
r_Alarm_Next_State1_carry_i_646: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_654_n_0,
      I2 => \^axi_rdata_reg[0]\(0),
      I3 => r_Alarm_Next_State1_carry_i_652_n_6,
      I4 => r_Alarm_Next_State1_carry_i_656_n_4,
      I5 => r_Alarm_Next_State1_carry_i_655_n_4,
      O => r_Alarm_Next_State1_carry_i_646_n_0
    );
r_Alarm_Next_State1_carry_i_647: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_643_n_0,
      I1 => r_Alarm_Next_State1_carry_i_652_n_7,
      I2 => r_Alarm_Next_State1_carry_i_656_n_5,
      I3 => r_Alarm_Next_State1_carry_i_655_n_5,
      O => r_Alarm_Next_State1_carry_i_647_n_0
    );
r_Alarm_Next_State1_carry_i_648: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \r_Count_reg[3]_7\(1),
      I1 => r_Alarm_Next_State1_carry_i_655_n_5,
      I2 => r_Alarm_Next_State1_carry_i_656_n_5,
      I3 => r_Alarm_Next_State1_carry_i_652_n_7,
      O => r_Alarm_Next_State1_carry_i_648_n_0
    );
r_Alarm_Next_State1_carry_i_650: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_386_n_6,
      I1 => r_Alarm_Next_State1_carry_i_390_n_4,
      I2 => r_Alarm_Next_State1_carry_i_389_n_4,
      O => r_Alarm_Next_State1_carry_i_650_n_0
    );
r_Alarm_Next_State1_carry_i_651: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_386_n_7,
      I1 => r_Alarm_Next_State1_carry_i_390_n_5,
      I2 => r_Alarm_Next_State1_carry_i_389_n_5,
      O => r_Alarm_Next_State1_carry_i_651_n_0
    );
r_Alarm_Next_State1_carry_i_652: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_926_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_652_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_652_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_652_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_652_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_844_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_845_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_846_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_847_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_652_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_652_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_652_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_652_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_927_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_928_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_929_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_930_n_0
    );
r_Alarm_Next_State1_carry_i_653: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_652_n_4,
      I1 => r_Alarm_Next_State1_carry_i_390_n_6,
      I2 => r_Alarm_Next_State1_carry_i_389_n_6,
      O => r_Alarm_Next_State1_carry_i_653_n_0
    );
r_Alarm_Next_State1_carry_i_654: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_652_n_5,
      I1 => r_Alarm_Next_State1_carry_i_390_n_7,
      I2 => r_Alarm_Next_State1_carry_i_389_n_7,
      O => r_Alarm_Next_State1_carry_i_654_n_0
    );
r_Alarm_Next_State1_carry_i_655: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_931_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_655_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_655_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_655_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_655_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_853_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_932_n_0,
      DI(1) => \^di\(1),
      DI(0) => w_Alarm_Time_Stamp(2),
      O(3) => r_Alarm_Next_State1_carry_i_655_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_655_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[2]_11\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_933_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_934_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_935_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_936_n_0
    );
r_Alarm_Next_State1_carry_i_656: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_937_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_656_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_656_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_656_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_656_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[12]\(3 downto 0),
      O(3) => r_Alarm_Next_State1_carry_i_656_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_656_n_5,
      O(1 downto 0) => \r_BCD_Num_Sel_reg[2]_7\(1 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_938_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_939_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_940_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_941_n_0
    );
r_Alarm_Next_State1_carry_i_657: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => r_Alarm_Next_State1_carry_i_553_n_0,
      O => r_Alarm_Next_State1_carry_i_657_n_0
    );
r_Alarm_Next_State1_carry_i_658: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => r_Alarm_Next_State1_carry_i_554_n_0,
      O => r_Alarm_Next_State1_carry_i_658_n_0
    );
r_Alarm_Next_State1_carry_i_659: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[8]\(3),
      I3 => r_Alarm_Next_State1_carry_i_555_n_0,
      O => r_Alarm_Next_State1_carry_i_659_n_0
    );
r_Alarm_Next_State1_carry_i_660: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[8]\(2),
      I3 => r_Alarm_Next_State1_carry_i_556_n_0,
      O => r_Alarm_Next_State1_carry_i_660_n_0
    );
r_Alarm_Next_State1_carry_i_661: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_661_n_0
    );
r_Alarm_Next_State1_carry_i_662: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_662_n_0
    );
r_Alarm_Next_State1_carry_i_663: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_663_n_0
    );
r_Alarm_Next_State1_carry_i_664: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(3),
      O => r_Alarm_Next_State1_carry_i_664_n_0
    );
r_Alarm_Next_State1_carry_i_665: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => w_Alarm_Time_Stamp(21),
      I3 => r_Alarm_Next_State1_carry_i_565_n_0,
      O => r_Alarm_Next_State1_carry_i_665_n_0
    );
r_Alarm_Next_State1_carry_i_666: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[20]\(3),
      I3 => r_Alarm_Next_State1_carry_i_566_n_0,
      O => r_Alarm_Next_State1_carry_i_666_n_0
    );
r_Alarm_Next_State1_carry_i_667: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => r_Alarm_Next_State1_carry_i_567_n_0,
      O => r_Alarm_Next_State1_carry_i_667_n_0
    );
r_Alarm_Next_State1_carry_i_668: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => r_Alarm_Next_State1_carry_i_568_n_0,
      O => r_Alarm_Next_State1_carry_i_668_n_0
    );
r_Alarm_Next_State1_carry_i_669: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => r_Alarm_Next_State1_carry_i_573_n_0,
      O => r_Alarm_Next_State1_carry_i_669_n_0
    );
r_Alarm_Next_State1_carry_i_670: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => r_Alarm_Next_State1_carry_i_574_n_0,
      O => r_Alarm_Next_State1_carry_i_670_n_0
    );
r_Alarm_Next_State1_carry_i_671: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => \^axi_rdata_reg[16]\(2),
      I3 => r_Alarm_Next_State1_carry_i_575_n_0,
      O => r_Alarm_Next_State1_carry_i_671_n_0
    );
r_Alarm_Next_State1_carry_i_672: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => r_Alarm_Next_State1_carry_i_576_n_0,
      O => r_Alarm_Next_State1_carry_i_672_n_0
    );
r_Alarm_Next_State1_carry_i_673: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[8]\(1),
      I3 => r_Alarm_Next_State1_carry_i_581_n_0,
      O => r_Alarm_Next_State1_carry_i_673_n_0
    );
r_Alarm_Next_State1_carry_i_674: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[8]\(0),
      I3 => r_Alarm_Next_State1_carry_i_582_n_0,
      O => r_Alarm_Next_State1_carry_i_674_n_0
    );
r_Alarm_Next_State1_carry_i_675: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^di\(2),
      I3 => r_Alarm_Next_State1_carry_i_583_n_0,
      O => r_Alarm_Next_State1_carry_i_675_n_0
    );
r_Alarm_Next_State1_carry_i_676: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^di\(1),
      I3 => r_Alarm_Next_State1_carry_i_584_n_0,
      O => r_Alarm_Next_State1_carry_i_676_n_0
    );
r_Alarm_Next_State1_carry_i_677: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(2),
      O => r_Alarm_Next_State1_carry_i_677_n_0
    );
r_Alarm_Next_State1_carry_i_678: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(1),
      O => r_Alarm_Next_State1_carry_i_678_n_0
    );
r_Alarm_Next_State1_carry_i_679: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[20]\(0),
      O => r_Alarm_Next_State1_carry_i_679_n_0
    );
r_Alarm_Next_State1_carry_i_680: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(3),
      O => r_Alarm_Next_State1_carry_i_680_n_0
    );
r_Alarm_Next_State1_carry_i_681: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_382_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_681_n_0,
      CO(2) => NLW_r_Alarm_Next_State1_carry_i_681_CO_UNCONNECTED(2),
      CO(1) => r_Alarm_Next_State1_carry_i_681_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_681_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => w_Alarm_Time_Stamp(23 downto 21),
      O(3) => NLW_r_Alarm_Next_State1_carry_i_681_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_681_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_681_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_681_n_7,
      S(3) => '1',
      S(2) => r_Alarm_Next_State1_carry_i_942_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_943_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_944_n_0
    );
r_Alarm_Next_State1_carry_i_682: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_381_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_682_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_682_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_682_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_682_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_867_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_868_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_869_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_870_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_682_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_682_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_682_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_682_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_945_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_946_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_947_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_948_n_0
    );
r_Alarm_Next_State1_carry_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^di\(1),
      I1 => r_Alarm_Next_State1_carry_i_63_n_0,
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_71_n_0
    );
r_Alarm_Next_State1_carry_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396963C"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => r_Alarm_Next_State1_carry_i_149_n_0,
      I3 => \^di\(2),
      I4 => r_Alarm_Next_State1_carry_i_63_n_0,
      O => r_Alarm_Next_State1_carry_i_72_n_0
    );
r_Alarm_Next_State1_carry_i_75: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_173_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_75_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_75_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_75_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_174_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_175_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_75_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => r_Alarm_Next_State1_carry_i_176_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_177_n_0
    );
r_Alarm_Next_State1_carry_i_76: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_178_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_76_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_76_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_76_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_76_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_179_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_180_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_181_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_182_n_0,
      O(3 downto 1) => \^r_bcd_num_sel_reg[3]_1\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_76_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_183_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_184_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_185_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_186_n_0
    );
r_Alarm_Next_State1_carry_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13A42EC012EC4F91"
    )
        port map (
      I0 => \^di\(0),
      I1 => r_Alarm_Next_State1_carry_i_71_n_0,
      I2 => r_Alarm_Next_State1_carry_i_72_n_0,
      I3 => w_Alarm_Time_Stamp(2),
      I4 => r_Alarm_Next_State1_carry_i_53_n_0,
      I5 => \^di\(1),
      O => \^r_bcd_num_sel_reg[3]\(0)
    );
r_Alarm_Next_State1_carry_i_823: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_594_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_823_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_823_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_823_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_823_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1057_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1058_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1059_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1060_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_823_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_823_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_823_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_823_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1061_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1062_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1063_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1064_n_0
    );
r_Alarm_Next_State1_carry_i_824: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_442_n_0\,
      I1 => r_Alarm_Next_State1_carry_i_593_n_0,
      I2 => \r_Alarm_Next_State1_carry__0_i_443_n_6\,
      O => r_Alarm_Next_State1_carry_i_824_n_0
    );
r_Alarm_Next_State1_carry_i_825: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1065_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_825_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_825_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_825_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_825_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1066_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1067_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1068_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1069_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_825_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1070_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1071_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1072_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1073_n_0
    );
r_Alarm_Next_State1_carry_i_826: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(3),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_826_n_0
    );
r_Alarm_Next_State1_carry_i_827: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(2),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_827_n_0
    );
r_Alarm_Next_State1_carry_i_828: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(1),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_828_n_0
    );
r_Alarm_Next_State1_carry_i_829: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_0\(0),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_829_n_0
    );
r_Alarm_Next_State1_carry_i_830: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \r_Count_reg[12]_0\(3),
      I2 => \r_Count_reg[16]_0\(0),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_830_n_0
    );
r_Alarm_Next_State1_carry_i_831: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \r_Count_reg[12]_0\(2),
      I2 => \r_Count_reg[12]_0\(3),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_831_n_0
    );
r_Alarm_Next_State1_carry_i_832: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \r_Count_reg[12]_0\(1),
      I2 => \r_Count_reg[12]_0\(2),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_832_n_0
    );
r_Alarm_Next_State1_carry_i_833: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \r_Count_reg[12]_0\(0),
      I2 => \r_Count_reg[12]_0\(1),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_833_n_0
    );
r_Alarm_Next_State1_carry_i_834: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_834_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_834_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_834_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_834_n_3,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_0\(0),
      DI(2) => r_Alarm_Next_State1_carry_i_1075_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1076_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1077_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_834_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1078_n_0,
      S(2) => \r_Count_reg[4]_1\(0),
      S(1) => r_Alarm_Next_State1_carry_i_1080_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1081_n_0
    );
r_Alarm_Next_State1_carry_i_838: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => r_Alarm_Next_State1_carry_i_859_n_7,
      I2 => r_Alarm_Next_State1_carry_i_1082_n_5,
      O => r_Alarm_Next_State1_carry_i_838_n_0
    );
r_Alarm_Next_State1_carry_i_842: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[0]_3\(0),
      I1 => \^r_bcd_num_sel_reg[0]_4\(0),
      I2 => \^r_bcd_num_sel_reg[0]_1\(2),
      I3 => r_Alarm_Next_State1_carry_i_838_n_0,
      O => r_Alarm_Next_State1_carry_i_842_n_0
    );
r_Alarm_Next_State1_carry_i_843: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1082_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_843_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_843_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_843_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_843_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1083_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1084_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1085_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1086_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[0]_6\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1087_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1088_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1089_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1090_n_0
    );
r_Alarm_Next_State1_carry_i_844: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_844_n_0
    );
r_Alarm_Next_State1_carry_i_845: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_845_n_0
    );
r_Alarm_Next_State1_carry_i_846: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_846_n_0
    );
r_Alarm_Next_State1_carry_i_847: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_847_n_0
    );
r_Alarm_Next_State1_carry_i_848: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_844_n_0,
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_848_n_0
    );
r_Alarm_Next_State1_carry_i_849: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_845_n_0,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => \^axi_rdata_reg[8]\(3),
      O => r_Alarm_Next_State1_carry_i_849_n_0
    );
r_Alarm_Next_State1_carry_i_850: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_846_n_0,
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => \^axi_rdata_reg[8]\(2),
      O => r_Alarm_Next_State1_carry_i_850_n_0
    );
r_Alarm_Next_State1_carry_i_851: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_847_n_0,
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => \^axi_rdata_reg[8]\(1),
      O => r_Alarm_Next_State1_carry_i_851_n_0
    );
r_Alarm_Next_State1_carry_i_852: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_852_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_852_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_852_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_852_n_3,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2) => \^axi_rdata_reg[0]\(0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \^r_bcd_num_sel_reg[0]_3\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_852_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_1091_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1092_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1093_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1094_n_0
    );
r_Alarm_Next_State1_carry_i_853: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(0),
      O => r_Alarm_Next_State1_carry_i_853_n_0
    );
r_Alarm_Next_State1_carry_i_854: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_854_n_0
    );
r_Alarm_Next_State1_carry_i_855: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_853_n_0,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => \^axi_rdata_reg[8]\(2),
      I3 => w_Alarm_Time_Stamp(2),
      O => r_Alarm_Next_State1_carry_i_855_n_0
    );
r_Alarm_Next_State1_carry_i_856: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      I4 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_856_n_0
    );
r_Alarm_Next_State1_carry_i_857: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_857_n_0
    );
r_Alarm_Next_State1_carry_i_858: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_858_n_0
    );
r_Alarm_Next_State1_carry_i_859: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1095_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_859_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_859_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_859_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_859_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[8]\(3 downto 0),
      O(3 downto 1) => \^r_bcd_num_sel_reg[0]_4\(2 downto 0),
      O(0) => r_Alarm_Next_State1_carry_i_859_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1096_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1097_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1098_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1099_n_0
    );
r_Alarm_Next_State1_carry_i_860: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_860_n_0
    );
r_Alarm_Next_State1_carry_i_861: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_861_n_0
    );
r_Alarm_Next_State1_carry_i_862: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_862_n_0
    );
r_Alarm_Next_State1_carry_i_863: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_863_n_0
    );
r_Alarm_Next_State1_carry_i_864: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_864_n_0
    );
r_Alarm_Next_State1_carry_i_865: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_865_n_0
    );
r_Alarm_Next_State1_carry_i_866: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_866_n_0
    );
r_Alarm_Next_State1_carry_i_867: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_867_n_0
    );
r_Alarm_Next_State1_carry_i_868: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_868_n_0
    );
r_Alarm_Next_State1_carry_i_869: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_869_n_0
    );
r_Alarm_Next_State1_carry_i_870: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_870_n_0
    );
r_Alarm_Next_State1_carry_i_871: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_867_n_0,
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_871_n_0
    );
r_Alarm_Next_State1_carry_i_872: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_868_n_0,
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_872_n_0
    );
r_Alarm_Next_State1_carry_i_873: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_869_n_0,
      I1 => \^axi_rdata_reg[16]\(2),
      I2 => \^axi_rdata_reg[20]\(0),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_873_n_0
    );
r_Alarm_Next_State1_carry_i_874: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_870_n_0,
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_874_n_0
    );
r_Alarm_Next_State1_carry_i_875: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30003C4D4DC3FFF3"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1100_n_0,
      I3 => \^axi_rdata_reg[12]\(3),
      I4 => r_Alarm_Next_State1_carry_i_880_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1101_n_0,
      O => r_Alarm_Next_State1_carry_i_875_n_0
    );
r_Alarm_Next_State1_carry_i_876: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => r_Alarm_Next_State1_carry_i_880_n_0,
      I2 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_876_n_0
    );
r_Alarm_Next_State1_carry_i_879: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33381CCCCCC7E333"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1104_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1105_n_0,
      I4 => r_Alarm_Next_State1_carry_i_1106_n_0,
      I5 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_879_n_0
    );
r_Alarm_Next_State1_carry_i_880: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FDB650B2F592409"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      I2 => r_Alarm_Next_State1_carry_i_1104_n_0,
      I3 => r_Alarm_Next_State1_carry_i_1105_n_0,
      I4 => r_Alarm_Next_State1_carry_i_1106_n_0,
      I5 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_880_n_0
    );
r_Alarm_Next_State1_carry_i_881: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963C923693B6C396"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(1),
      I2 => r_Alarm_Next_State1_carry_i_1105_n_0,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1104_n_0,
      I5 => r_Alarm_Next_State1_carry_i_1106_n_0,
      O => r_Alarm_Next_State1_carry_i_881_n_0
    );
r_Alarm_Next_State1_carry_i_894: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_76_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_894_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_894_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_894_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_894_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1117_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1118_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1119_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1120_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_12\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1121_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1122_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1123_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1124_n_0
    );
r_Alarm_Next_State1_carry_i_895: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_904_n_7,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_905_n_5,
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => r_Alarm_Next_State1_carry_i_904_n_6,
      I5 => r_Alarm_Next_State1_carry_i_905_n_4,
      O => r_Alarm_Next_State1_carry_i_895_n_0
    );
r_Alarm_Next_State1_carry_i_896: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1125_n_4,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_905_n_6,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => r_Alarm_Next_State1_carry_i_904_n_7,
      I5 => r_Alarm_Next_State1_carry_i_905_n_5,
      O => r_Alarm_Next_State1_carry_i_896_n_0
    );
r_Alarm_Next_State1_carry_i_897: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1125_n_5,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_905_n_7,
      I3 => \^axi_rdata_reg[16]\(1),
      I4 => r_Alarm_Next_State1_carry_i_1125_n_4,
      I5 => r_Alarm_Next_State1_carry_i_905_n_6,
      O => r_Alarm_Next_State1_carry_i_897_n_0
    );
r_Alarm_Next_State1_carry_i_898: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B332FE80FE80B332"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_1125_n_6,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_682_n_4,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => r_Alarm_Next_State1_carry_i_1125_n_5,
      I5 => r_Alarm_Next_State1_carry_i_905_n_7,
      O => r_Alarm_Next_State1_carry_i_898_n_0
    );
r_Alarm_Next_State1_carry_i_899: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_895_n_0,
      I1 => r_Alarm_Next_State1_carry_i_904_n_6,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_905_n_4,
      I4 => \^axi_rdata_reg[20]\(0),
      I5 => r_Alarm_Next_State1_carry_i_1126_n_0,
      O => r_Alarm_Next_State1_carry_i_899_n_0
    );
r_Alarm_Next_State1_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FF5DFFAE00A2"
    )
        port map (
      I0 => \r_Count_reg[12]_1\(1),
      I1 => \r_Count_reg[20]_1\(2),
      I2 => w_Alarm_Time_Stamp(23),
      I3 => r_Alarm_Next_State1_carry_i_46_n_2,
      I4 => \^r_bcd_num_sel_reg[1]\(1),
      I5 => \^r_bcd_num_sel_reg[3]\(4),
      O => \^r_bcd_num_sel_reg[3]\(3)
    );
r_Alarm_Next_State1_carry_i_900: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_896_n_0,
      I1 => r_Alarm_Next_State1_carry_i_904_n_7,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_905_n_5,
      I4 => \^axi_rdata_reg[16]\(3),
      I5 => r_Alarm_Next_State1_carry_i_1127_n_0,
      O => r_Alarm_Next_State1_carry_i_900_n_0
    );
r_Alarm_Next_State1_carry_i_901: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_897_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1125_n_4,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_905_n_6,
      I4 => \^axi_rdata_reg[16]\(2),
      I5 => r_Alarm_Next_State1_carry_i_1128_n_0,
      O => r_Alarm_Next_State1_carry_i_901_n_0
    );
r_Alarm_Next_State1_carry_i_902: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_898_n_0,
      I1 => r_Alarm_Next_State1_carry_i_1125_n_5,
      I2 => r_Alarm_Next_State1_carry_i_681_n_0,
      I3 => r_Alarm_Next_State1_carry_i_905_n_7,
      I4 => \^axi_rdata_reg[16]\(1),
      I5 => r_Alarm_Next_State1_carry_i_1129_n_0,
      O => r_Alarm_Next_State1_carry_i_902_n_0
    );
r_Alarm_Next_State1_carry_i_903: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_905_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_903_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_903_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_903_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_903_n_3,
      CYINIT => '0',
      DI(3) => w_Alarm_Time_Stamp(21),
      DI(2) => r_Alarm_Next_State1_carry_i_1130_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1131_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1132_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_903_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_903_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_903_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_903_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1133_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1134_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1135_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1136_n_0
    );
r_Alarm_Next_State1_carry_i_904: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1125_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_904_n_0,
      CO(2) => NLW_r_Alarm_Next_State1_carry_i_904_CO_UNCONNECTED(2),
      CO(1) => r_Alarm_Next_State1_carry_i_904_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_904_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => w_Alarm_Time_Stamp(23 downto 22),
      DI(0) => r_Alarm_Next_State1_carry_i_1137_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_904_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_904_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_904_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_904_n_7,
      S(3) => '1',
      S(2) => r_Alarm_Next_State1_carry_i_1138_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1139_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1140_n_0
    );
r_Alarm_Next_State1_carry_i_905: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_682_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_905_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_905_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_905_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_905_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1057_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1058_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1059_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1060_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_905_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_905_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_905_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_905_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1141_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1142_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1143_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1144_n_0
    );
r_Alarm_Next_State1_carry_i_906: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_903_n_0,
      CO(3) => NLW_r_Alarm_Next_State1_carry_i_906_CO_UNCONNECTED(3),
      CO(2) => r_Alarm_Next_State1_carry_i_906_n_1,
      CO(1) => NLW_r_Alarm_Next_State1_carry_i_906_CO_UNCONNECTED(1),
      CO(0) => r_Alarm_Next_State1_carry_i_906_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => w_Alarm_Time_Stamp(23 downto 22),
      O(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_906_O_UNCONNECTED(3 downto 2),
      O(1) => r_Alarm_Next_State1_carry_i_906_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_906_n_7,
      S(3 downto 2) => B"01",
      S(1) => r_Alarm_Next_State1_carry_i_1145_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1146_n_0
    );
r_Alarm_Next_State1_carry_i_907: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_904_n_0,
      I1 => r_Alarm_Next_State1_carry_i_681_n_0,
      I2 => r_Alarm_Next_State1_carry_i_903_n_6,
      O => r_Alarm_Next_State1_carry_i_907_n_0
    );
r_Alarm_Next_State1_carry_i_908: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1147_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_908_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_908_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_908_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_908_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1148_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1149_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1150_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1151_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_908_O_UNCONNECTED(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1152_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1153_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1154_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1155_n_0
    );
r_Alarm_Next_State1_carry_i_909: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(3),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_909_n_0
    );
r_Alarm_Next_State1_carry_i_910: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(2),
      I1 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_910_n_0
    );
r_Alarm_Next_State1_carry_i_911: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(1),
      I1 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_911_n_0
    );
r_Alarm_Next_State1_carry_i_912: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_Count_reg[12]_2\(0),
      I1 => \^axi_rdata_reg[12]\(0),
      O => r_Alarm_Next_State1_carry_i_912_n_0
    );
r_Alarm_Next_State1_carry_i_913: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \r_Count_reg[12]_2\(3),
      I2 => \r_Count_reg[16]_2\(0),
      I3 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_913_n_0
    );
r_Alarm_Next_State1_carry_i_914: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \r_Count_reg[12]_2\(2),
      I2 => \r_Count_reg[12]_2\(3),
      I3 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_914_n_0
    );
r_Alarm_Next_State1_carry_i_915: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \r_Count_reg[12]_2\(1),
      I2 => \r_Count_reg[12]_2\(2),
      I3 => \^axi_rdata_reg[12]\(2),
      O => r_Alarm_Next_State1_carry_i_915_n_0
    );
r_Alarm_Next_State1_carry_i_916: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \r_Count_reg[12]_2\(0),
      I2 => \r_Count_reg[12]_2\(1),
      I3 => \^axi_rdata_reg[12]\(1),
      O => r_Alarm_Next_State1_carry_i_916_n_0
    );
r_Alarm_Next_State1_carry_i_917: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_917_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_917_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_917_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_917_n_3,
      CYINIT => '0',
      DI(3) => \r_Count_reg[4]_2\(0),
      DI(2) => r_Alarm_Next_State1_carry_i_1157_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1158_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1159_n_0,
      O(3 downto 0) => NLW_r_Alarm_Next_State1_carry_i_917_O_UNCONNECTED(3 downto 0),
      S(3) => \r_Count_reg[0]_1\(0),
      S(2) => r_Alarm_Next_State1_carry_i_1161_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1162_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1163_n_0
    );
r_Alarm_Next_State1_carry_i_926: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1164_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_926_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_926_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_926_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_926_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1083_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1084_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1085_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_1086_n_0,
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_9\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1166_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1167_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1168_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1169_n_0
    );
r_Alarm_Next_State1_carry_i_927: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => r_Alarm_Next_State1_carry_i_844_n_0,
      O => r_Alarm_Next_State1_carry_i_927_n_0
    );
r_Alarm_Next_State1_carry_i_928: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => r_Alarm_Next_State1_carry_i_845_n_0,
      O => r_Alarm_Next_State1_carry_i_928_n_0
    );
r_Alarm_Next_State1_carry_i_929: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[12]\(0),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => r_Alarm_Next_State1_carry_i_846_n_0,
      O => r_Alarm_Next_State1_carry_i_929_n_0
    );
r_Alarm_Next_State1_carry_i_930: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(3),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => r_Alarm_Next_State1_carry_i_847_n_0,
      O => r_Alarm_Next_State1_carry_i_930_n_0
    );
r_Alarm_Next_State1_carry_i_931: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_931_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_931_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_931_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_931_n_3,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2) => \^axi_rdata_reg[0]\(0),
      DI(1 downto 0) => B"01",
      O(3 downto 1) => \r_BCD_Num_Sel_reg[2]_10\(2 downto 0),
      O(0) => NLW_r_Alarm_Next_State1_carry_i_931_O_UNCONNECTED(0),
      S(3) => r_Alarm_Next_State1_carry_i_1170_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1171_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1172_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1173_n_0
    );
r_Alarm_Next_State1_carry_i_932: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_932_n_0
    );
r_Alarm_Next_State1_carry_i_933: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(2),
      I2 => w_Alarm_Time_Stamp(2),
      I3 => r_Alarm_Next_State1_carry_i_853_n_0,
      O => r_Alarm_Next_State1_carry_i_933_n_0
    );
r_Alarm_Next_State1_carry_i_934: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^di\(0),
      I3 => \^axi_rdata_reg[8]\(0),
      I4 => \^axi_rdata_reg[0]\(0),
      O => r_Alarm_Next_State1_carry_i_934_n_0
    );
r_Alarm_Next_State1_carry_i_935: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[0]\(0),
      I2 => \^di\(1),
      O => r_Alarm_Next_State1_carry_i_935_n_0
    );
r_Alarm_Next_State1_carry_i_936: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^di\(2),
      O => r_Alarm_Next_State1_carry_i_936_n_0
    );
r_Alarm_Next_State1_carry_i_937: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_1174_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_937_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_937_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_937_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_937_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^axi_rdata_reg[8]\(3 downto 0),
      O(3 downto 0) => \r_BCD_Num_Sel_reg[2]_6\(3 downto 0),
      S(3) => r_Alarm_Next_State1_carry_i_1175_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1176_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1177_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1178_n_0
    );
r_Alarm_Next_State1_carry_i_938: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => \^axi_rdata_reg[16]\(2),
      O => r_Alarm_Next_State1_carry_i_938_n_0
    );
r_Alarm_Next_State1_carry_i_939: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[16]\(1),
      O => r_Alarm_Next_State1_carry_i_939_n_0
    );
r_Alarm_Next_State1_carry_i_940: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(1),
      I1 => \^axi_rdata_reg[16]\(0),
      O => r_Alarm_Next_State1_carry_i_940_n_0
    );
r_Alarm_Next_State1_carry_i_941: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      O => r_Alarm_Next_State1_carry_i_941_n_0
    );
r_Alarm_Next_State1_carry_i_942: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      O => r_Alarm_Next_State1_carry_i_942_n_0
    );
r_Alarm_Next_State1_carry_i_943: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      O => r_Alarm_Next_State1_carry_i_943_n_0
    );
r_Alarm_Next_State1_carry_i_944: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => r_Alarm_Next_State1_carry_i_944_n_0
    );
r_Alarm_Next_State1_carry_i_945: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(2),
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => r_Alarm_Next_State1_carry_i_867_n_0,
      O => r_Alarm_Next_State1_carry_i_945_n_0
    );
r_Alarm_Next_State1_carry_i_946: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => \^axi_rdata_reg[16]\(0),
      I3 => r_Alarm_Next_State1_carry_i_868_n_0,
      O => r_Alarm_Next_State1_carry_i_946_n_0
    );
r_Alarm_Next_State1_carry_i_947: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(2),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[12]\(3),
      I3 => r_Alarm_Next_State1_carry_i_869_n_0,
      O => r_Alarm_Next_State1_carry_i_947_n_0
    );
r_Alarm_Next_State1_carry_i_948: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => \^axi_rdata_reg[12]\(2),
      I3 => r_Alarm_Next_State1_carry_i_870_n_0,
      O => r_Alarm_Next_State1_carry_i_948_n_0
    );
\r_BCD_Num_Sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEEEEEEEEEEE"
    )
        port map (
      I0 => Q(0),
      I1 => i_Reset,
      I2 => \r_BCD_Num_Sel[0]_i_2_n_0\,
      I3 => \r_Segment_Count_reg[0]\,
      I4 => \r_BCD_Num_Sel_reg[0]_i_3_n_0\,
      I5 => \r_Segment_Count_reg[31]\(0),
      O => D(0)
    );
\r_BCD_Num_Sel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => \r_BCD_Num_Sel[0]_i_4_n_0\,
      I1 => \r_Segment_Count_reg[1]\,
      I2 => w_Display_Time(20),
      I3 => \r_Segment_Count_reg[2]\,
      I4 => \r_BCD_Num_Sel[0]_i_6_n_0\,
      I5 => \r_Count_reg[1]_2\,
      O => \r_BCD_Num_Sel[0]_i_2_n_0\
    );
\r_BCD_Num_Sel[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(17),
      I1 => w_Time(15),
      I2 => \r_Segment_Count_reg[2]\,
      I3 => \^r_bcd_num_sel_reg[3]\(4),
      I4 => w_Time(5),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[0]_i_4_n_0\
    );
\r_BCD_Num_Sel[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[1]_3\,
      I1 => \r_Count_reg[23]_107\,
      I2 => w_Display_Sel,
      O => w_Display_Time(20)
    );
\r_BCD_Num_Sel[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A88BBAEFFFFFFFF"
    )
        port map (
      I0 => \r_BCD_Num_Sel[2]_i_20_n_0\,
      I1 => \r_BCD_Num_Sel[2]_i_21_n_0\,
      I2 => \^di\(0),
      I3 => w_Alarm_Time_Stamp(2),
      I4 => r_Alarm_Next_State1_carry_i_59_n_0,
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[0]_i_6_n_0\
    );
\r_BCD_Num_Sel[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(7),
      I1 => w_Time(7),
      I2 => \r_Segment_Count_reg[2]\,
      I3 => \^axi_rdata_reg[0]\(0),
      I4 => w_Time_Stamp(0),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[0]_i_8_n_0\
    );
\r_BCD_Num_Sel[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(13),
      I1 => w_Time(11),
      I2 => \r_Segment_Count_reg[2]\,
      I3 => w_Alarm_Time(8),
      I4 => w_Time(2),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[0]_i_9_n_0\
    );
\r_BCD_Num_Sel[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F2DF1B4FFFFFFFF"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_59_n_0,
      I1 => w_Alarm_Time_Stamp(2),
      I2 => \^di\(0),
      I3 => \r_BCD_Num_Sel[2]_i_21_n_0\,
      I4 => \r_BCD_Num_Sel[2]_i_20_n_0\,
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[1]_i_10_n_0\
    );
\r_BCD_Num_Sel[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => w_Seconds_1(1),
      I1 => \^r_bcd_num_sel_reg[3]\(4),
      I2 => w_Seconds(0),
      I3 => w_Time(5),
      I4 => w_Display_Sel,
      O => w_Display_Time(9)
    );
\r_BCD_Num_Sel[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(14),
      I1 => w_Time(12),
      I2 => w_Display_Sel,
      O => w_Display_Time(25)
    );
\r_BCD_Num_Sel[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => w_Display_Time(29),
      I1 => w_Display_Time(13),
      I2 => \r_Segment_Count_reg[1]\,
      I3 => w_Display_Time(21),
      I4 => \r_Segment_Count_reg[2]\,
      I5 => w_Display_Time(5),
      O => \r_BCD_Num_Sel_reg[1]_60\
    );
\r_BCD_Num_Sel[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => \r_BCD_Num_Sel_reg[1]_i_8_n_0\,
      I1 => \r_Segment_Count_reg[1]\,
      I2 => w_Display_Time(17),
      I3 => \r_Segment_Count_reg[2]\,
      I4 => \r_BCD_Num_Sel[1]_i_10_n_0\,
      I5 => \r_Count_reg[2]_1\,
      O => \r_BCD_Num_Sel_reg[1]_61\
    );
\r_BCD_Num_Sel[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A808FFFF0000"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I1 => \^r_alarm_state_reg_0\(1),
      I2 => \r_Alarm_Next_State1_carry__1_i_40_n_0\,
      I3 => \r_Count_reg[23]_9\(1),
      I4 => w_Time(16),
      I5 => w_Display_Sel,
      O => w_Display_Time(29)
    );
\r_BCD_Num_Sel[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_49_n_0,
      I1 => \r_Alarm_Next_State1_carry__0_i_62_n_0\,
      I2 => \r_Count_reg[23]_105\,
      I3 => \r_Count_reg[23]_106\,
      I4 => w_Display_Sel,
      O => w_Display_Time(13)
    );
\r_BCD_Num_Sel[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_30_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_31_n_0\,
      I2 => \r_Count_reg[23]_108\,
      I3 => \r_Count_reg[23]_109\,
      I4 => w_Display_Sel,
      O => w_Display_Time(21)
    );
\r_BCD_Num_Sel[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_59_n_0,
      I1 => r_Alarm_Next_State1_carry_i_61_n_0,
      I2 => \r_Count_reg[4]_4\,
      I3 => \r_Count_reg[23]_113\,
      I4 => w_Display_Sel,
      O => w_Display_Time(5)
    );
\r_BCD_Num_Sel[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => w_Minutes_0(1),
      I1 => \^r_bcd_num_sel_reg[1]_3\,
      I2 => w_Minutes(0),
      I3 => \r_Count_reg[23]_107\,
      I4 => w_Display_Sel,
      O => w_Display_Time(17)
    );
\r_BCD_Num_Sel[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FA74EFFFFFFFF"
    )
        port map (
      I0 => \r_BCD_Num_Sel[2]_i_20_n_0\,
      I1 => \r_BCD_Num_Sel[2]_i_21_n_0\,
      I2 => w_Alarm_Time_Stamp(2),
      I3 => r_Alarm_Next_State1_carry_i_59_n_0,
      I4 => \^di\(0),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[2]_i_10_n_0\
    );
\r_BCD_Num_Sel[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696900FFFF00"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_61_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I2 => \r_BCD_Num_Sel[2]_i_24_n_0\,
      I3 => \r_Count_reg[23]_103\,
      I4 => \r_Count_reg[23]_104\,
      I5 => w_Display_Sel,
      O => w_Display_Time(14)
    );
\r_BCD_Num_Sel[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A808FFFF0000"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_25_n_0\,
      I1 => \^r_alarm_state_reg_0\(2),
      I2 => \r_Alarm_Next_State1_carry__1_i_40_n_0\,
      I3 => \r_Count_reg[23]_9\(2),
      I4 => w_Time(17),
      I5 => w_Display_Sel,
      O => w_Display_Time(30)
    );
\r_BCD_Num_Sel[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008AAEFF"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_54_n_0\,
      I1 => w_Minutes_0(2),
      I2 => w_Minutes_0(3),
      I3 => \r_Alarm_Next_State1_carry__0_i_32_n_0\,
      I4 => \r_Alarm_Next_State1_carry__0_i_52_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_31_n_0\,
      O => \r_BCD_Num_Sel[2]_i_14_n_0\
    );
\r_BCD_Num_Sel[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220DDDF"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]_0\(0),
      I1 => \r_Alarm_Next_State1_carry__0_i_99_n_3\,
      I2 => \r_Count_reg[23]_18\,
      I3 => w_Minutes_0(10),
      I4 => \^r_bcd_num_sel_reg[2]_1\(0),
      O => \r_BCD_Num_Sel[2]_i_15_n_0\
    );
\r_BCD_Num_Sel[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99699969FFFF0000"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_49_n_0,
      I1 => w_Seconds_1(2),
      I2 => \^r_bcd_num_sel_reg[3]\(4),
      I3 => w_Seconds_1(1),
      I4 => w_Time(3),
      I5 => w_Display_Sel,
      O => w_Display_Time(10)
    );
\r_BCD_Num_Sel[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(15),
      I1 => w_Time(13),
      I2 => w_Display_Sel,
      O => w_Display_Time(26)
    );
\r_BCD_Num_Sel[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => \r_BCD_Num_Sel_reg[2]_i_4_n_0\,
      I1 => \r_Segment_Count_reg[1]\,
      I2 => w_Display_Time(22),
      I3 => \r_Segment_Count_reg[2]\,
      I4 => \r_BCD_Num_Sel[2]_i_6_n_0\,
      I5 => \r_Time_State_reg[0]_2\,
      O => \r_BCD_Num_Sel_reg[2]_17\
    );
\r_BCD_Num_Sel[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E758E11E8778E518"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^di\(1),
      I2 => r_Alarm_Next_State1_carry_i_63_n_0,
      I3 => \^di\(2),
      I4 => r_Alarm_Next_State1_carry_i_155_n_0,
      I5 => r_Alarm_Next_State1_carry_i_154_n_0,
      O => \r_BCD_Num_Sel[2]_i_20_n_0\
    );
\r_BCD_Num_Sel[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A895895A5A91A915"
    )
        port map (
      I0 => \^di\(1),
      I1 => r_Alarm_Next_State1_carry_i_63_n_0,
      I2 => r_Alarm_Next_State1_carry_i_149_n_0,
      I3 => r_Alarm_Next_State1_carry_i_148_n_0,
      I4 => \^axi_rdata_reg[8]\(0),
      I5 => \^di\(2),
      O => \r_BCD_Num_Sel[2]_i_21_n_0\
    );
\r_BCD_Num_Sel[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA00008088"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_62_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I2 => w_Seconds_1(2),
      I3 => w_Seconds_1(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_75_n_0\,
      I5 => \r_Alarm_Next_State1_carry__0_i_77_n_0\,
      O => \r_BCD_Num_Sel[2]_i_24_n_0\
    );
\r_BCD_Num_Sel[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB8BB"
    )
        port map (
      I0 => \r_BCD_Num_Sel_reg[2]_i_8_n_0\,
      I1 => \r_Segment_Count_reg[1]\,
      I2 => w_Display_Time(18),
      I3 => \r_Segment_Count_reg[2]\,
      I4 => \r_BCD_Num_Sel[2]_i_10_n_0\,
      I5 => \r_Count_reg[2]_0\,
      O => \r_BCD_Num_Sel_reg[2]_18\
    );
\r_BCD_Num_Sel[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \r_BCD_Num_Sel[2]_i_14_n_0\,
      I1 => \r_BCD_Num_Sel[2]_i_15_n_0\,
      I2 => \r_Alarm_Next_State1_carry__0_i_32_n_0\,
      I3 => \r_Count_reg[23]_110\,
      I4 => \r_Count_reg[23]_111\,
      I5 => w_Display_Sel,
      O => w_Display_Time(22)
    );
\r_BCD_Num_Sel[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6696FFFF"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_53_n_0,
      I1 => r_Alarm_Next_State1_carry_i_60_n_0,
      I2 => r_Alarm_Next_State1_carry_i_61_n_0,
      I3 => r_Alarm_Next_State1_carry_i_59_n_0,
      I4 => w_Display_Sel,
      O => \r_BCD_Num_Sel[2]_i_6_n_0\
    );
\r_BCD_Num_Sel[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99969996FFFF0000"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_30_n_0\,
      I1 => w_Minutes_0(2),
      I2 => \^r_bcd_num_sel_reg[1]_3\,
      I3 => w_Minutes_0(1),
      I4 => w_Time(8),
      I5 => w_Display_Sel,
      O => w_Display_Time(18)
    );
\r_BCD_Num_Sel[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(12),
      I1 => w_Time(10),
      I2 => \r_Segment_Count_reg[2]\,
      I3 => w_Alarm_Time(7),
      I4 => w_Time(1),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[3]_i_4_n_0\
    );
\r_BCD_Num_Sel[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(20),
      I1 => w_Time(18),
      I2 => \r_Segment_Count_reg[2]\,
      I3 => \^r_bcd_num_sel_reg[3]\(6),
      I4 => w_Time(6),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[3]_i_5_n_0\
    );
\r_BCD_Num_Sel[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(9),
      I1 => w_Time(9),
      I2 => \r_Segment_Count_reg[2]\,
      I3 => \^r_bcd_num_sel_reg[3]\(1),
      I4 => w_Time(0),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[3]_i_6_n_0\
    );
\r_BCD_Num_Sel[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^r_bcd_num_sel_reg[3]\(16),
      I1 => w_Time(14),
      I2 => \r_Segment_Count_reg[2]\,
      I3 => w_Alarm_Time(11),
      I4 => w_Time(4),
      I5 => w_Display_Sel,
      O => \r_BCD_Num_Sel[3]_i_7_n_0\
    );
\r_BCD_Num_Sel[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"801A040212C80348"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__0_i_75_n_0\,
      I1 => \r_Alarm_Next_State1_carry__0_i_60_n_0\,
      I2 => w_Seconds_1(2),
      I3 => w_Seconds_1(3),
      I4 => \r_Alarm_Next_State1_carry__0_i_77_n_0\,
      I5 => w_Seconds_1(1),
      O => w_Alarm_Time(11)
    );
\r_BCD_Num_Sel_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_BCD_Num_Sel[0]_i_8_n_0\,
      I1 => \r_BCD_Num_Sel[0]_i_9_n_0\,
      O => \r_BCD_Num_Sel_reg[0]_i_3_n_0\,
      S => \r_Segment_Count_reg[1]\
    );
\r_BCD_Num_Sel_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => w_Display_Time(9),
      I1 => w_Display_Time(25),
      O => \r_BCD_Num_Sel_reg[1]_i_8_n_0\,
      S => \r_Segment_Count_reg[2]\
    );
\r_BCD_Num_Sel_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => w_Display_Time(14),
      I1 => w_Display_Time(30),
      O => \r_BCD_Num_Sel_reg[2]_i_4_n_0\,
      S => \r_Segment_Count_reg[2]\
    );
\r_BCD_Num_Sel_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => w_Display_Time(10),
      I1 => w_Display_Time(26),
      O => \r_BCD_Num_Sel_reg[2]_i_8_n_0\,
      S => \r_Segment_Count_reg[2]\
    );
\r_BCD_Num_Sel_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_BCD_Num_Sel[3]_i_4_n_0\,
      I1 => \r_BCD_Num_Sel[3]_i_5_n_0\,
      O => \r_BCD_Num_Sel_reg[3]_8\,
      S => \r_Segment_Count_reg[1]\
    );
\r_BCD_Num_Sel_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_BCD_Num_Sel[3]_i_6_n_0\,
      I1 => \r_BCD_Num_Sel[3]_i_7_n_0\,
      O => \r_BCD_Num_Sel_reg[3]_9\,
      S => \r_Segment_Count_reg[1]\
    );
\r_Count[11]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CFC"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \r_Time_State_reg[0]_1\,
      I2 => \^r_count_reg[3]_0\(0),
      I3 => \r_Count_reg[21]_0\(0),
      O => \r_Count[11]_i_10__0_n_0\
    );
\r_Count[11]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(2),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => \^axi_rdata_reg[8]\(0),
      I3 => w_Alarm_Hours_Inc,
      I4 => w_Alarm_Minutes_Inc,
      O => \r_Count_reg[11]_0\(1)
    );
\r_Count[11]_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => w_Alarm_Hours_Inc,
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => \^axi_rdata_reg[8]\(1),
      O => \r_Count_reg[11]_0\(0)
    );
\r_Count[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5771150501177"
    )
        port map (
      I0 => \r_Count[11]_i_10__0_n_0\,
      I1 => \r_Time_State_reg[0]_0\,
      I2 => \^r_count_reg[23]_0\(2),
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => \^r_count_reg[11]_2\,
      I5 => \r_Time_State_reg[0]\,
      O => \^r_count_reg[11]_1\(1)
    );
\r_Count[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999666699699"
    )
        port map (
      I0 => \r_Count[11]_i_10__0_n_0\,
      I1 => \r_Time_State_reg[0]\,
      I2 => \^r_count_reg[11]_2\,
      I3 => \^axi_rdata_reg[12]\(1),
      I4 => \^r_count_reg[23]_0\(2),
      I5 => \r_Time_State_reg[0]_0\,
      O => \^r_count_reg[11]_1\(0)
    );
\r_Count[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96669966AAAAAAAA"
    )
        port map (
      I0 => \^r_count_reg[11]_1\(0),
      I1 => \r_Time_State_reg[0]_1\,
      I2 => \^axi_rdata_reg[12]\(0),
      I3 => \^r_count_reg[3]_0\(0),
      I4 => \r_Count_reg[21]_0\(0),
      I5 => p_3_in(0),
      O => \r_Count_reg[11]_3\(0)
    );
\r_Count[15]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^r_count_reg[3]_0\(0),
      I1 => \^axi_rdata_reg[12]\(3),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \r_Time_State_reg[0]\,
      O => \r_Count_reg[15]_0\
    );
\r_Count[15]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Time_State_reg[0]_3\,
      I2 => \^r_count_reg[3]_0\(0),
      I3 => \r_Count_reg[21]_0\(0),
      O => \r_Count_reg[15]_2\
    );
\r_Count[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[3]_0\(0),
      I3 => \r_Time_State_reg[0]_3\,
      O => \r_Count_reg[15]_1\
    );
\r_Count[15]_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Time_State_reg[0]_4\,
      I2 => \^axi_rdata_reg[16]\(1),
      O => \r_Count[15]_i_26__0_n_0\
    );
\r_Count[15]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CF2"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => w_Alarm_Hours_Inc,
      I2 => w_Alarm_Minutes_Inc,
      I3 => \^axi_rdata_reg[16]\(0),
      O => \r_Count[15]_i_27__0_n_0\
    );
\r_Count[15]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B802"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => w_Alarm_Minutes_Inc,
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[12]\(3),
      O => \r_Count[15]_i_28__0_n_0\
    );
\r_Count[15]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A54"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => w_Alarm_Minutes_Inc,
      I3 => w_Alarm_Hours_Inc,
      O => \r_Count[15]_i_29__0_n_0\
    );
\r_Count[15]_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"857A7A85"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => w_Alarm_Minutes_Inc,
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => \r_Count[15]_i_26__0_n_0\,
      O => \r_Count[15]_i_30__0_n_0\
    );
\r_Count[15]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Time_State_reg[0]_4\,
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \r_Count[15]_i_27__0_n_0\,
      O => \r_Count[15]_i_31__0_n_0\
    );
\r_Count[15]_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DF2F20D"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(3),
      I1 => w_Alarm_Hours_Inc,
      I2 => w_Alarm_Minutes_Inc,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => \r_Count[15]_i_28__0_n_0\,
      O => \r_Count[15]_i_32__0_n_0\
    );
\r_Count[15]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23DC22DD"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(2),
      I1 => w_Alarm_Minutes_Inc,
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[12]\(3),
      I4 => \^axi_rdata_reg[12]\(1),
      O => \r_Count[15]_i_33_n_0\
    );
\r_Count[15]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC02"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => w_Alarm_Minutes_Inc,
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[12]\(1),
      O => \r_Count[15]_i_34_n_0\
    );
\r_Count[15]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2CC2"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(3),
      I1 => w_Alarm_Minutes_Inc,
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[12]\(0),
      O => \r_Count[15]_i_35_n_0\
    );
\r_Count[15]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000888"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(0),
      I1 => \^axi_rdata_reg[8]\(1),
      I2 => w_Alarm_Minutes_Inc,
      I3 => w_Alarm_Hours_Inc,
      I4 => \^axi_rdata_reg[8]\(2),
      O => \r_Count[15]_i_37_n_0\
    );
\r_Count[15]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CC33CC9"
    )
        port map (
      I0 => \^axi_rdata_reg[12]\(0),
      I1 => \^axi_rdata_reg[12]\(2),
      I2 => \^axi_rdata_reg[12]\(1),
      I3 => w_Alarm_Minutes_Inc,
      I4 => w_Alarm_Hours_Inc,
      O => \r_Count[15]_i_38_n_0\
    );
\r_Count[15]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966999"
    )
        port map (
      I0 => \r_Count[15]_i_35_n_0\,
      I1 => \^axi_rdata_reg[12]\(1),
      I2 => w_Alarm_Hours_Inc,
      I3 => w_Alarm_Minutes_Inc,
      I4 => \^axi_rdata_reg[12]\(0),
      O => \r_Count[15]_i_39_n_0\
    );
\r_Count[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80077FF8FF880077"
    )
        port map (
      I0 => \^axi_rdata_reg[8]\(1),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[8]\(2),
      I4 => \^axi_rdata_reg[8]\(3),
      I5 => w_Alarm_Minutes_Inc,
      O => \r_Count[15]_i_41_n_0\
    );
\r_Count[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEA2A2A2A2A"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(9),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[3]_0\(0),
      I3 => \^axi_rdata_reg[16]\(3),
      I4 => w_Alarm_Hours_Dec,
      I5 => \^axi_rdata_reg[20]\(0),
      O => \r_Count_reg[19]_0\(0)
    );
\r_Count[23]_i_100__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      O => \r_Count[23]_i_100__0_n_0\
    );
\r_Count[23]_i_101__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \r_Count[23]_i_101__0_n_0\
    );
\r_Count[23]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => r_Count2(22),
      O => \r_Count[23]_i_13__0_n_0\
    );
\r_Count[23]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => r_Count2(21),
      O => \r_Count[23]_i_14__0_n_0\
    );
\r_Count[23]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^r_count_reg[3]_0\(0),
      I1 => \r_Count_reg[21]_0\(0),
      O => \^r_count_reg[11]_2\
    );
\r_Count[23]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(12),
      I1 => \^r_count_reg[3]_0\(0),
      I2 => \r_Count_reg[21]_0\(0),
      I3 => \^axi_rdata_reg[20]\(3),
      O => \r_Count[23]_i_16__0_n_0\
    );
\r_Count[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0C0CAA0C0C0C"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => \^r_count_reg[23]_0\(12),
      I2 => r_Count2(21),
      I3 => \r_Count_reg[21]_0\(0),
      I4 => \^r_count_reg[3]_0\(0),
      I5 => w_Alarm_Time_Stamp(21),
      O => \r_Count[23]_i_2_n_0\
    );
\r_Count[23]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(2),
      I1 => w_Alarm_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(1),
      O => \r_Count[23]_i_20__0_n_0\
    );
\r_Count[23]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      I1 => w_Alarm_Time_Stamp(23),
      O => \r_Count[23]_i_21__0_n_0\
    );
\r_Count[23]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_Count[23]_i_22__0_n_0\
    );
\r_Count[23]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(21),
      O => \r_Count[23]_i_23__0_n_0\
    );
\r_Count[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(1),
      I1 => w_Alarm_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(2),
      I3 => \^axi_rdata_reg[20]\(3),
      O => \r_Count[23]_i_24_n_0\
    );
\r_Count[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Count2(23),
      I1 => r_Count2(22),
      O => \r_Count_reg[7]_0\(1)
    );
\r_Count[23]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_Count2(21),
      I1 => \^r_count_reg[23]_0\(12),
      O => \r_Count_reg[7]_0\(0)
    );
\r_Count[23]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(22),
      O => \r_Count[23]_i_29_n_0\
    );
\r_Count[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_Reset,
      I1 => Q(0),
      O => \^r_count_reg[0]_0\
    );
\r_Count[23]_i_30__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      O => \r_Count[23]_i_30__0_n_0\
    );
\r_Count[23]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(23),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_Count[23]_i_31__0_n_0\
    );
\r_Count[23]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(21),
      I1 => w_Alarm_Time_Stamp(22),
      O => \r_Count[23]_i_32__0_n_0\
    );
\r_Count[23]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(3),
      I1 => w_Alarm_Time_Stamp(21),
      O => \r_Count[23]_i_33__0_n_0\
    );
\r_Count[23]_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => w_Alarm_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(1),
      O => \r_Count[23]_i_34__0_n_0\
    );
\r_Count[23]_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => w_Alarm_Hours_Inc,
      I2 => \^axi_rdata_reg[16]\(3),
      O => \r_Count[23]_i_35__0_n_0\
    );
\r_Count[23]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"803A"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => w_Alarm_Minutes_Inc,
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[16]\(2),
      O => \r_Count[23]_i_37__0_n_0\
    );
\r_Count[23]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[20]\(2),
      O => \r_Count[23]_i_38__0_n_0\
    );
\r_Count[23]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Count[23]_i_35__0_n_0\,
      I1 => \^axi_rdata_reg[20]\(1),
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[20]\(0),
      O => \r_Count[23]_i_39__0_n_0\
    );
\r_Count[23]_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A696AA9"
    )
        port map (
      I0 => \^axi_rdata_reg[20]\(0),
      I1 => w_Alarm_Hours_Inc,
      I2 => \^axi_rdata_reg[16]\(3),
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => w_Alarm_Minutes_Inc,
      O => \r_Count[23]_i_40__0_n_0\
    );
\r_Count[23]_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999669"
    )
        port map (
      I0 => \r_Count[23]_i_37__0_n_0\,
      I1 => \^axi_rdata_reg[16]\(3),
      I2 => w_Alarm_Hours_Inc,
      I3 => \^axi_rdata_reg[16]\(2),
      I4 => w_Alarm_Minutes_Inc,
      O => \r_Count[23]_i_41__0_n_0\
    );
\r_Count[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8887788777877887"
    )
        port map (
      I0 => \r_Count[23]_i_13__0_n_0\,
      I1 => \r_Count[23]_i_14__0_n_0\,
      I2 => r_Count2(23),
      I3 => \^r_count_reg[3]_0\(0),
      I4 => \r_Count_reg[21]_0\(0),
      I5 => w_Alarm_Time_Stamp(23),
      O => \r_Count[23]_i_5_n_0\
    );
\r_Count[23]_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4002BFF"
    )
        port map (
      I0 => w_Alarm_Hours_Dec,
      I1 => w_Alarm_Hours_Inc,
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => \^axi_rdata_reg[20]\(2),
      I4 => \^axi_rdata_reg[20]\(3),
      O => \r_Count_reg[3]_5\(1)
    );
\r_Count[23]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EC3E13C"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(3),
      I1 => \^axi_rdata_reg[20]\(0),
      I2 => \^axi_rdata_reg[20]\(1),
      I3 => w_Alarm_Hours_Inc,
      I4 => w_Alarm_Hours_Dec,
      O => \r_Count_reg[3]_5\(0)
    );
\r_Count[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC355C3FFF000F0"
    )
        port map (
      I0 => \^r_count_reg[23]_0\(12),
      I1 => \^axi_rdata_reg[20]\(3),
      I2 => w_Alarm_Time_Stamp(22),
      I3 => \^r_count_reg[11]_2\,
      I4 => r_Count2(22),
      I5 => \r_Count[23]_i_14__0_n_0\,
      O => \r_Count[23]_i_6__0_n_0\
    );
\r_Count[23]_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D24B"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(0),
      I1 => \r_Time_State_reg[0]_3\,
      I2 => \^axi_rdata_reg[16]\(1),
      I3 => \r_Time_State_reg[0]_4\,
      O => \r_Count_reg[3]_3\(0)
    );
\r_Count[23]_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA555AAAA659AA"
    )
        port map (
      I0 => \^axi_rdata_reg[16]\(1),
      I1 => w_Alarm_Hours_Inc,
      I2 => w_Alarm_Minutes_Inc,
      I3 => \^axi_rdata_reg[16]\(0),
      I4 => \r_Time_State_reg[0]_3\,
      I5 => \^axi_rdata_reg[12]\(3),
      O => \r_Count_reg[3]_2\(0)
    );
\r_Count[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CAC5CF909A959"
    )
        port map (
      I0 => \r_Count_reg[19]_1\,
      I1 => w_Alarm_Time_Stamp(21),
      I2 => \^r_count_reg[11]_2\,
      I3 => r_Count2(21),
      I4 => \^r_count_reg[23]_0\(12),
      I5 => \^axi_rdata_reg[20]\(3),
      O => \r_Count[23]_i_7__0_n_0\
    );
\r_Count[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95999555A9AAA999"
    )
        port map (
      I0 => \r_Count[23]_i_16__0_n_0\,
      I1 => \r_Count_reg[21]_1\,
      I2 => \^r_count_reg[23]_0\(11),
      I3 => \^r_count_reg[11]_2\,
      I4 => \^axi_rdata_reg[20]\(2),
      I5 => \r_Count_reg[18]_1\,
      O => \r_Count[23]_i_8__0_n_0\
    );
\r_Count[23]_i_93__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^axi_rdata_reg[8]\(0),
      I2 => w_Alarm_Minutes_Inc,
      O => \r_Count_reg[3]_4\(0)
    );
\r_Count[23]_i_96__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_Count[23]_i_96__0_n_0\
    );
\r_Count[23]_i_99__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \r_Count[23]_i_99__0_n_0\
    );
\r_Count[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      I1 => \r_Count_reg[21]_0\(0),
      I2 => \^r_count_reg[3]_0\(0),
      O => \r_Count[3]_i_2__0_n_0\
    );
\r_Count[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => w_Alarm_Time_Stamp(2),
      I1 => \^di\(1),
      O => \r_Count[3]_i_3__0_n_0\
    );
\r_Count[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => w_Alarm_Time_Stamp(2),
      O => \r_Count[3]_i_4__0_n_0\
    );
\r_Count[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(0),
      O => \r_Count[3]_i_5__0_n_0\
    );
\r_Count[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_rdata_reg[0]\(0),
      O => \r_Count[3]_i_6_n_0\
    );
\r_Count[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => w_Alarm_Minutes_Dec,
      I2 => \^di\(2),
      I3 => w_Alarm_Minutes_Inc,
      O => \r_Count_reg[7]_2\(0)
    );
\r_Count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(0),
      Q => \^axi_rdata_reg[0]\(0)
    );
\r_Count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(6),
      Q => \^axi_rdata_reg[12]\(1)
    );
\r_Count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(7),
      Q => \^axi_rdata_reg[12]\(2)
    );
\r_Count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(8),
      Q => \^axi_rdata_reg[12]\(3)
    );
\r_Count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(9),
      Q => \^axi_rdata_reg[16]\(0)
    );
\r_Count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(10),
      Q => \^axi_rdata_reg[16]\(1)
    );
\r_Count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(11),
      Q => \^axi_rdata_reg[16]\(2)
    );
\r_Count_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_18_n_0\,
      CO(3) => \r_Count_reg[15]_i_13_n_0\,
      CO(2) => \r_Count_reg[15]_i_13_n_1\,
      CO(1) => \r_Count_reg[15]_i_13_n_2\,
      CO(0) => \r_Count_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_26__0_n_0\,
      DI(2) => \r_Count[15]_i_27__0_n_0\,
      DI(1) => \r_Count[15]_i_28__0_n_0\,
      DI(0) => \r_Count[15]_i_29__0_n_0\,
      O(3 downto 0) => \^r_count_reg[23]_0\(7 downto 4),
      S(3) => \r_Count[15]_i_30__0_n_0\,
      S(2) => \r_Count[15]_i_31__0_n_0\,
      S(1) => \r_Count[15]_i_32__0_n_0\,
      S(0) => \r_Count[15]_i_33_n_0\
    );
\r_Count_reg[15]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Time_State_reg[1]\(0),
      CO(3) => \r_Count_reg[15]_i_18_n_0\,
      CO(2) => \r_Count_reg[15]_i_18_n_1\,
      CO(1) => \r_Count_reg[15]_i_18_n_2\,
      CO(0) => \r_Count_reg[15]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[15]_i_34_n_0\,
      DI(2) => \r_Count[15]_i_35_n_0\,
      DI(1) => \r_Count_reg[7]_3\(0),
      DI(0) => \r_Count[15]_i_37_n_0\,
      O(3 downto 0) => \^r_count_reg[23]_0\(3 downto 0),
      S(3) => \r_Count[15]_i_38_n_0\,
      S(2) => \r_Count[15]_i_39_n_0\,
      S(1) => \r_Count_reg[8]_3\(0),
      S(0) => \r_Count[15]_i_41_n_0\
    );
\r_Count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(12),
      Q => \^axi_rdata_reg[16]\(3)
    );
\r_Count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(13),
      Q => \^axi_rdata_reg[20]\(0)
    );
\r_Count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(14),
      Q => \^axi_rdata_reg[20]\(1)
    );
\r_Count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(15),
      Q => \^axi_rdata_reg[20]\(2)
    );
\r_Count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(1),
      Q => \^di\(0)
    );
\r_Count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(20),
      Q => \^axi_rdata_reg[20]\(3)
    );
\r_Count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(21),
      Q => w_Alarm_Time_Stamp(21)
    );
\r_Count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(22),
      Q => w_Alarm_Time_Stamp(22)
    );
\r_Count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(23),
      Q => w_Alarm_Time_Stamp(23)
    );
\r_Count_reg[23]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[20]_5\(0),
      CO(3) => \NLW_r_Count_reg[23]_i_11__0_CO_UNCONNECTED\(3),
      CO(2) => \^r_count_reg[3]_0\(0),
      CO(1) => \r_Count_reg[23]_i_11__0_n_2\,
      CO(0) => \r_Count_reg[23]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Count[23]_i_29_n_0\,
      DI(1) => \r_Count[23]_i_30__0_n_0\,
      DI(0) => w_Alarm_Time_Stamp(21),
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_11__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \r_Count[23]_i_31__0_n_0\,
      S(1) => \r_Count[23]_i_32__0_n_0\,
      S(0) => \r_Count[23]_i_33__0_n_0\
    );
\r_Count_reg[23]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[15]_i_13_n_0\,
      CO(3) => \r_Count_reg[23]_i_18_n_0\,
      CO(2) => \r_Count_reg[23]_i_18_n_1\,
      CO(1) => \r_Count_reg[23]_i_18_n_2\,
      CO(0) => \r_Count_reg[23]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \r_Count[23]_i_34__0_n_0\,
      DI(2) => \r_Count[23]_i_35__0_n_0\,
      DI(1) => \r_Count_reg[15]_3\(0),
      DI(0) => \r_Count[23]_i_37__0_n_0\,
      O(3 downto 0) => \^r_count_reg[23]_0\(11 downto 8),
      S(3) => \r_Count[23]_i_38__0_n_0\,
      S(2) => \r_Count[23]_i_39__0_n_0\,
      S(1) => \r_Count[23]_i_40__0_n_0\,
      S(0) => \r_Count[23]_i_41__0_n_0\
    );
\r_Count_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[18]_0\(0),
      CO(3) => \NLW_r_Count_reg[23]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[23]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[23]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_Count[23]_i_2_n_0\,
      DI(1 downto 0) => \r_Count_reg[20]_6\(1 downto 0),
      O(3 downto 0) => r_Count(23 downto 20),
      S(3) => \r_Count[23]_i_5_n_0\,
      S(2) => \r_Count[23]_i_6__0_n_0\,
      S(1) => \r_Count[23]_i_7__0_n_0\,
      S(0) => \r_Count[23]_i_8__0_n_0\
    );
\r_Count_reg[23]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[3]_1\(0),
      CO(2) => \r_Count_reg[23]_i_85_n_1\,
      CO(1) => \r_Count_reg[23]_i_85_n_2\,
      CO(0) => \r_Count_reg[23]_i_85_n_3\,
      CYINIT => \r_Count[23]_i_96__0_n_0\,
      DI(3) => \r_Time_State_reg[1]_0\(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_r_Count_reg[23]_i_85_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Count_reg[4]_5\(0),
      S(2) => \r_Count[23]_i_99__0_n_0\,
      S(1) => \r_Count[23]_i_100__0_n_0\,
      S(0) => \r_Count[23]_i_101__0_n_0\
    );
\r_Count_reg[23]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Count_reg[23]_i_18_n_0\,
      CO(3) => \NLW_r_Count_reg[23]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \r_Count_reg[23]_i_9_n_1\,
      CO(1) => \r_Count_reg[23]_i_9_n_2\,
      CO(0) => \r_Count_reg[23]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => w_Alarm_Time_Stamp(21),
      DI(1) => \^axi_rdata_reg[20]\(3),
      DI(0) => \r_Count[23]_i_20__0_n_0\,
      O(3 downto 1) => r_Count2(23 downto 21),
      O(0) => \^r_count_reg[23]_0\(12),
      S(3) => \r_Count[23]_i_21__0_n_0\,
      S(2) => \r_Count[23]_i_22__0_n_0\,
      S(1) => \r_Count[23]_i_23__0_n_0\,
      S(0) => \r_Count[23]_i_24_n_0\
    );
\r_Count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(2),
      Q => w_Alarm_Time_Stamp(2)
    );
\r_Count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => r_Count(3),
      Q => \^di\(1)
    );
\r_Count_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Count_reg[7]_1\(0),
      CO(2) => \r_Count_reg[3]_i_1__0_n_1\,
      CO(1) => \r_Count_reg[3]_i_1__0_n_2\,
      CO(0) => \r_Count_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => w_Alarm_Time_Stamp(2),
      DI(2) => \^di\(0),
      DI(1) => '1',
      DI(0) => \r_Count[3]_i_2__0_n_0\,
      O(3 downto 0) => r_Count(3 downto 0),
      S(3) => \r_Count[3]_i_3__0_n_0\,
      S(2) => \r_Count[3]_i_4__0_n_0\,
      S(1) => \r_Count[3]_i_5__0_n_0\,
      S(0) => \r_Count[3]_i_6_n_0\
    );
\r_Count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(0),
      Q => \^di\(2)
    );
\r_Count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(1),
      Q => \^axi_rdata_reg[8]\(0)
    );
\r_Count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(2),
      Q => \^axi_rdata_reg[8]\(1)
    );
\r_Count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(3),
      Q => \^axi_rdata_reg[8]\(2)
    );
\r_Count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(4),
      Q => \^axi_rdata_reg[8]\(3)
    );
\r_Count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => w_Clk_5MHz,
      CE => '1',
      CLR => \^r_count_reg[0]_0\,
      D => \r_Count_reg[18]_2\(5),
      Q => \^axi_rdata_reg[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Time is
  port (
    \axi_rdata_reg[20]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_24\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_33\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_36\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_38\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_42\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_43\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_45\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_46\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_47\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_48\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_49\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_50\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_51\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_52\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_53\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_54\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_55\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_56\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_15\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_57\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_58\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_59\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_1\ : out STD_LOGIC;
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \r_Count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_29 : out STD_LOGIC;
    r_Alarm_State_reg_30 : out STD_LOGIC;
    r_Alarm_State_reg_31 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[3]_8\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_17\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_60\ : out STD_LOGIC;
    r_Alarm_State_reg_32 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[3]_9\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_18\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_61\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_PM : out STD_LOGIC;
    r_Alarm_State_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_Reset_Control : out STD_LOGIC;
    \axi_rdata_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Count_reg[15]\ : out STD_LOGIC;
    \r_Count_reg[15]_0\ : out STD_LOGIC;
    \r_Count_reg[15]_1\ : out STD_LOGIC;
    \r_Count_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC;
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC;
    \r_Count_reg[23]_17\ : in STD_LOGIC;
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC;
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC;
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC;
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_30\ : in STD_LOGIC;
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC;
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC;
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \r_Count_reg[4]_2\ : in STD_LOGIC;
    \r_Count_reg[23]_98\ : in STD_LOGIC;
    \r_Count_reg[23]_99\ : in STD_LOGIC;
    w_Alarm_Hours_Inc : in STD_LOGIC;
    w_Alarm_Minutes_Inc : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC;
    \r_Time_State_reg[0]_0\ : in STD_LOGIC;
    \r_Time_State_reg[0]_1\ : in STD_LOGIC;
    \r_Count_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Segment_Count_reg[1]\ : in STD_LOGIC;
    \r_Segment_Count_reg[2]\ : in STD_LOGIC;
    w_Display_Sel : in STD_LOGIC;
    \r_Time_State_reg[0]_2\ : in STD_LOGIC;
    \r_Count_reg[23]_101\ : in STD_LOGIC;
    \r_Count_reg[23]_102\ : in STD_LOGIC;
    \r_Count_reg[23]_103\ : in STD_LOGIC;
    \r_Count_reg[23]_104\ : in STD_LOGIC;
    \r_Count_reg[2]\ : in STD_LOGIC;
    \r_Count_reg[2]_0\ : in STD_LOGIC;
    w_Seconds : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_Reset : in STD_LOGIC;
    \r_Segment_Count_reg[0]\ : in STD_LOGIC;
    \r_Segment_Count_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC;
    w_Time_Stamp : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \r_Count_reg[23]_105\ : in STD_LOGIC;
    w_Minutes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_106\ : in STD_LOGIC;
    \r_Count_reg[23]_107\ : in STD_LOGIC;
    \r_Count_reg[23]_108\ : in STD_LOGIC;
    \r_Count_reg[23]_109\ : in STD_LOGIC;
    \r_Count_reg[23]_110\ : in STD_LOGIC;
    \r_Count_reg[4]_3\ : in STD_LOGIC;
    \r_Count_reg[23]_111\ : in STD_LOGIC;
    \slv_reg3_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_3\ : in STD_LOGIC;
    w_Alarm_Hours_Dec : in STD_LOGIC;
    \r_Time_State_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Time_State_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \r_Count_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[21]_0\ : in STD_LOGIC;
    \r_Count_reg[18]_1\ : in STD_LOGIC;
    \r_Count_reg[19]_0\ : in STD_LOGIC;
    w_Alarm_Minutes_Dec : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Time : entity is "Alarm_Time";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Time;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Time is
begin
U_Alarm_Time_Counter: entity work.Alarm_Clock_Alarm_Clock_0_1_Time_Counter_8
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(2 downto 0) => \axi_rdata_reg[20]\(3 downto 1),
      O(3 downto 0) => O(3 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      S(1 downto 0) => S(1 downto 0),
      axi_araddr(1 downto 0) => axi_araddr(1 downto 0),
      \axi_rdata_reg[0]\(0) => \axi_rdata_reg[20]\(0),
      \axi_rdata_reg[12]\(3 downto 0) => \axi_rdata_reg[20]\(11 downto 8),
      \axi_rdata_reg[16]\(3 downto 0) => \axi_rdata_reg[20]\(15 downto 12),
      \axi_rdata_reg[20]\(3 downto 0) => \axi_rdata_reg[20]\(19 downto 16),
      \axi_rdata_reg[23]\(23 downto 0) => \axi_rdata_reg[23]\(23 downto 0),
      \axi_rdata_reg[8]\(3 downto 0) => \axi_rdata_reg[20]\(7 downto 4),
      i_Reset => i_Reset,
      o_PM => o_PM,
      p_3_in(0) => p_3_in(0),
      r_Alarm_State_reg(2 downto 0) => r_Alarm_State_reg(2 downto 0),
      r_Alarm_State_reg_0(2 downto 0) => r_Alarm_State_reg_0(2 downto 0),
      r_Alarm_State_reg_1(0) => r_Alarm_State_reg_1(0),
      r_Alarm_State_reg_10(0) => r_Alarm_State_reg_10(0),
      r_Alarm_State_reg_11(3 downto 0) => r_Alarm_State_reg_11(3 downto 0),
      r_Alarm_State_reg_12(0) => r_Alarm_State_reg_12(0),
      r_Alarm_State_reg_13(0) => r_Alarm_State_reg_13(0),
      r_Alarm_State_reg_14(2 downto 0) => r_Alarm_State_reg_14(2 downto 0),
      r_Alarm_State_reg_15(3 downto 0) => r_Alarm_State_reg_15(3 downto 0),
      r_Alarm_State_reg_16(0) => r_Alarm_State_reg_16(0),
      r_Alarm_State_reg_17(2 downto 0) => r_Alarm_State_reg_17(2 downto 0),
      r_Alarm_State_reg_18(0) => r_Alarm_State_reg_18(0),
      r_Alarm_State_reg_19(0) => r_Alarm_State_reg_19(0),
      r_Alarm_State_reg_2(0) => r_Alarm_State_reg_2(0),
      r_Alarm_State_reg_20(3 downto 0) => r_Alarm_State_reg_20(3 downto 0),
      r_Alarm_State_reg_21(0) => r_Alarm_State_reg_21(0),
      r_Alarm_State_reg_22(3 downto 0) => r_Alarm_State_reg_22(3 downto 0),
      r_Alarm_State_reg_23(0) => r_Alarm_State_reg_23(0),
      r_Alarm_State_reg_24(3 downto 0) => r_Alarm_State_reg_24(3 downto 0),
      r_Alarm_State_reg_25(0) => r_Alarm_State_reg_25(0),
      r_Alarm_State_reg_26(2 downto 0) => r_Alarm_State_reg_26(2 downto 0),
      r_Alarm_State_reg_27(0) => r_Alarm_State_reg_27(0),
      r_Alarm_State_reg_28(0) => r_Alarm_State_reg_28(0),
      r_Alarm_State_reg_29 => r_Alarm_State_reg_29,
      r_Alarm_State_reg_3(1 downto 0) => r_Alarm_State_reg_3(1 downto 0),
      r_Alarm_State_reg_30 => r_Alarm_State_reg_30,
      r_Alarm_State_reg_31 => r_Alarm_State_reg_31,
      r_Alarm_State_reg_32 => r_Alarm_State_reg_32,
      r_Alarm_State_reg_33(0) => r_Alarm_State_reg_33(0),
      r_Alarm_State_reg_4(0) => r_Alarm_State_reg_4(0),
      r_Alarm_State_reg_5(2 downto 0) => r_Alarm_State_reg_5(2 downto 0),
      r_Alarm_State_reg_6(0) => r_Alarm_State_reg_6(0),
      r_Alarm_State_reg_7(2 downto 0) => r_Alarm_State_reg_7(2 downto 0),
      r_Alarm_State_reg_8(2 downto 0) => r_Alarm_State_reg_8(2 downto 0),
      r_Alarm_State_reg_9(0) => r_Alarm_State_reg_9(0),
      \r_BCD_Num_Sel_reg[0]\(2 downto 0) => \r_BCD_Num_Sel_reg[0]\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_0\(0) => \r_BCD_Num_Sel_reg[0]_0\(0),
      \r_BCD_Num_Sel_reg[0]_1\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_1\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_2\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_2\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_3\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_4\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_4\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_5\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_5\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_6\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_6\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_7\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_7\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_8\(0) => \r_BCD_Num_Sel_reg[0]_8\(0),
      \r_BCD_Num_Sel_reg[1]\(2 downto 0) => \r_BCD_Num_Sel_reg[1]\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_0\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_0\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_10\(0) => \r_BCD_Num_Sel_reg[1]_10\(0),
      \r_BCD_Num_Sel_reg[1]_11\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_11\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_12\(0) => \r_BCD_Num_Sel_reg[1]_12\(0),
      \r_BCD_Num_Sel_reg[1]_13\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_13\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_14\(0) => \r_BCD_Num_Sel_reg[1]_14\(0),
      \r_BCD_Num_Sel_reg[1]_15\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_15\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_16\(0) => \r_BCD_Num_Sel_reg[1]_16\(0),
      \r_BCD_Num_Sel_reg[1]_17\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_17\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_18\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_18\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_19\(0) => \r_BCD_Num_Sel_reg[1]_19\(0),
      \r_BCD_Num_Sel_reg[1]_2\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_2\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_20\(0) => \r_BCD_Num_Sel_reg[1]_20\(0),
      \r_BCD_Num_Sel_reg[1]_21\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_21\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_22\(0) => \r_BCD_Num_Sel_reg[1]_22\(0),
      \r_BCD_Num_Sel_reg[1]_23\(0) => \r_BCD_Num_Sel_reg[1]_23\(0),
      \r_BCD_Num_Sel_reg[1]_24\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_24\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_25\(0) => \r_BCD_Num_Sel_reg[1]_25\(0),
      \r_BCD_Num_Sel_reg[1]_26\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_26\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_27\(0) => \r_BCD_Num_Sel_reg[1]_27\(0),
      \r_BCD_Num_Sel_reg[1]_28\(0) => \r_BCD_Num_Sel_reg[1]_28\(0),
      \r_BCD_Num_Sel_reg[1]_29\(0) => \r_BCD_Num_Sel_reg[1]_29\(0),
      \r_BCD_Num_Sel_reg[1]_3\ => \r_BCD_Num_Sel_reg[1]_3\,
      \r_BCD_Num_Sel_reg[1]_30\(0) => \r_BCD_Num_Sel_reg[1]_30\(0),
      \r_BCD_Num_Sel_reg[1]_31\(0) => \r_BCD_Num_Sel_reg[1]_31\(0),
      \r_BCD_Num_Sel_reg[1]_32\(0) => \r_BCD_Num_Sel_reg[1]_32\(0),
      \r_BCD_Num_Sel_reg[1]_33\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_33\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_34\(0) => \r_BCD_Num_Sel_reg[1]_34\(0),
      \r_BCD_Num_Sel_reg[1]_35\(0) => \r_BCD_Num_Sel_reg[1]_35\(0),
      \r_BCD_Num_Sel_reg[1]_36\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_36\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_37\(0) => \r_BCD_Num_Sel_reg[1]_37\(0),
      \r_BCD_Num_Sel_reg[1]_38\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_38\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_39\(0) => \r_BCD_Num_Sel_reg[1]_39\(0),
      \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_40\(0) => \r_BCD_Num_Sel_reg[1]_40\(0),
      \r_BCD_Num_Sel_reg[1]_41\(0) => \r_BCD_Num_Sel_reg[1]_41\(0),
      \r_BCD_Num_Sel_reg[1]_42\(0) => \r_BCD_Num_Sel_reg[1]_42\(0),
      \r_BCD_Num_Sel_reg[1]_43\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_43\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_44\(0) => \r_BCD_Num_Sel_reg[1]_44\(0),
      \r_BCD_Num_Sel_reg[1]_45\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_45\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_46\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_46\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_47\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_47\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_48\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_48\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_49\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_49\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_5\(0) => \r_BCD_Num_Sel_reg[1]_5\(0),
      \r_BCD_Num_Sel_reg[1]_50\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_50\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_51\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_51\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_52\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_52\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_53\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_53\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_54\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_54\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_55\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_55\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_56\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_56\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_57\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_57\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_58\(0) => \r_BCD_Num_Sel_reg[1]_58\(0),
      \r_BCD_Num_Sel_reg[1]_59\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_59\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_6\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_60\ => \r_BCD_Num_Sel_reg[1]_60\,
      \r_BCD_Num_Sel_reg[1]_61\ => \r_BCD_Num_Sel_reg[1]_61\,
      \r_BCD_Num_Sel_reg[1]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_8\(0) => \r_BCD_Num_Sel_reg[1]_8\(0),
      \r_BCD_Num_Sel_reg[1]_9\(0) => \r_BCD_Num_Sel_reg[1]_9\(0),
      \r_BCD_Num_Sel_reg[2]\(3 downto 0) => \r_BCD_Num_Sel_reg[2]\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_0\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_0\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_10\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_10\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_11\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_11\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_12\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_12\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_13\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_13\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_14\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_14\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_15\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_15\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_16\(0) => \r_BCD_Num_Sel_reg[2]_16\(0),
      \r_BCD_Num_Sel_reg[2]_17\ => \r_BCD_Num_Sel_reg[2]_17\,
      \r_BCD_Num_Sel_reg[2]_18\ => \r_BCD_Num_Sel_reg[2]_18\,
      \r_BCD_Num_Sel_reg[2]_2\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_2\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_3\(0) => \r_BCD_Num_Sel_reg[2]_3\(0),
      \r_BCD_Num_Sel_reg[2]_4\(0) => \r_BCD_Num_Sel_reg[2]_4\(0),
      \r_BCD_Num_Sel_reg[2]_5\(0) => \r_BCD_Num_Sel_reg[2]_5\(0),
      \r_BCD_Num_Sel_reg[2]_6\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_6\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_7\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_7\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_8\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_8\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_9\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_9\(3 downto 0),
      \r_BCD_Num_Sel_reg[3]\(20 downto 0) => \r_BCD_Num_Sel_reg[3]\(20 downto 0),
      \r_BCD_Num_Sel_reg[3]_0\(0) => \r_BCD_Num_Sel_reg[3]_0\(0),
      \r_BCD_Num_Sel_reg[3]_1\(2 downto 0) => \r_BCD_Num_Sel_reg[3]_1\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]_2\(0) => \r_BCD_Num_Sel_reg[3]_2\(0),
      \r_BCD_Num_Sel_reg[3]_3\(0) => \r_BCD_Num_Sel_reg[3]_3\(0),
      \r_BCD_Num_Sel_reg[3]_4\(0) => \r_BCD_Num_Sel_reg[3]_4\(0),
      \r_BCD_Num_Sel_reg[3]_5\(0) => \r_BCD_Num_Sel_reg[3]_5\(0),
      \r_BCD_Num_Sel_reg[3]_6\(0) => \r_BCD_Num_Sel_reg[3]_6\(0),
      \r_BCD_Num_Sel_reg[3]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[3]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[3]_8\ => \r_BCD_Num_Sel_reg[3]_8\,
      \r_BCD_Num_Sel_reg[3]_9\ => \r_BCD_Num_Sel_reg[3]_9\,
      \r_Count_reg[0]_0\ => w_Reset_Control,
      \r_Count_reg[0]_1\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[11]_0\(1 downto 0) => \r_Count_reg[11]\(1 downto 0),
      \r_Count_reg[11]_1\(1 downto 0) => \r_Count_reg[11]_0\(1 downto 0),
      \r_Count_reg[11]_2\ => \r_Count_reg[11]_1\,
      \r_Count_reg[11]_3\(0) => \r_Count_reg[11]_2\(0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[15]_0\ => \r_Count_reg[15]\,
      \r_Count_reg[15]_1\ => \r_Count_reg[15]_0\,
      \r_Count_reg[15]_2\ => \r_Count_reg[15]_1\,
      \r_Count_reg[15]_3\(0) => \r_Count_reg[15]_2\(0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[18]_0\(0) => \r_Count_reg[18]_0\(0),
      \r_Count_reg[18]_1\ => \r_Count_reg[18]_1\,
      \r_Count_reg[18]_2\(15 downto 0) => \r_Count_reg[18]\(15 downto 0),
      \r_Count_reg[19]_0\(0) => \r_Count_reg[19]\(0),
      \r_Count_reg[19]_1\ => \r_Count_reg[19]_0\,
      \r_Count_reg[1]_0\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_1\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[1]_2\ => \r_Count_reg[1]_1\,
      \r_Count_reg[20]_0\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_1\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_3\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_4\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[20]_5\(0) => \r_Count_reg[20]_4\(0),
      \r_Count_reg[20]_6\(1 downto 0) => \r_Count_reg[20]_5\(1 downto 0),
      \r_Count_reg[21]_0\(0) => \r_Count_reg[21]\(0),
      \r_Count_reg[21]_1\ => \r_Count_reg[21]_0\,
      \r_Count_reg[22]_0\(0) => \r_Count_reg[22]\(0),
      \r_Count_reg[22]_1\(3 downto 0) => \r_Count_reg[22]_0\(3 downto 0),
      \r_Count_reg[23]_0\(12 downto 0) => \r_Count_reg[23]\(12 downto 0),
      \r_Count_reg[23]_1\(2 downto 0) => \r_Count_reg[23]_0\(2 downto 0),
      \r_Count_reg[23]_10\(1 downto 0) => \r_Count_reg[23]_9\(1 downto 0),
      \r_Count_reg[23]_100\ => \r_Count_reg[23]_98\,
      \r_Count_reg[23]_101\ => \r_Count_reg[23]_99\,
      \r_Count_reg[23]_102\(2 downto 0) => \r_Count_reg[23]_100\(2 downto 0),
      \r_Count_reg[23]_103\ => \r_Count_reg[23]_101\,
      \r_Count_reg[23]_104\ => \r_Count_reg[23]_102\,
      \r_Count_reg[23]_105\ => \r_Count_reg[23]_103\,
      \r_Count_reg[23]_106\ => \r_Count_reg[23]_104\,
      \r_Count_reg[23]_107\ => \r_Count_reg[23]_105\,
      \r_Count_reg[23]_108\ => \r_Count_reg[23]_106\,
      \r_Count_reg[23]_109\ => \r_Count_reg[23]_107\,
      \r_Count_reg[23]_11\(3 downto 0) => \r_Count_reg[23]_10\(3 downto 0),
      \r_Count_reg[23]_110\ => \r_Count_reg[23]_108\,
      \r_Count_reg[23]_111\ => \r_Count_reg[23]_109\,
      \r_Count_reg[23]_112\ => \r_Count_reg[23]_110\,
      \r_Count_reg[23]_113\ => \r_Count_reg[23]_111\,
      \r_Count_reg[23]_12\(3 downto 0) => \r_Count_reg[23]_11\(3 downto 0),
      \r_Count_reg[23]_13\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_14\(3 downto 0) => \r_Count_reg[23]_13\(3 downto 0),
      \r_Count_reg[23]_15\(3 downto 0) => \r_Count_reg[23]_14\(3 downto 0),
      \r_Count_reg[23]_16\(3 downto 0) => \r_Count_reg[23]_15\(3 downto 0),
      \r_Count_reg[23]_17\ => \r_Count_reg[23]_16\,
      \r_Count_reg[23]_18\ => \r_Count_reg[23]_17\,
      \r_Count_reg[23]_19\(2 downto 0) => \r_Count_reg[23]_18\(2 downto 0),
      \r_Count_reg[23]_2\(3 downto 0) => \r_Count_reg[23]_1\(3 downto 0),
      \r_Count_reg[23]_20\(3 downto 0) => \r_Count_reg[23]_19\(3 downto 0),
      \r_Count_reg[23]_21\(3 downto 0) => \r_Count_reg[23]_20\(3 downto 0),
      \r_Count_reg[23]_22\(3 downto 0) => \r_Count_reg[23]_21\(3 downto 0),
      \r_Count_reg[23]_23\(3 downto 0) => \r_Count_reg[23]_22\(3 downto 0),
      \r_Count_reg[23]_24\ => \r_Count_reg[23]_23\,
      \r_Count_reg[23]_25\ => \r_Count_reg[23]_24\,
      \r_Count_reg[23]_26\ => \r_Count_reg[23]_25\,
      \r_Count_reg[23]_27\(2 downto 0) => \r_Count_reg[23]_26\(2 downto 0),
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_27\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_28\,
      \r_Count_reg[23]_3\(3 downto 0) => \r_Count_reg[23]_2\(3 downto 0),
      \r_Count_reg[23]_30\ => \r_Count_reg[23]_29\,
      \r_Count_reg[23]_31\ => \r_Count_reg[23]_30\,
      \r_Count_reg[23]_32\(2 downto 0) => \r_Count_reg[23]_31\(2 downto 0),
      \r_Count_reg[23]_33\ => \r_Count_reg[23]_32\,
      \r_Count_reg[23]_34\(1 downto 0) => \r_Count_reg[23]_33\(1 downto 0),
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_34\(1 downto 0),
      \r_Count_reg[23]_36\(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      \r_Count_reg[23]_37\(0) => \r_Count_reg[23]_36\(0),
      \r_Count_reg[23]_38\(2 downto 0) => \r_Count_reg[23]_37\(2 downto 0),
      \r_Count_reg[23]_39\(2 downto 0) => \r_Count_reg[23]_38\(2 downto 0),
      \r_Count_reg[23]_4\(3 downto 0) => \r_Count_reg[23]_3\(3 downto 0),
      \r_Count_reg[23]_40\(3 downto 0) => \r_Count_reg[23]_39\(3 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      \r_Count_reg[23]_42\(2 downto 0) => \r_Count_reg[23]_41\(2 downto 0),
      \r_Count_reg[23]_43\(0) => \r_Count_reg[23]_42\(0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_43\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_46\(0),
      \r_Count_reg[23]_48\(0) => \r_Count_reg[23]_47\(0),
      \r_Count_reg[23]_49\(1 downto 0) => \r_Count_reg[23]_48\(1 downto 0),
      \r_Count_reg[23]_5\(2 downto 0) => \r_Count_reg[23]_4\(2 downto 0),
      \r_Count_reg[23]_50\(0) => \r_Count_reg[23]_49\(0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_50\(1 downto 0),
      \r_Count_reg[23]_52\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_53\(3 downto 0) => \r_Count_reg[23]_52\(3 downto 0),
      \r_Count_reg[23]_54\(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      \r_Count_reg[23]_55\(0) => \r_Count_reg[23]_54\(0),
      \r_Count_reg[23]_56\(1 downto 0) => DI(1 downto 0),
      \r_Count_reg[23]_57\(1 downto 0) => \r_Count_reg[23]_55\(1 downto 0),
      \r_Count_reg[23]_58\(0) => \r_Count_reg[23]_56\(0),
      \r_Count_reg[23]_59\(1 downto 0) => \r_Count_reg[23]_57\(1 downto 0),
      \r_Count_reg[23]_6\(3 downto 0) => \r_Count_reg[23]_5\(3 downto 0),
      \r_Count_reg[23]_60\(1 downto 0) => \r_Count_reg[23]_58\(1 downto 0),
      \r_Count_reg[23]_61\(3 downto 0) => \r_Count_reg[23]_59\(3 downto 0),
      \r_Count_reg[23]_62\(3 downto 0) => \r_Count_reg[23]_60\(3 downto 0),
      \r_Count_reg[23]_63\(2) => \r_Count_reg[23]_64\(0),
      \r_Count_reg[23]_63\(1) => \r_Count_reg[23]_65\(0),
      \r_Count_reg[23]_63\(0) => \r_Count_reg[23]_61\(1),
      \r_Count_reg[23]_64\(0) => \r_Count_reg[23]_61\(0),
      \r_Count_reg[23]_65\(3 downto 0) => \r_Count_reg[23]_62\(3 downto 0),
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_63\(3 downto 0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_66\(3 downto 0),
      \r_Count_reg[23]_68\(2 downto 0) => \r_Count_reg[23]_64\(3 downto 1),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_67\(3 downto 0),
      \r_Count_reg[23]_7\(2 downto 0) => \r_Count_reg[23]_6\(2 downto 0),
      \r_Count_reg[23]_70\(1 downto 0) => \r_Count_reg[23]_68\(1 downto 0),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_72\(1 downto 0) => \r_Count_reg[23]_70\(1 downto 0),
      \r_Count_reg[23]_73\(2 downto 0) => \r_Count_reg[23]_71\(2 downto 0),
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      \r_Count_reg[23]_75\ => \r_Count_reg[23]_73\,
      \r_Count_reg[23]_76\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_77\(3 downto 0) => \r_Count_reg[23]_75\(3 downto 0),
      \r_Count_reg[23]_78\(1 downto 0) => \r_Count_reg[23]_76\(1 downto 0),
      \r_Count_reg[23]_79\(1 downto 0) => \r_Count_reg[23]_77\(1 downto 0),
      \r_Count_reg[23]_8\ => \r_Count_reg[23]_7\,
      \r_Count_reg[23]_80\(1 downto 0) => \r_Count_reg[23]_78\(1 downto 0),
      \r_Count_reg[23]_81\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_82\(0) => \r_Count_reg[23]_80\(0),
      \r_Count_reg[23]_83\(1 downto 0) => \r_Count_reg[23]_81\(1 downto 0),
      \r_Count_reg[23]_84\(1 downto 0) => \r_Count_reg[23]_82\(1 downto 0),
      \r_Count_reg[23]_85\(3 downto 0) => \r_Count_reg[23]_83\(3 downto 0),
      \r_Count_reg[23]_86\(3 downto 0) => \r_Count_reg[23]_84\(3 downto 0),
      \r_Count_reg[23]_87\(3 downto 0) => \r_Count_reg[23]_85\(3 downto 0),
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0),
      \r_Count_reg[23]_89\(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      \r_Count_reg[23]_9\(3 downto 0) => \r_Count_reg[23]_8\(3 downto 0),
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0),
      \r_Count_reg[23]_94\(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0),
      \r_Count_reg[23]_95\(1 downto 0) => \r_Count_reg[23]_93\(1 downto 0),
      \r_Count_reg[23]_96\(2 downto 0) => \r_Count_reg[23]_94\(2 downto 0),
      \r_Count_reg[23]_97\(2 downto 0) => \r_Count_reg[23]_95\(2 downto 0),
      \r_Count_reg[23]_98\(0) => \r_Count_reg[23]_96\(0),
      \r_Count_reg[23]_99\(1 downto 0) => \r_Count_reg[23]_97\(1 downto 0),
      \r_Count_reg[2]_0\ => \r_Count_reg[2]\,
      \r_Count_reg[2]_1\ => \r_Count_reg[2]_0\,
      \r_Count_reg[3]_0\(0) => \r_Count_reg[3]\(0),
      \r_Count_reg[3]_1\(0) => \r_Count_reg[3]_0\(0),
      \r_Count_reg[3]_10\(3 downto 0) => \r_Count_reg[3]_9\(3 downto 0),
      \r_Count_reg[3]_11\(0) => \r_Count_reg[3]_10\(0),
      \r_Count_reg[3]_2\(0) => \r_Count_reg[3]_1\(0),
      \r_Count_reg[3]_3\(0) => \r_Count_reg[3]_2\(0),
      \r_Count_reg[3]_4\(0) => \r_Count_reg[3]_3\(0),
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_4\(1 downto 0),
      \r_Count_reg[3]_6\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_7\(1 downto 0) => \r_Count_reg[3]_6\(1 downto 0),
      \r_Count_reg[3]_8\(2 downto 0) => \r_Count_reg[3]_7\(2 downto 0),
      \r_Count_reg[3]_9\(0) => \r_Count_reg[3]_8\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_3\ => \r_Count_reg[4]_2\,
      \r_Count_reg[4]_4\ => \r_Count_reg[4]_3\,
      \r_Count_reg[4]_5\(0) => \r_Count_reg[4]_4\(0),
      \r_Count_reg[7]_0\(1 downto 0) => \r_Count_reg[7]\(1 downto 0),
      \r_Count_reg[7]_1\(0) => \r_Count_reg[7]_0\(0),
      \r_Count_reg[7]_2\(0) => \r_Count_reg[7]_1\(0),
      \r_Count_reg[7]_3\(0) => \r_Count_reg[7]_2\(0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_1\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_2\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_3\(0) => \r_Count_reg[8]_2\(0),
      \r_Segment_Count_reg[0]\ => \r_Segment_Count_reg[0]\,
      \r_Segment_Count_reg[1]\ => \r_Segment_Count_reg[1]\,
      \r_Segment_Count_reg[2]\ => \r_Segment_Count_reg[2]\,
      \r_Segment_Count_reg[31]\(0) => \r_Segment_Count_reg[31]\(0),
      \r_Time_State_reg[0]\ => \r_Time_State_reg[0]\,
      \r_Time_State_reg[0]_0\ => \r_Time_State_reg[0]_0\,
      \r_Time_State_reg[0]_1\ => \r_Time_State_reg[0]_1\,
      \r_Time_State_reg[0]_2\ => \r_Time_State_reg[0]_2\,
      \r_Time_State_reg[0]_3\ => \r_Time_State_reg[0]_3\,
      \r_Time_State_reg[0]_4\ => \r_Time_State_reg[0]_4\,
      \r_Time_State_reg[1]\(0) => \r_Time_State_reg[1]\(0),
      \r_Time_State_reg[1]_0\(0) => \r_Time_State_reg[1]_0\(0),
      \slv_reg3_reg[23]\(23 downto 0) => \slv_reg3_reg[23]\(23 downto 0),
      w_Alarm_Hours_Dec => w_Alarm_Hours_Dec,
      w_Alarm_Hours_Inc => w_Alarm_Hours_Inc,
      w_Alarm_Minutes_Dec => w_Alarm_Minutes_Dec,
      w_Alarm_Minutes_Inc => w_Alarm_Minutes_Inc,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Display_Sel => w_Display_Sel,
      w_Minutes(0) => w_Minutes(0),
      w_Seconds(0) => w_Seconds(0),
      w_Time(18 downto 0) => w_Time(18 downto 0),
      w_Time_Stamp(23 downto 0) => w_Time_Stamp(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver is
  port (
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC;
    r_Alarm_State_reg : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC;
    \r_Segment_Count_reg[4]\ : out STD_LOGIC;
    \r_Segment_Count_reg[4]_0\ : out STD_LOGIC;
    \r_Segment_Count_reg[0]\ : out STD_LOGIC;
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    w_Clk_5MHz : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_Reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Segment_Count_reg[1]\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_0\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_1\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_2\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_3\ : in STD_LOGIC;
    \r_Segment_Count_reg[1]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver : entity is "Seven_Segment_Display_Driver";
end Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver is
  signal U_Clock_Divider_Display_Refresh_n_0 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_84 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_85 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_86 : STD_LOGIC;
  signal U_Seven_Segment_Display_Refresh_n_87 : STD_LOGIC;
begin
U_BCD_To_7Segment: entity work.Alarm_Clock_Alarm_Clock_0_1_BCD_To_7Segment
     port map (
      Q(3) => U_Seven_Segment_Display_Refresh_n_84,
      Q(2) => U_Seven_Segment_Display_Refresh_n_85,
      Q(1) => U_Seven_Segment_Display_Refresh_n_86,
      Q(0) => U_Seven_Segment_Display_Refresh_n_87,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_Display_Refresh: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized3\
     port map (
      \r_BCD_Num_Sel_reg[3]\ => U_Clock_Divider_Display_Refresh_n_0,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Seven_Segment_Display_Refresh: entity work.Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Refresh
     port map (
      CO(0) => \r_BCD_Num_Sel_reg[1]\(0),
      D(0) => D(0),
      DI(3 downto 1) => \r_Count_reg[23]\(2 downto 0),
      DI(0) => O(0),
      Q(0) => Q(0),
      i_Reset => i_Reset,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      r_Alarm_State_reg => r_Alarm_State_reg,
      r_Alarm_State_reg_0(2 downto 0) => r_Alarm_State_reg_0(2 downto 0),
      r_Alarm_State_reg_1 => r_Alarm_State_reg_1,
      r_Alarm_State_reg_2(2 downto 0) => r_Alarm_State_reg_2(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_0\ => \r_BCD_Num_Sel_reg[1]_0\,
      \r_BCD_Num_Sel_reg[1]_1\ => \r_BCD_Num_Sel_reg[1]_1\,
      \r_BCD_Num_Sel_reg[1]_10\ => \r_BCD_Num_Sel_reg[1]_10\,
      \r_BCD_Num_Sel_reg[1]_11\ => \r_BCD_Num_Sel_reg[1]_11\,
      \r_BCD_Num_Sel_reg[1]_2\ => \r_BCD_Num_Sel_reg[1]_2\,
      \r_BCD_Num_Sel_reg[1]_3\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_3\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_5\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_5\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_6\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_6\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_8\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_8\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_9\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_9\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_0\(3 downto 0) => \r_BCD_Num_Sel_reg[2]\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_0\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_2\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_3\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_2\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_4\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_5\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_6\ => \r_BCD_Num_Sel_reg[2]_5\,
      \r_BCD_Num_Sel_reg[3]_0\(2 downto 0) => \r_BCD_Num_Sel_reg[3]\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[3]_0\(3 downto 0),
      \r_BCD_Num_Sel_reg[3]_2\(2 downto 0) => \r_BCD_Num_Sel_reg[3]_1\(2 downto 0),
      r_Clk_reg => U_Clock_Divider_Display_Refresh_n_0,
      \r_Count_reg[23]\(1 downto 0) => \r_Count_reg[23]_0\(1 downto 0),
      \r_Count_reg[23]_0\(3 downto 0) => \r_Count_reg[23]_1\(3 downto 0),
      \r_Count_reg[23]_1\(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      \r_Count_reg[23]_10\(3 downto 1) => \r_Count_reg[23]_10\(2 downto 0),
      \r_Count_reg[23]_10\(0) => \r_Count_reg[23]_9\(0),
      \r_Count_reg[23]_11\(1 downto 0) => \r_Count_reg[23]_11\(1 downto 0),
      \r_Count_reg[23]_12\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_13\(2 downto 0) => \r_Count_reg[23]_13\(2 downto 0),
      \r_Count_reg[23]_14\(0) => \r_Count_reg[23]_14\(0),
      \r_Count_reg[23]_15\(0) => \r_Count_reg[23]_15\(0),
      \r_Count_reg[23]_16\(0) => \r_Count_reg[23]_16\(0),
      \r_Count_reg[23]_17\(2 downto 0) => \r_Count_reg[23]_17\(2 downto 0),
      \r_Count_reg[23]_18\(0) => \r_Count_reg[23]_10\(3),
      \r_Count_reg[23]_19\(3 downto 0) => \r_Count_reg[23]_18\(3 downto 0),
      \r_Count_reg[23]_2\(0) => \r_Count_reg[23]_3\(0),
      \r_Count_reg[23]_20\(0) => \r_Count_reg[23]_19\(0),
      \r_Count_reg[23]_21\(0) => \r_Count_reg[23]_20\(0),
      \r_Count_reg[23]_22\(0) => \r_Count_reg[23]_21\(0),
      \r_Count_reg[23]_23\(0) => \r_Count_reg[23]_22\(0),
      \r_Count_reg[23]_24\(1 downto 0) => \r_Count_reg[23]_23\(1 downto 0),
      \r_Count_reg[23]_25\(1 downto 0) => \r_Count_reg[23]_24\(1 downto 0),
      \r_Count_reg[23]_3\(0) => \r_Count_reg[23]_4\(0),
      \r_Count_reg[23]_4\(3 downto 0) => \r_Count_reg[23]_5\(3 downto 0),
      \r_Count_reg[23]_5\(0) => \r_Count_reg[23]_6\(0),
      \r_Count_reg[23]_6\(0) => CO(0),
      \r_Count_reg[23]_7\(0) => \r_Count_reg[23]_7\(0),
      \r_Count_reg[23]_8\(2 downto 0) => \r_Count_reg[23]_8\(2 downto 0),
      \r_Count_reg[23]_9\(0) => \r_Count_reg[23]\(3),
      \r_Hex_Encoding_reg[0]\(3) => U_Seven_Segment_Display_Refresh_n_84,
      \r_Hex_Encoding_reg[0]\(2) => U_Seven_Segment_Display_Refresh_n_85,
      \r_Hex_Encoding_reg[0]\(1) => U_Seven_Segment_Display_Refresh_n_86,
      \r_Hex_Encoding_reg[0]\(0) => U_Seven_Segment_Display_Refresh_n_87,
      \r_Segment_Count_reg[0]_0\ => \r_Segment_Count_reg[0]\,
      \r_Segment_Count_reg[1]_0\ => \r_Segment_Count_reg[1]\,
      \r_Segment_Count_reg[1]_1\ => \r_Segment_Count_reg[1]_0\,
      \r_Segment_Count_reg[1]_2\ => \r_Segment_Count_reg[1]_1\,
      \r_Segment_Count_reg[1]_3\ => \r_Segment_Count_reg[1]_2\,
      \r_Segment_Count_reg[1]_4\ => \r_Segment_Count_reg[1]_3\,
      \r_Segment_Count_reg[1]_5\ => \r_Segment_Count_reg[1]_4\,
      \r_Segment_Count_reg[4]_0\ => \r_Segment_Count_reg[4]\,
      \r_Segment_Count_reg[4]_1\ => \r_Segment_Count_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Time is
  port (
    r_Alarm_State_reg : out STD_LOGIC;
    w_Time_Stamp : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC;
    r_Alarm_State_reg_7 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_32 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_33 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_35 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_38 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_40 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_42 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_44 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_46 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_52 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_57 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_62 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_63 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_64 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_65 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_66 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_68 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_69 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_70 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_71 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_72 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_73 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_74 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_76 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_77 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_78 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_79 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_80 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_83 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_84 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_85 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_86 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_87 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_16\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_89 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \r_Count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_90 : out STD_LOGIC;
    r_Alarm_State_reg_91 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_92 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_93 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_17\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]_9\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[2]_18\ : out STD_LOGIC;
    \r_Count_reg[19]\ : out STD_LOGIC;
    \r_Count_reg[19]_0\ : out STD_LOGIC;
    \r_Count_reg[11]_0\ : out STD_LOGIC;
    \r_Count_reg[15]\ : out STD_LOGIC;
    \r_Count_reg[11]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[15]_0\ : out STD_LOGIC;
    \r_Count_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC;
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC;
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC;
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC;
    \r_Count_reg[23]_25\ : in STD_LOGIC;
    \r_Count_reg[23]_26\ : in STD_LOGIC;
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC;
    \r_Count_reg[23]_29\ : in STD_LOGIC;
    \r_Count_reg[23]_30\ : in STD_LOGIC;
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC;
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_54\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_58\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC;
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    w_Time_Hours_Inc : in STD_LOGIC;
    w_Time_Minutes_Inc : in STD_LOGIC;
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC;
    \r_Count_reg[23]_104\ : in STD_LOGIC;
    \r_Count_reg[23]_105\ : in STD_LOGIC;
    \r_Count_reg[23]_106\ : in STD_LOGIC;
    \r_Count_reg[23]_107\ : in STD_LOGIC;
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    w_Display_Sel : in STD_LOGIC;
    \r_Time_State_reg[0]\ : in STD_LOGIC;
    \r_Time_State_reg[0]_0\ : in STD_LOGIC;
    \r_Time_State_reg[0]_1\ : in STD_LOGIC;
    w_Time_Minutes_Dec : in STD_LOGIC;
    w_Time_Hours_Dec : in STD_LOGIC;
    \r_Time_State_reg[0]_2\ : in STD_LOGIC;
    \r_Time_State_reg[0]_3\ : in STD_LOGIC;
    \r_Count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[14]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \r_Count_reg[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[18]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Time_State_reg[0]_4\ : in STD_LOGIC;
    w_Fraction_Seconds_Inc : in STD_LOGIC;
    \r_Count_reg[16]_2\ : in STD_LOGIC;
    \r_Count_reg[18]_2\ : in STD_LOGIC;
    \r_Count_reg[19]_2\ : in STD_LOGIC;
    w_Clk_5MHz : in STD_LOGIC;
    w_Reset_Control : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Time : entity is "Time";
end Alarm_Clock_Alarm_Clock_0_1_Time;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Time is
begin
U_Time_Counter: entity work.Alarm_Clock_Alarm_Clock_0_1_Time_Counter
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => w_Time_Stamp(4 downto 1),
      O(2 downto 0) => O(2 downto 0),
      S(0) => S(0),
      \axi_rdata_reg[0]\(0) => w_Time_Stamp(0),
      \axi_rdata_reg[12]\(3 downto 0) => w_Time_Stamp(12 downto 9),
      \axi_rdata_reg[16]\(3 downto 0) => w_Time_Stamp(16 downto 13),
      \axi_rdata_reg[20]\(3 downto 0) => w_Time_Stamp(20 downto 17),
      \axi_rdata_reg[22]\(1 downto 0) => w_Time_Stamp(22 downto 21),
      \axi_rdata_reg[23]\(0) => w_Time_Stamp(23),
      \axi_rdata_reg[8]\(3 downto 0) => w_Time_Stamp(8 downto 5),
      r_Alarm_State_reg => r_Alarm_State_reg,
      r_Alarm_State_reg_0(18 downto 0) => r_Alarm_State_reg_0(18 downto 0),
      r_Alarm_State_reg_1(3 downto 0) => r_Alarm_State_reg_1(3 downto 0),
      r_Alarm_State_reg_10(1 downto 0) => r_Alarm_State_reg_10(1 downto 0),
      r_Alarm_State_reg_11(0) => r_Alarm_State_reg_11(0),
      r_Alarm_State_reg_12(2 downto 0) => r_Alarm_State_reg_12(2 downto 0),
      r_Alarm_State_reg_13(0) => r_Alarm_State_reg_13(0),
      r_Alarm_State_reg_14(2 downto 0) => r_Alarm_State_reg_14(2 downto 0),
      r_Alarm_State_reg_15(0) => r_Alarm_State_reg_15(0),
      r_Alarm_State_reg_16(0) => r_Alarm_State_reg_16(0),
      r_Alarm_State_reg_17(2 downto 0) => r_Alarm_State_reg_17(2 downto 0),
      r_Alarm_State_reg_18(0) => r_Alarm_State_reg_18(0),
      r_Alarm_State_reg_19(2 downto 0) => r_Alarm_State_reg_19(2 downto 0),
      r_Alarm_State_reg_2(0) => r_Alarm_State_reg_2(0),
      r_Alarm_State_reg_20(0) => r_Alarm_State_reg_20(0),
      r_Alarm_State_reg_21(2 downto 0) => r_Alarm_State_reg_21(2 downto 0),
      r_Alarm_State_reg_22(0) => r_Alarm_State_reg_22(0),
      r_Alarm_State_reg_23(0) => r_Alarm_State_reg_23(0),
      r_Alarm_State_reg_24(3 downto 0) => r_Alarm_State_reg_24(3 downto 0),
      r_Alarm_State_reg_25(0) => r_Alarm_State_reg_25(0),
      r_Alarm_State_reg_26(2 downto 0) => r_Alarm_State_reg_26(2 downto 0),
      r_Alarm_State_reg_27(0) => r_Alarm_State_reg_27(0),
      r_Alarm_State_reg_28(0) => r_Alarm_State_reg_28(0),
      r_Alarm_State_reg_29(3 downto 0) => r_Alarm_State_reg_29(3 downto 0),
      r_Alarm_State_reg_3(2 downto 0) => r_Alarm_State_reg_3(2 downto 0),
      r_Alarm_State_reg_30(0) => r_Alarm_State_reg_30(0),
      r_Alarm_State_reg_31(0) => r_Alarm_State_reg_31(0),
      r_Alarm_State_reg_32(2 downto 0) => r_Alarm_State_reg_32(2 downto 0),
      r_Alarm_State_reg_33(3 downto 0) => r_Alarm_State_reg_33(3 downto 0),
      r_Alarm_State_reg_34(0) => r_Alarm_State_reg_34(0),
      r_Alarm_State_reg_35(2 downto 0) => r_Alarm_State_reg_35(2 downto 0),
      r_Alarm_State_reg_36(0) => r_Alarm_State_reg_36(0),
      r_Alarm_State_reg_37(0) => r_Alarm_State_reg_37(0),
      r_Alarm_State_reg_38(3 downto 0) => r_Alarm_State_reg_38(3 downto 0),
      r_Alarm_State_reg_39(0) => r_Alarm_State_reg_39(0),
      r_Alarm_State_reg_4(2 downto 0) => r_Alarm_State_reg_4(2 downto 0),
      r_Alarm_State_reg_40(3 downto 0) => r_Alarm_State_reg_40(3 downto 0),
      r_Alarm_State_reg_41(0) => r_Alarm_State_reg_41(0),
      r_Alarm_State_reg_42(3 downto 0) => r_Alarm_State_reg_42(3 downto 0),
      r_Alarm_State_reg_43(0) => r_Alarm_State_reg_43(0),
      r_Alarm_State_reg_44(2 downto 0) => r_Alarm_State_reg_44(2 downto 0),
      r_Alarm_State_reg_45(0) => r_Alarm_State_reg_45(0),
      r_Alarm_State_reg_46(2 downto 0) => r_Alarm_State_reg_46(2 downto 0),
      r_Alarm_State_reg_47(0) => r_Alarm_State_reg_47(0),
      r_Alarm_State_reg_48(0) => r_Alarm_State_reg_48(0),
      r_Alarm_State_reg_49(0) => r_Alarm_State_reg_49(0),
      r_Alarm_State_reg_5(0) => r_Alarm_State_reg_5(0),
      r_Alarm_State_reg_50(0) => r_Alarm_State_reg_50(0),
      r_Alarm_State_reg_51(0) => r_Alarm_State_reg_51(0),
      r_Alarm_State_reg_52(2 downto 0) => r_Alarm_State_reg_52(2 downto 0),
      r_Alarm_State_reg_53(0) => r_Alarm_State_reg_53(0),
      r_Alarm_State_reg_54(0) => r_Alarm_State_reg_54(0),
      r_Alarm_State_reg_55(1 downto 0) => r_Alarm_State_reg_55(1 downto 0),
      r_Alarm_State_reg_56(0) => r_Alarm_State_reg_56(0),
      r_Alarm_State_reg_57(3 downto 0) => r_Alarm_State_reg_57(3 downto 0),
      r_Alarm_State_reg_58(0) => r_Alarm_State_reg_58(0),
      r_Alarm_State_reg_59(0) => r_Alarm_State_reg_59(0),
      r_Alarm_State_reg_6(3 downto 0) => r_Alarm_State_reg_6(3 downto 0),
      r_Alarm_State_reg_60(0) => r_Alarm_State_reg_60(0),
      r_Alarm_State_reg_61(0) => r_Alarm_State_reg_61(0),
      r_Alarm_State_reg_62(0) => r_Alarm_State_reg_62(0),
      r_Alarm_State_reg_63(0) => r_Alarm_State_reg_63(0),
      r_Alarm_State_reg_64(2 downto 0) => r_Alarm_State_reg_64(2 downto 0),
      r_Alarm_State_reg_65(0) => r_Alarm_State_reg_65(0),
      r_Alarm_State_reg_66(0) => r_Alarm_State_reg_66(0),
      r_Alarm_State_reg_67(1 downto 0) => r_Alarm_State_reg_67(1 downto 0),
      r_Alarm_State_reg_68(0) => r_Alarm_State_reg_68(0),
      r_Alarm_State_reg_69(3 downto 0) => r_Alarm_State_reg_69(3 downto 0),
      r_Alarm_State_reg_7 => r_Alarm_State_reg_7,
      r_Alarm_State_reg_70(0) => r_Alarm_State_reg_70(0),
      r_Alarm_State_reg_71(0) => r_Alarm_State_reg_71(0),
      r_Alarm_State_reg_72(0) => r_Alarm_State_reg_72(0),
      r_Alarm_State_reg_73(0) => r_Alarm_State_reg_73(0),
      r_Alarm_State_reg_74(2 downto 0) => r_Alarm_State_reg_74(2 downto 0),
      r_Alarm_State_reg_75(0) => r_Alarm_State_reg_75(0),
      r_Alarm_State_reg_76(3 downto 0) => r_Alarm_State_reg_76(3 downto 0),
      r_Alarm_State_reg_77(3 downto 0) => r_Alarm_State_reg_77(3 downto 0),
      r_Alarm_State_reg_78(3 downto 0) => r_Alarm_State_reg_78(3 downto 0),
      r_Alarm_State_reg_79(3 downto 0) => r_Alarm_State_reg_79(3 downto 0),
      r_Alarm_State_reg_8(0) => r_Alarm_State_reg_8(0),
      r_Alarm_State_reg_80(3 downto 0) => r_Alarm_State_reg_80(3 downto 0),
      r_Alarm_State_reg_81(1 downto 0) => r_Alarm_State_reg_81(1 downto 0),
      r_Alarm_State_reg_82(1 downto 0) => r_Alarm_State_reg_82(1 downto 0),
      r_Alarm_State_reg_83(3 downto 0) => r_Alarm_State_reg_83(3 downto 0),
      r_Alarm_State_reg_84(3 downto 0) => r_Alarm_State_reg_84(3 downto 0),
      r_Alarm_State_reg_85(3 downto 0) => r_Alarm_State_reg_85(3 downto 0),
      r_Alarm_State_reg_86(3 downto 0) => r_Alarm_State_reg_86(3 downto 0),
      r_Alarm_State_reg_87(3 downto 0) => r_Alarm_State_reg_87(3 downto 0),
      r_Alarm_State_reg_88(1 downto 0) => r_Alarm_State_reg_88(1 downto 0),
      r_Alarm_State_reg_89(0) => r_Alarm_State_reg_89(0),
      r_Alarm_State_reg_9(0) => r_Alarm_State_reg_9(0),
      r_Alarm_State_reg_90 => r_Alarm_State_reg_90,
      r_Alarm_State_reg_91(3 downto 0) => r_Alarm_State_reg_91(3 downto 0),
      r_Alarm_State_reg_92(2 downto 0) => r_Alarm_State_reg_92(2 downto 0),
      r_Alarm_State_reg_93(2 downto 0) => r_Alarm_State_reg_93(2 downto 0),
      \r_BCD_Num_Sel_reg[0]\ => \r_BCD_Num_Sel_reg[0]\(0),
      \r_BCD_Num_Sel_reg[0]_0\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_0\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_1\(0) => \r_BCD_Num_Sel_reg[0]_1\(0),
      \r_BCD_Num_Sel_reg[0]_2\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_2\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_3\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_3\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_4\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_4\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_5\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_5\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_6\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_8\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_8\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_9\ => \r_BCD_Num_Sel_reg[0]_9\,
      \r_BCD_Num_Sel_reg[1]\ => \r_BCD_Num_Sel_reg[1]\,
      \r_BCD_Num_Sel_reg[1]_0\ => \r_BCD_Num_Sel_reg[1]_0\,
      \r_BCD_Num_Sel_reg[1]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_10\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_10\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_11\(0) => \r_BCD_Num_Sel_reg[1]_11\(0),
      \r_BCD_Num_Sel_reg[1]_12\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_12\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_13\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_13\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_14\(0) => \r_BCD_Num_Sel_reg[1]_14\(0),
      \r_BCD_Num_Sel_reg[1]_15\(0) => \r_BCD_Num_Sel_reg[1]_15\(0),
      \r_BCD_Num_Sel_reg[1]_16\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_16\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_17\(0) => \r_BCD_Num_Sel_reg[1]_17\(0),
      \r_BCD_Num_Sel_reg[1]_18\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_18\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_19\(0) => \r_BCD_Num_Sel_reg[1]_19\(0),
      \r_BCD_Num_Sel_reg[1]_2\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_2\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_20\ => \r_BCD_Num_Sel_reg[1]_20\,
      \r_BCD_Num_Sel_reg[1]_3\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_3\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_5\ => \r_BCD_Num_Sel_reg[1]_5\(0),
      \r_BCD_Num_Sel_reg[1]_6\ => \r_BCD_Num_Sel_reg[1]_6\,
      \r_BCD_Num_Sel_reg[1]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_8\ => \r_BCD_Num_Sel_reg[1]_8\,
      \r_BCD_Num_Sel_reg[1]_9\ => \r_BCD_Num_Sel_reg[1]_9\,
      \r_BCD_Num_Sel_reg[2]\ => \r_BCD_Num_Sel_reg[2]\,
      \r_BCD_Num_Sel_reg[2]_0\ => \r_BCD_Num_Sel_reg[2]_0\,
      \r_BCD_Num_Sel_reg[2]_1\ => \r_BCD_Num_Sel_reg[2]_1\,
      \r_BCD_Num_Sel_reg[2]_10\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_10\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_11\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_11\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_12\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_12\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_13\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_13\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_14\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_14\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_15\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_15\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_16\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_16\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_17\ => \r_BCD_Num_Sel_reg[2]_17\,
      \r_BCD_Num_Sel_reg[2]_18\ => \r_BCD_Num_Sel_reg[2]_18\,
      \r_BCD_Num_Sel_reg[2]_2\ => \r_BCD_Num_Sel_reg[2]_2\,
      \r_BCD_Num_Sel_reg[2]_3\ => \r_BCD_Num_Sel_reg[2]_3\,
      \r_BCD_Num_Sel_reg[2]_4\ => \r_BCD_Num_Sel_reg[2]_4\,
      \r_BCD_Num_Sel_reg[2]_5\(0) => \r_BCD_Num_Sel_reg[2]_5\(0),
      \r_BCD_Num_Sel_reg[2]_6\(0) => \r_BCD_Num_Sel_reg[2]_6\(0),
      \r_BCD_Num_Sel_reg[2]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_8\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_8\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_9\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_9\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]\ => \r_BCD_Num_Sel_reg[3]\,
      \r_BCD_Num_Sel_reg[3]_0\(2 downto 0) => \r_BCD_Num_Sel_reg[3]_0\(2 downto 0),
      \r_Count_reg[0]_0\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_1\(0) => \r_Count_reg[0]_1\(0),
      \r_Count_reg[0]_2\(0) => \r_Count_reg[0]_2\(0),
      \r_Count_reg[0]_3\(0) => \r_Count_reg[0]_3\(0),
      \r_Count_reg[0]_4\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[11]_0\(1 downto 0) => \r_Count_reg[11]\(1 downto 0),
      \r_Count_reg[11]_1\ => \r_Count_reg[11]_0\,
      \r_Count_reg[11]_2\(1 downto 0) => \r_Count_reg[11]_1\(1 downto 0),
      \r_Count_reg[11]_3\(0) => \r_Count_reg[11]_2\(0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[14]_0\(0) => \r_Count_reg[14]_0\(0),
      \r_Count_reg[14]_1\(11 downto 0) => \r_Count_reg[14]\(11 downto 0),
      \r_Count_reg[15]_0\ => \r_Count_reg[15]\,
      \r_Count_reg[15]_1\ => \r_Count_reg[15]_0\,
      \r_Count_reg[15]_2\(0) => \r_Count_reg[15]_1\(0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[16]_3\ => \r_Count_reg[16]_2\,
      \r_Count_reg[18]_0\(0) => \r_Count_reg[18]\(0),
      \r_Count_reg[18]_1\(0) => \r_Count_reg[18]_0\(0),
      \r_Count_reg[18]_2\(1 downto 0) => \r_Count_reg[18]_1\(1 downto 0),
      \r_Count_reg[18]_3\ => \r_Count_reg[18]_2\,
      \r_Count_reg[19]_0\ => \r_Count_reg[19]\,
      \r_Count_reg[19]_1\ => \r_Count_reg[19]_0\,
      \r_Count_reg[19]_2\(0) => \r_Count_reg[19]_1\(0),
      \r_Count_reg[19]_3\ => \r_Count_reg[19]_2\,
      \r_Count_reg[1]_0\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_1\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[1]_2\(1 downto 0) => \r_Count_reg[1]_1\(1 downto 0),
      \r_Count_reg[20]_0\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_1\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_3\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_4\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[20]_5\(1 downto 0) => \r_Count_reg[20]_4\(1 downto 0),
      \r_Count_reg[21]_0\(0) => \r_Count_reg[21]\(0),
      \r_Count_reg[22]_0\(0) => \r_Count_reg[22]\(0),
      \r_Count_reg[22]_1\(3 downto 0) => \r_Count_reg[22]_0\(3 downto 0),
      \r_Count_reg[23]_0\(12 downto 0) => \r_Count_reg[23]\(12 downto 0),
      \r_Count_reg[23]_1\(3 downto 0) => \r_Count_reg[23]_0\(3 downto 0),
      \r_Count_reg[23]_10\ => \r_Count_reg[23]_9\,
      \r_Count_reg[23]_100\(0) => \r_Count_reg[23]_99\(0),
      \r_Count_reg[23]_101\(1 downto 0) => \r_Count_reg[23]_100\(1 downto 0),
      \r_Count_reg[23]_102\(2 downto 0) => \r_Count_reg[23]_101\(2 downto 0),
      \r_Count_reg[23]_103\(20 downto 0) => \r_Count_reg[23]_102\(20 downto 0),
      \r_Count_reg[23]_104\ => \r_Count_reg[23]_103\,
      \r_Count_reg[23]_105\ => \r_Count_reg[23]_104\,
      \r_Count_reg[23]_106\ => \r_Count_reg[23]_105\,
      \r_Count_reg[23]_107\ => \r_Count_reg[23]_106\,
      \r_Count_reg[23]_108\ => \r_Count_reg[23]_107\,
      \r_Count_reg[23]_11\(3 downto 0) => \r_Count_reg[23]_10\(3 downto 0),
      \r_Count_reg[23]_12\(1 downto 0) => \r_Count_reg[23]_11\(1 downto 0),
      \r_Count_reg[23]_13\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_14\(3 downto 0) => \r_Count_reg[23]_13\(3 downto 0),
      \r_Count_reg[23]_15\(3 downto 0) => \r_Count_reg[23]_14\(3 downto 0),
      \r_Count_reg[23]_16\(3 downto 0) => \r_Count_reg[23]_15\(3 downto 0),
      \r_Count_reg[23]_17\(3 downto 0) => \r_Count_reg[23]_16\(3 downto 0),
      \r_Count_reg[23]_18\(3 downto 0) => \r_Count_reg[23]_17\(3 downto 0),
      \r_Count_reg[23]_19\ => \r_Count_reg[23]_18\,
      \r_Count_reg[23]_2\(2 downto 0) => \r_Count_reg[23]_1\(2 downto 0),
      \r_Count_reg[23]_20\(2 downto 0) => \r_Count_reg[23]_19\(2 downto 0),
      \r_Count_reg[23]_21\(3 downto 0) => \r_Count_reg[23]_20\(3 downto 0),
      \r_Count_reg[23]_22\(3 downto 0) => \r_Count_reg[23]_21\(3 downto 0),
      \r_Count_reg[23]_23\(3 downto 0) => \r_Count_reg[23]_22\(3 downto 0),
      \r_Count_reg[23]_24\(3 downto 0) => \r_Count_reg[23]_23\(3 downto 0),
      \r_Count_reg[23]_25\ => \r_Count_reg[23]_24\,
      \r_Count_reg[23]_26\ => \r_Count_reg[23]_25\,
      \r_Count_reg[23]_27\ => \r_Count_reg[23]_26\,
      \r_Count_reg[23]_28\(2 downto 0) => \r_Count_reg[23]_27\(2 downto 0),
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_28\,
      \r_Count_reg[23]_3\(3 downto 0) => \r_Count_reg[23]_2\(3 downto 0),
      \r_Count_reg[23]_30\ => \r_Count_reg[23]_29\,
      \r_Count_reg[23]_31\ => \r_Count_reg[23]_30\,
      \r_Count_reg[23]_32\ => \r_Count_reg[23]_31\,
      \r_Count_reg[23]_33\(2 downto 0) => \r_Count_reg[23]_32\(2 downto 0),
      \r_Count_reg[23]_34\ => \r_Count_reg[23]_33\,
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_34\(1 downto 0),
      \r_Count_reg[23]_36\(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      \r_Count_reg[23]_37\(1 downto 0) => \r_Count_reg[23]_36\(1 downto 0),
      \r_Count_reg[23]_38\(0) => \r_Count_reg[23]_37\(0),
      \r_Count_reg[23]_39\(2 downto 0) => \r_Count_reg[23]_38\(2 downto 0),
      \r_Count_reg[23]_4\(3 downto 0) => \r_Count_reg[23]_3\(3 downto 0),
      \r_Count_reg[23]_40\(2 downto 0) => \r_Count_reg[23]_39\(2 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      \r_Count_reg[23]_42\(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0),
      \r_Count_reg[23]_43\(2 downto 0) => \r_Count_reg[23]_42\(2 downto 0),
      \r_Count_reg[23]_44\(0) => \r_Count_reg[23]_43\(0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_47\(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0),
      \r_Count_reg[23]_48\(0) => \r_Count_reg[23]_47\(0),
      \r_Count_reg[23]_49\(0) => \r_Count_reg[23]_48\(0),
      \r_Count_reg[23]_5\(3 downto 0) => \r_Count_reg[23]_4\(3 downto 0),
      \r_Count_reg[23]_50\(1 downto 0) => \r_Count_reg[23]_49\(1 downto 0),
      \r_Count_reg[23]_51\(0) => \r_Count_reg[23]_50\(0),
      \r_Count_reg[23]_52\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_53\(1 downto 0) => \r_Count_reg[23]_52\(1 downto 0),
      \r_Count_reg[23]_54\(3 downto 0) => \r_Count_reg[23]_53\(3 downto 0),
      \r_Count_reg[23]_55\(3 downto 0) => \r_Count_reg[23]_54\(3 downto 0),
      \r_Count_reg[23]_56\(0) => \r_Count_reg[23]_55\(0),
      \r_Count_reg[23]_57\(1 downto 0) => \r_Count_reg[23]_56\(1 downto 0),
      \r_Count_reg[23]_58\(1 downto 0) => \r_Count_reg[23]_57\(1 downto 0),
      \r_Count_reg[23]_59\(1 downto 0) => \r_Count_reg[23]_58\(1 downto 0),
      \r_Count_reg[23]_6\(2 downto 0) => \r_Count_reg[23]_5\(2 downto 0),
      \r_Count_reg[23]_60\(0) => \r_Count_reg[23]_59\(0),
      \r_Count_reg[23]_61\(1 downto 0) => \r_Count_reg[23]_60\(1 downto 0),
      \r_Count_reg[23]_62\(1 downto 0) => \r_Count_reg[23]_61\(1 downto 0),
      \r_Count_reg[23]_63\(3 downto 0) => \r_Count_reg[23]_62\(3 downto 0),
      \r_Count_reg[23]_64\(3 downto 0) => \r_Count_reg[23]_63\(3 downto 0),
      \r_Count_reg[23]_65\(2) => \r_Count_reg[23]_67\(0),
      \r_Count_reg[23]_65\(1) => \r_Count_reg[23]_68\(0),
      \r_Count_reg[23]_65\(0) => \r_Count_reg[23]_64\(1),
      \r_Count_reg[23]_66\(0) => \r_Count_reg[23]_64\(0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_65\(3 downto 0),
      \r_Count_reg[23]_68\(3 downto 0) => \r_Count_reg[23]_66\(3 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_7\ => \r_Count_reg[23]_6\,
      \r_Count_reg[23]_70\(2 downto 0) => \r_Count_reg[23]_67\(3 downto 1),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_70\(3 downto 0),
      \r_Count_reg[23]_72\(1 downto 0) => \r_Count_reg[23]_71\(1 downto 0),
      \r_Count_reg[23]_73\(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      \r_Count_reg[23]_74\(1 downto 0) => \r_Count_reg[23]_73\(1 downto 0),
      \r_Count_reg[23]_75\(2 downto 0) => \r_Count_reg[23]_74\(2 downto 0),
      \r_Count_reg[23]_76\(3 downto 0) => \r_Count_reg[23]_75\(3 downto 0),
      \r_Count_reg[23]_77\ => \r_Count_reg[23]_76\,
      \r_Count_reg[23]_78\(3 downto 0) => \r_Count_reg[23]_77\(3 downto 0),
      \r_Count_reg[23]_79\(3 downto 0) => \r_Count_reg[23]_78\(3 downto 0),
      \r_Count_reg[23]_8\(3 downto 0) => \r_Count_reg[23]_7\(3 downto 0),
      \r_Count_reg[23]_80\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_81\(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0),
      \r_Count_reg[23]_82\(1 downto 0) => \r_Count_reg[23]_81\(1 downto 0),
      \r_Count_reg[23]_83\(1 downto 0) => \r_Count_reg[23]_82\(1 downto 0),
      \r_Count_reg[23]_84\(0) => \r_Count_reg[23]_83\(0),
      \r_Count_reg[23]_85\(1 downto 0) => \r_Count_reg[23]_84\(1 downto 0),
      \r_Count_reg[23]_86\(1 downto 0) => \r_Count_reg[23]_85\(1 downto 0),
      \r_Count_reg[23]_87\(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0),
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      \r_Count_reg[23]_89\(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      \r_Count_reg[23]_9\(2 downto 0) => \r_Count_reg[23]_8\(2 downto 0),
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_91\(3 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0),
      \r_Count_reg[23]_94\(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0),
      \r_Count_reg[23]_95\(3 downto 0) => \r_Count_reg[23]_94\(3 downto 0),
      \r_Count_reg[23]_96\(3 downto 0) => \r_Count_reg[23]_95\(3 downto 0),
      \r_Count_reg[23]_97\(1 downto 0) => \r_Count_reg[23]_96\(1 downto 0),
      \r_Count_reg[23]_98\(2 downto 0) => \r_Count_reg[23]_97\(2 downto 0),
      \r_Count_reg[23]_99\(2 downto 0) => \r_Count_reg[23]_98\(2 downto 0),
      \r_Count_reg[3]_0\(0) => \r_Count_reg[3]\(0),
      \r_Count_reg[3]_1\(0) => \r_Count_reg[3]_0\(0),
      \r_Count_reg[3]_10\(3 downto 0) => \r_Count_reg[3]_8\(3 downto 0),
      \r_Count_reg[3]_11\(0) => \r_Count_reg[3]_9\(0),
      \r_Count_reg[3]_2\(0) => \r_Count_reg[3]_1\(0),
      \r_Count_reg[3]_3\(0) => \r_Count_reg[3]_2\(0),
      \r_Count_reg[3]_4\(0) => \r_Count_reg[3]_3\(0),
      \r_Count_reg[3]_5\(0) => \r_Count_reg[3]_4\(0),
      \r_Count_reg[3]_6\(1 downto 0) => DI(1 downto 0),
      \r_Count_reg[3]_7\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_8\(2 downto 0) => \r_Count_reg[3]_6\(2 downto 0),
      \r_Count_reg[3]_9\(0) => \r_Count_reg[3]_7\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[7]_0\(0) => \r_Count_reg[7]\(0),
      \r_Count_reg[7]_1\(0) => \r_Count_reg[7]_0\(0),
      \r_Count_reg[7]_2\(0) => \r_Count_reg[7]_1\(0),
      \r_Count_reg[7]_3\(0) => \r_Count_reg[7]_2\(0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_1\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_2\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_3\(0) => \r_Count_reg[8]_2\(0),
      \r_Time_State_reg[0]\ => \r_Time_State_reg[0]\,
      \r_Time_State_reg[0]_0\ => \r_Time_State_reg[0]_0\,
      \r_Time_State_reg[0]_1\ => \r_Time_State_reg[0]_1\,
      \r_Time_State_reg[0]_2\ => \r_Time_State_reg[0]_2\,
      \r_Time_State_reg[0]_3\ => \r_Time_State_reg[0]_3\,
      \r_Time_State_reg[0]_4\ => \r_Time_State_reg[0]_4\,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Display_Sel => w_Display_Sel,
      w_Fraction_Seconds_Inc => w_Fraction_Seconds_Inc,
      w_Reset_Control => w_Reset_Control,
      w_Time_Hours_Dec => w_Time_Hours_Dec,
      w_Time_Hours_Inc => w_Time_Hours_Inc,
      w_Time_Minutes_Dec => w_Time_Minutes_Dec,
      w_Time_Minutes_Inc => w_Time_Minutes_Inc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock is
  port (
    o_Alarm_On : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_34 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_46 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_55 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_56 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_57 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_63 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_64 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_65 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_66 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_67 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_68 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_69 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_70 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_71 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_72 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_73 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_74 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_76 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_77 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_78 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_79 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_80 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_81 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_82 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_83 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_84 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_25\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_32\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_33\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_34\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_35\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_17\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_19\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_85 : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_PM : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    i_Clk_100MHz : in STD_LOGIC;
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : in STD_LOGIC;
    \r_Count_reg[23]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_1\ : in STD_LOGIC;
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC;
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC;
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[12]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC;
    \r_Count_reg[23]_53\ : in STD_LOGIC;
    \r_Count_reg[23]_54\ : in STD_LOGIC;
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC;
    \r_Count_reg[23]_57\ : in STD_LOGIC;
    \r_Count_reg[23]_58\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC;
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC;
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_104\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_105\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_106\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_Alarm_Enable : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    i_Minutes_Inc : in STD_LOGIC;
    i_Minutes_Dec : in STD_LOGIC;
    i_Hours_Inc : in STD_LOGIC;
    i_Hours_Dec : in STD_LOGIC;
    i_Change_Time : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    \slv_reg3_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock : entity is "Alarm_Clock";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U_Alarm_Time_Counter/p_3_in\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \U_Alarm_Time_Counter/r_Count\ : STD_LOGIC_VECTOR ( 19 downto 4 );
  signal \U_Alarm_Time_Counter/r_Count1\ : STD_LOGIC;
  signal \U_Alarm_Time_Counter/r_Count2\ : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal U_Alarm_Time_n_125 : STD_LOGIC;
  signal U_Alarm_Time_n_126 : STD_LOGIC;
  signal U_Alarm_Time_n_127 : STD_LOGIC;
  signal U_Alarm_Time_n_128 : STD_LOGIC;
  signal U_Alarm_Time_n_130 : STD_LOGIC;
  signal U_Alarm_Time_n_131 : STD_LOGIC;
  signal U_Alarm_Time_n_132 : STD_LOGIC;
  signal U_Alarm_Time_n_133 : STD_LOGIC;
  signal U_Alarm_Time_n_134 : STD_LOGIC;
  signal U_Alarm_Time_n_135 : STD_LOGIC;
  signal U_Alarm_Time_n_136 : STD_LOGIC;
  signal U_Alarm_Time_n_152 : STD_LOGIC;
  signal U_Alarm_Time_n_193 : STD_LOGIC;
  signal U_Alarm_Time_n_194 : STD_LOGIC;
  signal U_Alarm_Time_n_195 : STD_LOGIC;
  signal U_Alarm_Time_n_196 : STD_LOGIC;
  signal U_Alarm_Time_n_197 : STD_LOGIC;
  signal U_Alarm_Time_n_198 : STD_LOGIC;
  signal U_Alarm_Time_n_199 : STD_LOGIC;
  signal U_Alarm_Time_n_205 : STD_LOGIC;
  signal U_Alarm_Time_n_206 : STD_LOGIC;
  signal U_Alarm_Time_n_207 : STD_LOGIC;
  signal U_Alarm_Time_n_208 : STD_LOGIC;
  signal U_Alarm_Time_n_213 : STD_LOGIC;
  signal U_Alarm_Time_n_214 : STD_LOGIC;
  signal U_Alarm_Time_n_215 : STD_LOGIC;
  signal U_Alarm_Time_n_216 : STD_LOGIC;
  signal U_Alarm_Time_n_223 : STD_LOGIC;
  signal U_Alarm_Time_n_224 : STD_LOGIC;
  signal U_Alarm_Time_n_225 : STD_LOGIC;
  signal U_Alarm_Time_n_226 : STD_LOGIC;
  signal U_Alarm_Time_n_231 : STD_LOGIC;
  signal U_Alarm_Time_n_232 : STD_LOGIC;
  signal U_Alarm_Time_n_233 : STD_LOGIC;
  signal U_Alarm_Time_n_234 : STD_LOGIC;
  signal U_Alarm_Time_n_239 : STD_LOGIC;
  signal U_Alarm_Time_n_240 : STD_LOGIC;
  signal U_Alarm_Time_n_241 : STD_LOGIC;
  signal U_Alarm_Time_n_242 : STD_LOGIC;
  signal U_Alarm_Time_n_243 : STD_LOGIC;
  signal U_Alarm_Time_n_244 : STD_LOGIC;
  signal U_Alarm_Time_n_245 : STD_LOGIC;
  signal U_Alarm_Time_n_246 : STD_LOGIC;
  signal U_Alarm_Time_n_248 : STD_LOGIC;
  signal U_Alarm_Time_n_249 : STD_LOGIC;
  signal U_Alarm_Time_n_250 : STD_LOGIC;
  signal U_Alarm_Time_n_267 : STD_LOGIC;
  signal U_Alarm_Time_n_268 : STD_LOGIC;
  signal U_Alarm_Time_n_269 : STD_LOGIC;
  signal U_Alarm_Time_n_270 : STD_LOGIC;
  signal U_Alarm_Time_n_271 : STD_LOGIC;
  signal U_Alarm_Time_n_272 : STD_LOGIC;
  signal U_Alarm_Time_n_273 : STD_LOGIC;
  signal U_Alarm_Time_n_274 : STD_LOGIC;
  signal U_Alarm_Time_n_275 : STD_LOGIC;
  signal U_Alarm_Time_n_276 : STD_LOGIC;
  signal U_Alarm_Time_n_277 : STD_LOGIC;
  signal U_Alarm_Time_n_278 : STD_LOGIC;
  signal U_Alarm_Time_n_279 : STD_LOGIC;
  signal U_Alarm_Time_n_280 : STD_LOGIC;
  signal U_Alarm_Time_n_281 : STD_LOGIC;
  signal U_Alarm_Time_n_282 : STD_LOGIC;
  signal U_Alarm_Time_n_283 : STD_LOGIC;
  signal U_Alarm_Time_n_284 : STD_LOGIC;
  signal U_Alarm_Time_n_285 : STD_LOGIC;
  signal U_Alarm_Time_n_286 : STD_LOGIC;
  signal U_Alarm_Time_n_287 : STD_LOGIC;
  signal U_Alarm_Time_n_288 : STD_LOGIC;
  signal U_Alarm_Time_n_323 : STD_LOGIC;
  signal U_Alarm_Time_n_324 : STD_LOGIC;
  signal U_Alarm_Time_n_325 : STD_LOGIC;
  signal U_Alarm_Time_n_326 : STD_LOGIC;
  signal U_Alarm_Time_n_327 : STD_LOGIC;
  signal U_Alarm_Time_n_328 : STD_LOGIC;
  signal U_Alarm_Time_n_329 : STD_LOGIC;
  signal U_Alarm_Time_n_332 : STD_LOGIC;
  signal U_Alarm_Time_n_333 : STD_LOGIC;
  signal U_Alarm_Time_n_334 : STD_LOGIC;
  signal U_Alarm_Time_n_335 : STD_LOGIC;
  signal U_Alarm_Time_n_336 : STD_LOGIC;
  signal U_Alarm_Time_n_350 : STD_LOGIC;
  signal U_Alarm_Time_n_351 : STD_LOGIC;
  signal U_Alarm_Time_n_352 : STD_LOGIC;
  signal U_Alarm_Time_n_353 : STD_LOGIC;
  signal U_Alarm_Time_n_354 : STD_LOGIC;
  signal U_Alarm_Time_n_355 : STD_LOGIC;
  signal U_Alarm_Time_n_356 : STD_LOGIC;
  signal U_Alarm_Time_n_357 : STD_LOGIC;
  signal U_Alarm_Time_n_358 : STD_LOGIC;
  signal U_Alarm_Time_n_359 : STD_LOGIC;
  signal U_Alarm_Time_n_360 : STD_LOGIC;
  signal U_Alarm_Time_n_361 : STD_LOGIC;
  signal U_Alarm_Time_n_363 : STD_LOGIC;
  signal U_Alarm_Time_n_389 : STD_LOGIC;
  signal U_Alarm_Time_n_390 : STD_LOGIC;
  signal U_Alarm_Time_n_391 : STD_LOGIC;
  signal U_Alarm_Time_n_392 : STD_LOGIC;
  signal U_Alarm_Time_n_393 : STD_LOGIC;
  signal U_Alarm_Time_n_394 : STD_LOGIC;
  signal U_Alarm_Time_n_395 : STD_LOGIC;
  signal U_Alarm_Time_n_396 : STD_LOGIC;
  signal U_Alarm_Time_n_397 : STD_LOGIC;
  signal U_Alarm_Time_n_398 : STD_LOGIC;
  signal U_Alarm_Time_n_399 : STD_LOGIC;
  signal U_Alarm_Time_n_400 : STD_LOGIC;
  signal U_Alarm_Time_n_401 : STD_LOGIC;
  signal U_Alarm_Time_n_402 : STD_LOGIC;
  signal U_Alarm_Time_n_403 : STD_LOGIC;
  signal U_Alarm_Time_n_44 : STD_LOGIC;
  signal U_Alarm_Time_n_45 : STD_LOGIC;
  signal U_Alarm_Time_n_46 : STD_LOGIC;
  signal U_Alarm_Time_n_47 : STD_LOGIC;
  signal U_Alarm_Time_n_63 : STD_LOGIC;
  signal U_Alarm_Time_n_64 : STD_LOGIC;
  signal U_Alarm_Time_n_65 : STD_LOGIC;
  signal U_Alarm_Time_n_66 : STD_LOGIC;
  signal U_Alarm_Time_n_67 : STD_LOGIC;
  signal U_Alarm_Time_n_68 : STD_LOGIC;
  signal U_Alarm_Time_n_74 : STD_LOGIC;
  signal U_Alarm_Time_n_75 : STD_LOGIC;
  signal U_Alarm_Time_n_76 : STD_LOGIC;
  signal U_Alarm_Time_n_77 : STD_LOGIC;
  signal U_Alarm_Time_n_83 : STD_LOGIC;
  signal U_Alarm_Time_n_84 : STD_LOGIC;
  signal U_Alarm_Time_n_85 : STD_LOGIC;
  signal U_Alarm_Time_n_86 : STD_LOGIC;
  signal U_Alarm_Time_n_87 : STD_LOGIC;
  signal U_Alarm_Time_n_88 : STD_LOGIC;
  signal U_Alarm_Time_n_89 : STD_LOGIC;
  signal U_Alarm_Time_n_90 : STD_LOGIC;
  signal U_Alarm_Time_n_91 : STD_LOGIC;
  signal U_Alarm_Time_n_92 : STD_LOGIC;
  signal U_Alarm_Time_n_93 : STD_LOGIC;
  signal U_Alarm_Time_n_94 : STD_LOGIC;
  signal U_Alarm_Time_n_95 : STD_LOGIC;
  signal U_Alarm_Time_n_96 : STD_LOGIC;
  signal U_Clock_Divider_5MHz_To_1KHz_n_1 : STD_LOGIC;
  signal U_Master_Controller_n_0 : STD_LOGIC;
  signal U_Master_Controller_n_1 : STD_LOGIC;
  signal U_Master_Controller_n_10 : STD_LOGIC;
  signal U_Master_Controller_n_100 : STD_LOGIC;
  signal U_Master_Controller_n_101 : STD_LOGIC;
  signal U_Master_Controller_n_102 : STD_LOGIC;
  signal U_Master_Controller_n_103 : STD_LOGIC;
  signal U_Master_Controller_n_104 : STD_LOGIC;
  signal U_Master_Controller_n_105 : STD_LOGIC;
  signal U_Master_Controller_n_106 : STD_LOGIC;
  signal U_Master_Controller_n_107 : STD_LOGIC;
  signal U_Master_Controller_n_108 : STD_LOGIC;
  signal U_Master_Controller_n_109 : STD_LOGIC;
  signal U_Master_Controller_n_11 : STD_LOGIC;
  signal U_Master_Controller_n_110 : STD_LOGIC;
  signal U_Master_Controller_n_111 : STD_LOGIC;
  signal U_Master_Controller_n_112 : STD_LOGIC;
  signal U_Master_Controller_n_113 : STD_LOGIC;
  signal U_Master_Controller_n_114 : STD_LOGIC;
  signal U_Master_Controller_n_116 : STD_LOGIC;
  signal U_Master_Controller_n_117 : STD_LOGIC;
  signal U_Master_Controller_n_118 : STD_LOGIC;
  signal U_Master_Controller_n_119 : STD_LOGIC;
  signal U_Master_Controller_n_12 : STD_LOGIC;
  signal U_Master_Controller_n_120 : STD_LOGIC;
  signal U_Master_Controller_n_121 : STD_LOGIC;
  signal U_Master_Controller_n_122 : STD_LOGIC;
  signal U_Master_Controller_n_123 : STD_LOGIC;
  signal U_Master_Controller_n_124 : STD_LOGIC;
  signal U_Master_Controller_n_125 : STD_LOGIC;
  signal U_Master_Controller_n_126 : STD_LOGIC;
  signal U_Master_Controller_n_127 : STD_LOGIC;
  signal U_Master_Controller_n_128 : STD_LOGIC;
  signal U_Master_Controller_n_129 : STD_LOGIC;
  signal U_Master_Controller_n_13 : STD_LOGIC;
  signal U_Master_Controller_n_130 : STD_LOGIC;
  signal U_Master_Controller_n_131 : STD_LOGIC;
  signal U_Master_Controller_n_132 : STD_LOGIC;
  signal U_Master_Controller_n_133 : STD_LOGIC;
  signal U_Master_Controller_n_134 : STD_LOGIC;
  signal U_Master_Controller_n_135 : STD_LOGIC;
  signal U_Master_Controller_n_136 : STD_LOGIC;
  signal U_Master_Controller_n_137 : STD_LOGIC;
  signal U_Master_Controller_n_138 : STD_LOGIC;
  signal U_Master_Controller_n_139 : STD_LOGIC;
  signal U_Master_Controller_n_140 : STD_LOGIC;
  signal U_Master_Controller_n_141 : STD_LOGIC;
  signal U_Master_Controller_n_142 : STD_LOGIC;
  signal U_Master_Controller_n_143 : STD_LOGIC;
  signal U_Master_Controller_n_144 : STD_LOGIC;
  signal U_Master_Controller_n_145 : STD_LOGIC;
  signal U_Master_Controller_n_146 : STD_LOGIC;
  signal U_Master_Controller_n_147 : STD_LOGIC;
  signal U_Master_Controller_n_148 : STD_LOGIC;
  signal U_Master_Controller_n_149 : STD_LOGIC;
  signal U_Master_Controller_n_15 : STD_LOGIC;
  signal U_Master_Controller_n_150 : STD_LOGIC;
  signal U_Master_Controller_n_151 : STD_LOGIC;
  signal U_Master_Controller_n_152 : STD_LOGIC;
  signal U_Master_Controller_n_153 : STD_LOGIC;
  signal U_Master_Controller_n_154 : STD_LOGIC;
  signal U_Master_Controller_n_155 : STD_LOGIC;
  signal U_Master_Controller_n_156 : STD_LOGIC;
  signal U_Master_Controller_n_157 : STD_LOGIC;
  signal U_Master_Controller_n_158 : STD_LOGIC;
  signal U_Master_Controller_n_159 : STD_LOGIC;
  signal U_Master_Controller_n_16 : STD_LOGIC;
  signal U_Master_Controller_n_160 : STD_LOGIC;
  signal U_Master_Controller_n_161 : STD_LOGIC;
  signal U_Master_Controller_n_162 : STD_LOGIC;
  signal U_Master_Controller_n_163 : STD_LOGIC;
  signal U_Master_Controller_n_164 : STD_LOGIC;
  signal U_Master_Controller_n_165 : STD_LOGIC;
  signal U_Master_Controller_n_166 : STD_LOGIC;
  signal U_Master_Controller_n_167 : STD_LOGIC;
  signal U_Master_Controller_n_168 : STD_LOGIC;
  signal U_Master_Controller_n_169 : STD_LOGIC;
  signal U_Master_Controller_n_17 : STD_LOGIC;
  signal U_Master_Controller_n_170 : STD_LOGIC;
  signal U_Master_Controller_n_171 : STD_LOGIC;
  signal U_Master_Controller_n_172 : STD_LOGIC;
  signal U_Master_Controller_n_173 : STD_LOGIC;
  signal U_Master_Controller_n_174 : STD_LOGIC;
  signal U_Master_Controller_n_175 : STD_LOGIC;
  signal U_Master_Controller_n_176 : STD_LOGIC;
  signal U_Master_Controller_n_177 : STD_LOGIC;
  signal U_Master_Controller_n_178 : STD_LOGIC;
  signal U_Master_Controller_n_179 : STD_LOGIC;
  signal U_Master_Controller_n_18 : STD_LOGIC;
  signal U_Master_Controller_n_180 : STD_LOGIC;
  signal U_Master_Controller_n_181 : STD_LOGIC;
  signal U_Master_Controller_n_182 : STD_LOGIC;
  signal U_Master_Controller_n_183 : STD_LOGIC;
  signal U_Master_Controller_n_184 : STD_LOGIC;
  signal U_Master_Controller_n_185 : STD_LOGIC;
  signal U_Master_Controller_n_186 : STD_LOGIC;
  signal U_Master_Controller_n_187 : STD_LOGIC;
  signal U_Master_Controller_n_188 : STD_LOGIC;
  signal U_Master_Controller_n_189 : STD_LOGIC;
  signal U_Master_Controller_n_19 : STD_LOGIC;
  signal U_Master_Controller_n_190 : STD_LOGIC;
  signal U_Master_Controller_n_191 : STD_LOGIC;
  signal U_Master_Controller_n_192 : STD_LOGIC;
  signal U_Master_Controller_n_193 : STD_LOGIC;
  signal U_Master_Controller_n_194 : STD_LOGIC;
  signal U_Master_Controller_n_195 : STD_LOGIC;
  signal U_Master_Controller_n_196 : STD_LOGIC;
  signal U_Master_Controller_n_197 : STD_LOGIC;
  signal U_Master_Controller_n_198 : STD_LOGIC;
  signal U_Master_Controller_n_199 : STD_LOGIC;
  signal U_Master_Controller_n_2 : STD_LOGIC;
  signal U_Master_Controller_n_20 : STD_LOGIC;
  signal U_Master_Controller_n_200 : STD_LOGIC;
  signal U_Master_Controller_n_201 : STD_LOGIC;
  signal U_Master_Controller_n_207 : STD_LOGIC;
  signal U_Master_Controller_n_208 : STD_LOGIC;
  signal U_Master_Controller_n_209 : STD_LOGIC;
  signal U_Master_Controller_n_21 : STD_LOGIC;
  signal U_Master_Controller_n_210 : STD_LOGIC;
  signal U_Master_Controller_n_211 : STD_LOGIC;
  signal U_Master_Controller_n_214 : STD_LOGIC;
  signal U_Master_Controller_n_219 : STD_LOGIC;
  signal U_Master_Controller_n_22 : STD_LOGIC;
  signal U_Master_Controller_n_221 : STD_LOGIC;
  signal U_Master_Controller_n_222 : STD_LOGIC;
  signal U_Master_Controller_n_223 : STD_LOGIC;
  signal U_Master_Controller_n_224 : STD_LOGIC;
  signal U_Master_Controller_n_225 : STD_LOGIC;
  signal U_Master_Controller_n_226 : STD_LOGIC;
  signal U_Master_Controller_n_227 : STD_LOGIC;
  signal U_Master_Controller_n_229 : STD_LOGIC;
  signal U_Master_Controller_n_23 : STD_LOGIC;
  signal U_Master_Controller_n_230 : STD_LOGIC;
  signal U_Master_Controller_n_231 : STD_LOGIC;
  signal U_Master_Controller_n_233 : STD_LOGIC;
  signal U_Master_Controller_n_234 : STD_LOGIC;
  signal U_Master_Controller_n_235 : STD_LOGIC;
  signal U_Master_Controller_n_236 : STD_LOGIC;
  signal U_Master_Controller_n_237 : STD_LOGIC;
  signal U_Master_Controller_n_238 : STD_LOGIC;
  signal U_Master_Controller_n_239 : STD_LOGIC;
  signal U_Master_Controller_n_24 : STD_LOGIC;
  signal U_Master_Controller_n_240 : STD_LOGIC;
  signal U_Master_Controller_n_241 : STD_LOGIC;
  signal U_Master_Controller_n_25 : STD_LOGIC;
  signal U_Master_Controller_n_254 : STD_LOGIC;
  signal U_Master_Controller_n_255 : STD_LOGIC;
  signal U_Master_Controller_n_256 : STD_LOGIC;
  signal U_Master_Controller_n_257 : STD_LOGIC;
  signal U_Master_Controller_n_258 : STD_LOGIC;
  signal U_Master_Controller_n_259 : STD_LOGIC;
  signal U_Master_Controller_n_26 : STD_LOGIC;
  signal U_Master_Controller_n_260 : STD_LOGIC;
  signal U_Master_Controller_n_261 : STD_LOGIC;
  signal U_Master_Controller_n_262 : STD_LOGIC;
  signal U_Master_Controller_n_264 : STD_LOGIC;
  signal U_Master_Controller_n_265 : STD_LOGIC;
  signal U_Master_Controller_n_266 : STD_LOGIC;
  signal U_Master_Controller_n_267 : STD_LOGIC;
  signal U_Master_Controller_n_268 : STD_LOGIC;
  signal U_Master_Controller_n_269 : STD_LOGIC;
  signal U_Master_Controller_n_27 : STD_LOGIC;
  signal U_Master_Controller_n_28 : STD_LOGIC;
  signal U_Master_Controller_n_286 : STD_LOGIC;
  signal U_Master_Controller_n_287 : STD_LOGIC;
  signal U_Master_Controller_n_29 : STD_LOGIC;
  signal U_Master_Controller_n_3 : STD_LOGIC;
  signal U_Master_Controller_n_30 : STD_LOGIC;
  signal U_Master_Controller_n_31 : STD_LOGIC;
  signal U_Master_Controller_n_32 : STD_LOGIC;
  signal U_Master_Controller_n_33 : STD_LOGIC;
  signal U_Master_Controller_n_34 : STD_LOGIC;
  signal U_Master_Controller_n_35 : STD_LOGIC;
  signal U_Master_Controller_n_36 : STD_LOGIC;
  signal U_Master_Controller_n_37 : STD_LOGIC;
  signal U_Master_Controller_n_38 : STD_LOGIC;
  signal U_Master_Controller_n_39 : STD_LOGIC;
  signal U_Master_Controller_n_4 : STD_LOGIC;
  signal U_Master_Controller_n_40 : STD_LOGIC;
  signal U_Master_Controller_n_41 : STD_LOGIC;
  signal U_Master_Controller_n_42 : STD_LOGIC;
  signal U_Master_Controller_n_43 : STD_LOGIC;
  signal U_Master_Controller_n_44 : STD_LOGIC;
  signal U_Master_Controller_n_45 : STD_LOGIC;
  signal U_Master_Controller_n_46 : STD_LOGIC;
  signal U_Master_Controller_n_47 : STD_LOGIC;
  signal U_Master_Controller_n_48 : STD_LOGIC;
  signal U_Master_Controller_n_49 : STD_LOGIC;
  signal U_Master_Controller_n_5 : STD_LOGIC;
  signal U_Master_Controller_n_50 : STD_LOGIC;
  signal U_Master_Controller_n_51 : STD_LOGIC;
  signal U_Master_Controller_n_52 : STD_LOGIC;
  signal U_Master_Controller_n_53 : STD_LOGIC;
  signal U_Master_Controller_n_54 : STD_LOGIC;
  signal U_Master_Controller_n_55 : STD_LOGIC;
  signal U_Master_Controller_n_56 : STD_LOGIC;
  signal U_Master_Controller_n_57 : STD_LOGIC;
  signal U_Master_Controller_n_58 : STD_LOGIC;
  signal U_Master_Controller_n_59 : STD_LOGIC;
  signal U_Master_Controller_n_6 : STD_LOGIC;
  signal U_Master_Controller_n_60 : STD_LOGIC;
  signal U_Master_Controller_n_61 : STD_LOGIC;
  signal U_Master_Controller_n_62 : STD_LOGIC;
  signal U_Master_Controller_n_63 : STD_LOGIC;
  signal U_Master_Controller_n_64 : STD_LOGIC;
  signal U_Master_Controller_n_65 : STD_LOGIC;
  signal U_Master_Controller_n_66 : STD_LOGIC;
  signal U_Master_Controller_n_67 : STD_LOGIC;
  signal U_Master_Controller_n_68 : STD_LOGIC;
  signal U_Master_Controller_n_69 : STD_LOGIC;
  signal U_Master_Controller_n_7 : STD_LOGIC;
  signal U_Master_Controller_n_70 : STD_LOGIC;
  signal U_Master_Controller_n_71 : STD_LOGIC;
  signal U_Master_Controller_n_72 : STD_LOGIC;
  signal U_Master_Controller_n_73 : STD_LOGIC;
  signal U_Master_Controller_n_74 : STD_LOGIC;
  signal U_Master_Controller_n_75 : STD_LOGIC;
  signal U_Master_Controller_n_76 : STD_LOGIC;
  signal U_Master_Controller_n_77 : STD_LOGIC;
  signal U_Master_Controller_n_78 : STD_LOGIC;
  signal U_Master_Controller_n_79 : STD_LOGIC;
  signal U_Master_Controller_n_8 : STD_LOGIC;
  signal U_Master_Controller_n_80 : STD_LOGIC;
  signal U_Master_Controller_n_81 : STD_LOGIC;
  signal U_Master_Controller_n_82 : STD_LOGIC;
  signal U_Master_Controller_n_83 : STD_LOGIC;
  signal U_Master_Controller_n_84 : STD_LOGIC;
  signal U_Master_Controller_n_85 : STD_LOGIC;
  signal U_Master_Controller_n_86 : STD_LOGIC;
  signal U_Master_Controller_n_87 : STD_LOGIC;
  signal U_Master_Controller_n_88 : STD_LOGIC;
  signal U_Master_Controller_n_89 : STD_LOGIC;
  signal U_Master_Controller_n_9 : STD_LOGIC;
  signal U_Master_Controller_n_90 : STD_LOGIC;
  signal U_Master_Controller_n_91 : STD_LOGIC;
  signal U_Master_Controller_n_92 : STD_LOGIC;
  signal U_Master_Controller_n_93 : STD_LOGIC;
  signal U_Master_Controller_n_94 : STD_LOGIC;
  signal U_Master_Controller_n_95 : STD_LOGIC;
  signal U_Master_Controller_n_96 : STD_LOGIC;
  signal U_Master_Controller_n_97 : STD_LOGIC;
  signal U_Master_Controller_n_98 : STD_LOGIC;
  signal U_Master_Controller_n_99 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_0 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_1 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_10 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_11 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_12 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_13 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_14 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_15 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_16 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_17 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_18 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_19 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_2 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_20 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_21 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_22 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_23 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_24 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_25 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_26 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_27 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_28 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_29 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_3 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_30 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_31 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_32 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_33 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_34 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_35 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_36 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_37 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_38 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_39 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_4 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_40 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_41 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_42 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_43 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_44 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_45 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_46 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_47 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_48 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_49 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_5 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_50 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_51 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_52 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_53 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_54 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_55 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_56 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_57 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_58 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_59 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_6 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_60 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_61 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_62 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_63 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_64 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_65 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_66 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_67 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_68 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_69 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_7 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_70 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_71 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_72 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_73 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_74 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_75 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_8 : STD_LOGIC;
  signal U_Seven_Segment_Display_Driver_n_9 : STD_LOGIC;
  signal \U_Time_Counter/r_Count\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \U_Time_Counter/r_Count1\ : STD_LOGIC;
  signal \U_Time_Counter/r_Count2\ : STD_LOGIC_VECTOR ( 20 downto 4 );
  signal U_Time_n_0 : STD_LOGIC;
  signal U_Time_n_100 : STD_LOGIC;
  signal U_Time_n_101 : STD_LOGIC;
  signal U_Time_n_102 : STD_LOGIC;
  signal U_Time_n_103 : STD_LOGIC;
  signal U_Time_n_104 : STD_LOGIC;
  signal U_Time_n_105 : STD_LOGIC;
  signal U_Time_n_106 : STD_LOGIC;
  signal U_Time_n_107 : STD_LOGIC;
  signal U_Time_n_108 : STD_LOGIC;
  signal U_Time_n_109 : STD_LOGIC;
  signal U_Time_n_118 : STD_LOGIC;
  signal U_Time_n_119 : STD_LOGIC;
  signal U_Time_n_120 : STD_LOGIC;
  signal U_Time_n_121 : STD_LOGIC;
  signal U_Time_n_142 : STD_LOGIC;
  signal U_Time_n_143 : STD_LOGIC;
  signal U_Time_n_144 : STD_LOGIC;
  signal U_Time_n_145 : STD_LOGIC;
  signal U_Time_n_147 : STD_LOGIC;
  signal U_Time_n_148 : STD_LOGIC;
  signal U_Time_n_149 : STD_LOGIC;
  signal U_Time_n_150 : STD_LOGIC;
  signal U_Time_n_151 : STD_LOGIC;
  signal U_Time_n_152 : STD_LOGIC;
  signal U_Time_n_153 : STD_LOGIC;
  signal U_Time_n_169 : STD_LOGIC;
  signal U_Time_n_210 : STD_LOGIC;
  signal U_Time_n_211 : STD_LOGIC;
  signal U_Time_n_212 : STD_LOGIC;
  signal U_Time_n_213 : STD_LOGIC;
  signal U_Time_n_214 : STD_LOGIC;
  signal U_Time_n_215 : STD_LOGIC;
  signal U_Time_n_216 : STD_LOGIC;
  signal U_Time_n_222 : STD_LOGIC;
  signal U_Time_n_223 : STD_LOGIC;
  signal U_Time_n_224 : STD_LOGIC;
  signal U_Time_n_225 : STD_LOGIC;
  signal U_Time_n_230 : STD_LOGIC;
  signal U_Time_n_231 : STD_LOGIC;
  signal U_Time_n_232 : STD_LOGIC;
  signal U_Time_n_233 : STD_LOGIC;
  signal U_Time_n_240 : STD_LOGIC;
  signal U_Time_n_241 : STD_LOGIC;
  signal U_Time_n_242 : STD_LOGIC;
  signal U_Time_n_243 : STD_LOGIC;
  signal U_Time_n_248 : STD_LOGIC;
  signal U_Time_n_249 : STD_LOGIC;
  signal U_Time_n_250 : STD_LOGIC;
  signal U_Time_n_251 : STD_LOGIC;
  signal U_Time_n_256 : STD_LOGIC;
  signal U_Time_n_257 : STD_LOGIC;
  signal U_Time_n_258 : STD_LOGIC;
  signal U_Time_n_259 : STD_LOGIC;
  signal U_Time_n_260 : STD_LOGIC;
  signal U_Time_n_261 : STD_LOGIC;
  signal U_Time_n_262 : STD_LOGIC;
  signal U_Time_n_263 : STD_LOGIC;
  signal U_Time_n_265 : STD_LOGIC;
  signal U_Time_n_266 : STD_LOGIC;
  signal U_Time_n_267 : STD_LOGIC;
  signal U_Time_n_284 : STD_LOGIC;
  signal U_Time_n_285 : STD_LOGIC;
  signal U_Time_n_286 : STD_LOGIC;
  signal U_Time_n_287 : STD_LOGIC;
  signal U_Time_n_288 : STD_LOGIC;
  signal U_Time_n_289 : STD_LOGIC;
  signal U_Time_n_290 : STD_LOGIC;
  signal U_Time_n_291 : STD_LOGIC;
  signal U_Time_n_292 : STD_LOGIC;
  signal U_Time_n_293 : STD_LOGIC;
  signal U_Time_n_294 : STD_LOGIC;
  signal U_Time_n_295 : STD_LOGIC;
  signal U_Time_n_296 : STD_LOGIC;
  signal U_Time_n_297 : STD_LOGIC;
  signal U_Time_n_298 : STD_LOGIC;
  signal U_Time_n_299 : STD_LOGIC;
  signal U_Time_n_300 : STD_LOGIC;
  signal U_Time_n_301 : STD_LOGIC;
  signal U_Time_n_302 : STD_LOGIC;
  signal U_Time_n_303 : STD_LOGIC;
  signal U_Time_n_304 : STD_LOGIC;
  signal U_Time_n_305 : STD_LOGIC;
  signal U_Time_n_340 : STD_LOGIC;
  signal U_Time_n_341 : STD_LOGIC;
  signal U_Time_n_342 : STD_LOGIC;
  signal U_Time_n_343 : STD_LOGIC;
  signal U_Time_n_344 : STD_LOGIC;
  signal U_Time_n_345 : STD_LOGIC;
  signal U_Time_n_346 : STD_LOGIC;
  signal U_Time_n_347 : STD_LOGIC;
  signal U_Time_n_349 : STD_LOGIC;
  signal U_Time_n_350 : STD_LOGIC;
  signal U_Time_n_364 : STD_LOGIC;
  signal U_Time_n_365 : STD_LOGIC;
  signal U_Time_n_366 : STD_LOGIC;
  signal U_Time_n_367 : STD_LOGIC;
  signal U_Time_n_368 : STD_LOGIC;
  signal U_Time_n_369 : STD_LOGIC;
  signal U_Time_n_370 : STD_LOGIC;
  signal U_Time_n_371 : STD_LOGIC;
  signal U_Time_n_372 : STD_LOGIC;
  signal U_Time_n_373 : STD_LOGIC;
  signal U_Time_n_374 : STD_LOGIC;
  signal U_Time_n_375 : STD_LOGIC;
  signal U_Time_n_376 : STD_LOGIC;
  signal U_Time_n_377 : STD_LOGIC;
  signal U_Time_n_378 : STD_LOGIC;
  signal U_Time_n_379 : STD_LOGIC;
  signal U_Time_n_380 : STD_LOGIC;
  signal U_Time_n_381 : STD_LOGIC;
  signal U_Time_n_382 : STD_LOGIC;
  signal U_Time_n_383 : STD_LOGIC;
  signal U_Time_n_384 : STD_LOGIC;
  signal U_Time_n_385 : STD_LOGIC;
  signal U_Time_n_386 : STD_LOGIC;
  signal U_Time_n_387 : STD_LOGIC;
  signal U_Time_n_388 : STD_LOGIC;
  signal U_Time_n_389 : STD_LOGIC;
  signal U_Time_n_390 : STD_LOGIC;
  signal U_Time_n_391 : STD_LOGIC;
  signal U_Time_n_392 : STD_LOGIC;
  signal U_Time_n_393 : STD_LOGIC;
  signal U_Time_n_394 : STD_LOGIC;
  signal U_Time_n_395 : STD_LOGIC;
  signal U_Time_n_396 : STD_LOGIC;
  signal U_Time_n_47 : STD_LOGIC;
  signal U_Time_n_48 : STD_LOGIC;
  signal U_Time_n_49 : STD_LOGIC;
  signal U_Time_n_50 : STD_LOGIC;
  signal U_Time_n_51 : STD_LOGIC;
  signal U_Time_n_52 : STD_LOGIC;
  signal U_Time_n_53 : STD_LOGIC;
  signal U_Time_n_54 : STD_LOGIC;
  signal U_Time_n_71 : STD_LOGIC;
  signal U_Time_n_73 : STD_LOGIC;
  signal U_Time_n_74 : STD_LOGIC;
  signal U_Time_n_75 : STD_LOGIC;
  signal U_Time_n_76 : STD_LOGIC;
  signal U_Time_n_77 : STD_LOGIC;
  signal U_Time_n_78 : STD_LOGIC;
  signal U_Time_n_79 : STD_LOGIC;
  signal U_Time_n_80 : STD_LOGIC;
  signal U_Time_n_81 : STD_LOGIC;
  signal U_Time_n_82 : STD_LOGIC;
  signal U_Time_n_83 : STD_LOGIC;
  signal U_Time_n_84 : STD_LOGIC;
  signal U_Time_n_85 : STD_LOGIC;
  signal U_Time_n_86 : STD_LOGIC;
  signal U_Time_n_87 : STD_LOGIC;
  signal U_Time_n_88 : STD_LOGIC;
  signal U_Time_n_89 : STD_LOGIC;
  signal U_Time_n_90 : STD_LOGIC;
  signal U_Time_n_96 : STD_LOGIC;
  signal U_Time_n_97 : STD_LOGIC;
  signal U_Time_n_98 : STD_LOGIC;
  signal U_Time_n_99 : STD_LOGIC;
  signal \^o_alarm_on\ : STD_LOGIC;
  signal \^r_alarm_state_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_alarm_state_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_14\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_alarm_state_reg_4\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[0]_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_10\ : STD_LOGIC;
  signal \^r_bcd_num_sel_reg[1]_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[1]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[1]_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[2]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_bcd_num_sel_reg[2]_25\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_bcd_num_sel_reg[3]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_Clk : STD_LOGIC;
  signal r_Prev_Signal : STD_LOGIC;
  signal r_Prev_Signal_0 : STD_LOGIC;
  signal r_Prev_Signal_1 : STD_LOGIC;
  signal r_Prev_Signal_2 : STD_LOGIC;
  signal r_Prev_Signal_3 : STD_LOGIC;
  signal r_Prev_Signal_4 : STD_LOGIC;
  signal r_Time_State : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w_Alarm_Hours_Dec : STD_LOGIC;
  signal w_Alarm_Hours_Inc : STD_LOGIC;
  signal w_Alarm_Minutes_Dec : STD_LOGIC;
  signal w_Alarm_Minutes_Inc : STD_LOGIC;
  signal w_Alarm_Time : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal w_Alarm_Time_Stamp : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal w_Clk_100Hz : STD_LOGIC;
  signal w_Clk_1KHz : STD_LOGIC;
  signal w_Clk_5MHz : STD_LOGIC;
  signal w_Display_Sel : STD_LOGIC;
  signal w_Fraction_Seconds_Inc : STD_LOGIC;
  signal w_Hours_Dec : STD_LOGIC;
  signal w_Hours_Inc : STD_LOGIC;
  signal w_Minutes : STD_LOGIC_VECTOR ( 1 to 1 );
  signal w_Minutes_Dec : STD_LOGIC;
  signal w_Minutes_Inc : STD_LOGIC;
  signal w_Reset_Control : STD_LOGIC;
  signal w_Seconds : STD_LOGIC_VECTOR ( 1 to 1 );
  signal w_Time : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal w_Time_Hours_Dec : STD_LOGIC;
  signal w_Time_Hours_Inc : STD_LOGIC;
  signal w_Time_Minutes_Dec : STD_LOGIC;
  signal w_Time_Minutes_Inc : STD_LOGIC;
  signal w_Time_Stamp : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  CO(0) <= \^co\(0);
  o_Alarm_On <= \^o_alarm_on\;
  r_Alarm_State_reg(3 downto 0) <= \^r_alarm_state_reg\(3 downto 0);
  r_Alarm_State_reg_0(0) <= \^r_alarm_state_reg_0\(0);
  r_Alarm_State_reg_1(0) <= \^r_alarm_state_reg_1\(0);
  r_Alarm_State_reg_12(0) <= \^r_alarm_state_reg_12\(0);
  r_Alarm_State_reg_13(0) <= \^r_alarm_state_reg_13\(0);
  r_Alarm_State_reg_14(0) <= \^r_alarm_state_reg_14\(0);
  r_Alarm_State_reg_17(0) <= \^r_alarm_state_reg_17\(0);
  r_Alarm_State_reg_2(0) <= \^r_alarm_state_reg_2\(0);
  r_Alarm_State_reg_4 <= \^r_alarm_state_reg_4\;
  \r_BCD_Num_Sel_reg[0]_15\(0) <= \^r_bcd_num_sel_reg[0]_15\(0);
  \r_BCD_Num_Sel_reg[1]_10\ <= \^r_bcd_num_sel_reg[1]_10\;
  \r_BCD_Num_Sel_reg[1]_12\(0) <= \^r_bcd_num_sel_reg[1]_12\(0);
  \r_BCD_Num_Sel_reg[1]_5\(3 downto 0) <= \^r_bcd_num_sel_reg[1]_5\(3 downto 0);
  \r_BCD_Num_Sel_reg[1]_6\(0) <= \^r_bcd_num_sel_reg[1]_6\(0);
  \r_BCD_Num_Sel_reg[1]_7\(0) <= \^r_bcd_num_sel_reg[1]_7\(0);
  \r_BCD_Num_Sel_reg[1]_8\(0) <= \^r_bcd_num_sel_reg[1]_8\(0);
  \r_BCD_Num_Sel_reg[1]_9\(0) <= \^r_bcd_num_sel_reg[1]_9\(0);
  \r_BCD_Num_Sel_reg[2]_12\(3 downto 0) <= \^r_bcd_num_sel_reg[2]_12\(3 downto 0);
  \r_BCD_Num_Sel_reg[2]_25\(0) <= \^r_bcd_num_sel_reg[2]_25\(0);
  \r_BCD_Num_Sel_reg[3]_0\(0) <= \^r_bcd_num_sel_reg[3]_0\(0);
  \r_BCD_Num_Sel_reg[3]_3\(0) <= \^r_bcd_num_sel_reg[3]_3\(0);
  \r_BCD_Num_Sel_reg[3]_4\(0) <= \^r_bcd_num_sel_reg[3]_4\(0);
U_100Hz_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator
     port map (
      r_Prev_Signal => r_Prev_Signal,
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_1KHz_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_0
     port map (
      r_Prev_Signal => r_Prev_Signal_0,
      w_Clk_1KHz => w_Clk_1KHz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Alarm_On: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_On
     port map (
      o_Alarm_On => \^o_alarm_on\,
      r_Alarm_State_reg => U_Master_Controller_n_226,
      r_Clk => r_Clk
    );
U_Alarm_Time: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Time
     port map (
      CO(0) => \^r_bcd_num_sel_reg[1]_7\(0),
      D(0) => U_Alarm_Time_n_361,
      DI(1) => U_Master_Controller_n_103,
      DI(0) => U_Master_Controller_n_104,
      O(3) => U_Master_Controller_n_153,
      O(2) => U_Master_Controller_n_154,
      O(1) => U_Master_Controller_n_155,
      O(0) => U_Master_Controller_n_156,
      Q(23 downto 0) => Q(23 downto 0),
      S(1) => U_Master_Controller_n_109,
      S(0) => U_Master_Controller_n_110,
      axi_araddr(1 downto 0) => axi_araddr(1 downto 0),
      \axi_rdata_reg[20]\(19 downto 2) => w_Alarm_Time_Stamp(20 downto 3),
      \axi_rdata_reg[20]\(1 downto 0) => w_Alarm_Time_Stamp(1 downto 0),
      \axi_rdata_reg[23]\(23 downto 0) => D(23 downto 0),
      i_Reset => i_Reset,
      o_PM => o_PM,
      p_3_in(0) => \U_Alarm_Time_Counter/p_3_in\(9),
      r_Alarm_State_reg(2) => U_Alarm_Time_n_85,
      r_Alarm_State_reg(1) => U_Alarm_Time_n_86,
      r_Alarm_State_reg(0) => U_Alarm_Time_n_87,
      r_Alarm_State_reg_0(2) => U_Alarm_Time_n_88,
      r_Alarm_State_reg_0(1) => U_Alarm_Time_n_89,
      r_Alarm_State_reg_0(0) => U_Alarm_Time_n_90,
      r_Alarm_State_reg_1(0) => U_Alarm_Time_n_91,
      r_Alarm_State_reg_10(0) => r_Alarm_State_reg_69(0),
      r_Alarm_State_reg_11(3 downto 0) => r_Alarm_State_reg_70(3 downto 0),
      r_Alarm_State_reg_12(0) => r_Alarm_State_reg_71(0),
      r_Alarm_State_reg_13(0) => r_Alarm_State_reg_72(0),
      r_Alarm_State_reg_14(2 downto 0) => r_Alarm_State_reg_73(2 downto 0),
      r_Alarm_State_reg_15(3 downto 0) => r_Alarm_State_reg_74(3 downto 0),
      r_Alarm_State_reg_16(0) => r_Alarm_State_reg_75(0),
      r_Alarm_State_reg_17(2 downto 0) => r_Alarm_State_reg_76(2 downto 0),
      r_Alarm_State_reg_18(0) => r_Alarm_State_reg_77(0),
      r_Alarm_State_reg_19(0) => r_Alarm_State_reg_78(0),
      r_Alarm_State_reg_2(0) => r_Alarm_State_reg_61(0),
      r_Alarm_State_reg_20(3 downto 0) => r_Alarm_State_reg_79(3 downto 0),
      r_Alarm_State_reg_21(0) => r_Alarm_State_reg_80(0),
      r_Alarm_State_reg_22(3 downto 0) => r_Alarm_State_reg_81(3 downto 0),
      r_Alarm_State_reg_23(0) => r_Alarm_State_reg_82(0),
      r_Alarm_State_reg_24(3 downto 0) => r_Alarm_State_reg_83(3 downto 0),
      r_Alarm_State_reg_25(0) => r_Alarm_State_reg_84(0),
      r_Alarm_State_reg_26(2) => U_Alarm_Time_n_193,
      r_Alarm_State_reg_26(1) => U_Alarm_Time_n_194,
      r_Alarm_State_reg_26(0) => U_Alarm_Time_n_195,
      r_Alarm_State_reg_27(0) => U_Alarm_Time_n_196,
      r_Alarm_State_reg_28(0) => r_Alarm_State_reg_85(0),
      r_Alarm_State_reg_29 => U_Alarm_Time_n_351,
      r_Alarm_State_reg_3(1 downto 0) => r_Alarm_State_reg_62(1 downto 0),
      r_Alarm_State_reg_30 => U_Alarm_Time_n_352,
      r_Alarm_State_reg_31 => U_Alarm_Time_n_353,
      r_Alarm_State_reg_32 => U_Alarm_Time_n_357,
      r_Alarm_State_reg_33(0) => U_Alarm_Time_n_363,
      r_Alarm_State_reg_4(0) => r_Alarm_State_reg_63(0),
      r_Alarm_State_reg_5(2 downto 0) => r_Alarm_State_reg_64(2 downto 0),
      r_Alarm_State_reg_6(0) => r_Alarm_State_reg_65(0),
      r_Alarm_State_reg_7(2 downto 0) => r_Alarm_State_reg_66(2 downto 0),
      r_Alarm_State_reg_8(2 downto 0) => r_Alarm_State_reg_67(2 downto 0),
      r_Alarm_State_reg_9(0) => r_Alarm_State_reg_68(0),
      \r_BCD_Num_Sel_reg[0]\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_7\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_0\(0) => U_Alarm_Time_n_63,
      \r_BCD_Num_Sel_reg[0]_1\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_8\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_2\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_9\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_3\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_10\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_4\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_11\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_5\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_12\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_6\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_13\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_7\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_14\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_8\(0) => \^r_bcd_num_sel_reg[0]_15\(0),
      \r_BCD_Num_Sel_reg[1]\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_2\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_0\(3) => U_Alarm_Time_n_44,
      \r_BCD_Num_Sel_reg[1]_0\(2) => U_Alarm_Time_n_45,
      \r_BCD_Num_Sel_reg[1]_0\(1) => U_Alarm_Time_n_46,
      \r_BCD_Num_Sel_reg[1]_0\(0) => U_Alarm_Time_n_47,
      \r_BCD_Num_Sel_reg[1]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_3\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_10\(0) => U_Alarm_Time_n_125,
      \r_BCD_Num_Sel_reg[1]_11\(2) => U_Alarm_Time_n_126,
      \r_BCD_Num_Sel_reg[1]_11\(1) => U_Alarm_Time_n_127,
      \r_BCD_Num_Sel_reg[1]_11\(0) => U_Alarm_Time_n_128,
      \r_BCD_Num_Sel_reg[1]_12\(0) => \r_BCD_Num_Sel_reg[1]_11\(0),
      \r_BCD_Num_Sel_reg[1]_13\(2) => U_Alarm_Time_n_130,
      \r_BCD_Num_Sel_reg[1]_13\(1) => U_Alarm_Time_n_131,
      \r_BCD_Num_Sel_reg[1]_13\(0) => U_Alarm_Time_n_132,
      \r_BCD_Num_Sel_reg[1]_14\(0) => U_Alarm_Time_n_133,
      \r_BCD_Num_Sel_reg[1]_15\(2) => U_Alarm_Time_n_134,
      \r_BCD_Num_Sel_reg[1]_15\(1) => U_Alarm_Time_n_135,
      \r_BCD_Num_Sel_reg[1]_15\(0) => U_Alarm_Time_n_136,
      \r_BCD_Num_Sel_reg[1]_16\(0) => \r_BCD_Num_Sel_reg[1]_13\(0),
      \r_BCD_Num_Sel_reg[1]_17\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_14\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_18\(2) => U_Alarm_Time_n_197,
      \r_BCD_Num_Sel_reg[1]_18\(1) => U_Alarm_Time_n_198,
      \r_BCD_Num_Sel_reg[1]_18\(0) => U_Alarm_Time_n_199,
      \r_BCD_Num_Sel_reg[1]_19\(0) => \r_BCD_Num_Sel_reg[1]_15\(0),
      \r_BCD_Num_Sel_reg[1]_2\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_20\(0) => \r_BCD_Num_Sel_reg[1]_16\(0),
      \r_BCD_Num_Sel_reg[1]_21\(2) => U_Alarm_Time_n_205,
      \r_BCD_Num_Sel_reg[1]_21\(1) => U_Alarm_Time_n_206,
      \r_BCD_Num_Sel_reg[1]_21\(0) => U_Alarm_Time_n_207,
      \r_BCD_Num_Sel_reg[1]_22\(0) => U_Alarm_Time_n_208,
      \r_BCD_Num_Sel_reg[1]_23\(0) => \^r_bcd_num_sel_reg[1]_8\(0),
      \r_BCD_Num_Sel_reg[1]_24\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_17\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_25\(0) => \r_BCD_Num_Sel_reg[1]_18\(0),
      \r_BCD_Num_Sel_reg[1]_26\(3) => U_Alarm_Time_n_213,
      \r_BCD_Num_Sel_reg[1]_26\(2) => U_Alarm_Time_n_214,
      \r_BCD_Num_Sel_reg[1]_26\(1) => U_Alarm_Time_n_215,
      \r_BCD_Num_Sel_reg[1]_26\(0) => U_Alarm_Time_n_216,
      \r_BCD_Num_Sel_reg[1]_27\(0) => \r_BCD_Num_Sel_reg[1]_19\(0),
      \r_BCD_Num_Sel_reg[1]_28\(0) => \r_BCD_Num_Sel_reg[1]_20\(0),
      \r_BCD_Num_Sel_reg[1]_29\(0) => \r_BCD_Num_Sel_reg[1]_21\(0),
      \r_BCD_Num_Sel_reg[1]_3\ => U_Alarm_Time_n_64,
      \r_BCD_Num_Sel_reg[1]_30\(0) => \r_BCD_Num_Sel_reg[1]_22\(0),
      \r_BCD_Num_Sel_reg[1]_31\(0) => \r_BCD_Num_Sel_reg[1]_23\(0),
      \r_BCD_Num_Sel_reg[1]_32\(0) => \r_BCD_Num_Sel_reg[1]_24\(0),
      \r_BCD_Num_Sel_reg[1]_33\(2) => U_Alarm_Time_n_223,
      \r_BCD_Num_Sel_reg[1]_33\(1) => U_Alarm_Time_n_224,
      \r_BCD_Num_Sel_reg[1]_33\(0) => U_Alarm_Time_n_225,
      \r_BCD_Num_Sel_reg[1]_34\(0) => U_Alarm_Time_n_226,
      \r_BCD_Num_Sel_reg[1]_35\(0) => \^r_bcd_num_sel_reg[1]_12\(0),
      \r_BCD_Num_Sel_reg[1]_36\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_25\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_37\(0) => \r_BCD_Num_Sel_reg[1]_26\(0),
      \r_BCD_Num_Sel_reg[1]_38\(3) => U_Alarm_Time_n_231,
      \r_BCD_Num_Sel_reg[1]_38\(2) => U_Alarm_Time_n_232,
      \r_BCD_Num_Sel_reg[1]_38\(1) => U_Alarm_Time_n_233,
      \r_BCD_Num_Sel_reg[1]_38\(0) => U_Alarm_Time_n_234,
      \r_BCD_Num_Sel_reg[1]_39\(0) => \r_BCD_Num_Sel_reg[1]_27\(0),
      \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) => \^r_bcd_num_sel_reg[1]_5\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_40\(0) => \r_BCD_Num_Sel_reg[1]_28\(0),
      \r_BCD_Num_Sel_reg[1]_41\(0) => \r_BCD_Num_Sel_reg[1]_29\(0),
      \r_BCD_Num_Sel_reg[1]_42\(0) => \r_BCD_Num_Sel_reg[1]_30\(0),
      \r_BCD_Num_Sel_reg[1]_43\(2) => U_Alarm_Time_n_239,
      \r_BCD_Num_Sel_reg[1]_43\(1) => U_Alarm_Time_n_240,
      \r_BCD_Num_Sel_reg[1]_43\(0) => U_Alarm_Time_n_241,
      \r_BCD_Num_Sel_reg[1]_44\(0) => U_Alarm_Time_n_242,
      \r_BCD_Num_Sel_reg[1]_45\(3) => U_Alarm_Time_n_243,
      \r_BCD_Num_Sel_reg[1]_45\(2) => U_Alarm_Time_n_244,
      \r_BCD_Num_Sel_reg[1]_45\(1) => U_Alarm_Time_n_245,
      \r_BCD_Num_Sel_reg[1]_45\(0) => U_Alarm_Time_n_246,
      \r_BCD_Num_Sel_reg[1]_46\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_31\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_47\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_32\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_48\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_33\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_49\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_34\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_5\(0) => \^r_bcd_num_sel_reg[1]_6\(0),
      \r_BCD_Num_Sel_reg[1]_50\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_35\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_51\(3) => U_Alarm_Time_n_267,
      \r_BCD_Num_Sel_reg[1]_51\(2) => U_Alarm_Time_n_268,
      \r_BCD_Num_Sel_reg[1]_51\(1) => U_Alarm_Time_n_269,
      \r_BCD_Num_Sel_reg[1]_51\(0) => U_Alarm_Time_n_270,
      \r_BCD_Num_Sel_reg[1]_52\(3) => U_Alarm_Time_n_271,
      \r_BCD_Num_Sel_reg[1]_52\(2) => U_Alarm_Time_n_272,
      \r_BCD_Num_Sel_reg[1]_52\(1) => U_Alarm_Time_n_273,
      \r_BCD_Num_Sel_reg[1]_52\(0) => U_Alarm_Time_n_274,
      \r_BCD_Num_Sel_reg[1]_53\(3) => U_Alarm_Time_n_275,
      \r_BCD_Num_Sel_reg[1]_53\(2) => U_Alarm_Time_n_276,
      \r_BCD_Num_Sel_reg[1]_53\(1) => U_Alarm_Time_n_277,
      \r_BCD_Num_Sel_reg[1]_53\(0) => U_Alarm_Time_n_278,
      \r_BCD_Num_Sel_reg[1]_54\(3) => U_Alarm_Time_n_279,
      \r_BCD_Num_Sel_reg[1]_54\(2) => U_Alarm_Time_n_280,
      \r_BCD_Num_Sel_reg[1]_54\(1) => U_Alarm_Time_n_281,
      \r_BCD_Num_Sel_reg[1]_54\(0) => U_Alarm_Time_n_282,
      \r_BCD_Num_Sel_reg[1]_55\(3) => U_Alarm_Time_n_283,
      \r_BCD_Num_Sel_reg[1]_55\(2) => U_Alarm_Time_n_284,
      \r_BCD_Num_Sel_reg[1]_55\(1) => U_Alarm_Time_n_285,
      \r_BCD_Num_Sel_reg[1]_55\(0) => U_Alarm_Time_n_286,
      \r_BCD_Num_Sel_reg[1]_56\(1) => U_Alarm_Time_n_287,
      \r_BCD_Num_Sel_reg[1]_56\(0) => U_Alarm_Time_n_288,
      \r_BCD_Num_Sel_reg[1]_57\(3) => U_Alarm_Time_n_323,
      \r_BCD_Num_Sel_reg[1]_57\(2) => U_Alarm_Time_n_324,
      \r_BCD_Num_Sel_reg[1]_57\(1) => U_Alarm_Time_n_325,
      \r_BCD_Num_Sel_reg[1]_57\(0) => U_Alarm_Time_n_326,
      \r_BCD_Num_Sel_reg[1]_58\(0) => U_Alarm_Time_n_327,
      \r_BCD_Num_Sel_reg[1]_59\(1) => U_Alarm_Time_n_328,
      \r_BCD_Num_Sel_reg[1]_59\(0) => U_Alarm_Time_n_329,
      \r_BCD_Num_Sel_reg[1]_6\(1) => U_Alarm_Time_n_83,
      \r_BCD_Num_Sel_reg[1]_6\(0) => U_Alarm_Time_n_84,
      \r_BCD_Num_Sel_reg[1]_60\ => U_Alarm_Time_n_356,
      \r_BCD_Num_Sel_reg[1]_61\ => U_Alarm_Time_n_360,
      \r_BCD_Num_Sel_reg[1]_7\(3) => U_Alarm_Time_n_92,
      \r_BCD_Num_Sel_reg[1]_7\(2) => U_Alarm_Time_n_93,
      \r_BCD_Num_Sel_reg[1]_7\(1) => U_Alarm_Time_n_94,
      \r_BCD_Num_Sel_reg[1]_7\(0) => U_Alarm_Time_n_95,
      \r_BCD_Num_Sel_reg[1]_8\(0) => U_Alarm_Time_n_96,
      \r_BCD_Num_Sel_reg[1]_9\(0) => \^r_bcd_num_sel_reg[1]_9\(0),
      \r_BCD_Num_Sel_reg[2]\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_11\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_0\(3) => U_Alarm_Time_n_65,
      \r_BCD_Num_Sel_reg[2]_0\(2) => U_Alarm_Time_n_66,
      \r_BCD_Num_Sel_reg[2]_0\(1) => U_Alarm_Time_n_67,
      \r_BCD_Num_Sel_reg[2]_0\(0) => U_Alarm_Time_n_68,
      \r_BCD_Num_Sel_reg[2]_1\(3 downto 0) => \^r_bcd_num_sel_reg[2]_12\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_10\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_19\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_11\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_20\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_12\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_21\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_13\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_22\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_14\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_23\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_15\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_24\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_16\(0) => \^r_bcd_num_sel_reg[2]_25\(0),
      \r_BCD_Num_Sel_reg[2]_17\ => U_Alarm_Time_n_355,
      \r_BCD_Num_Sel_reg[2]_18\ => U_Alarm_Time_n_359,
      \r_BCD_Num_Sel_reg[2]_2\(3) => U_Alarm_Time_n_74,
      \r_BCD_Num_Sel_reg[2]_2\(2) => U_Alarm_Time_n_75,
      \r_BCD_Num_Sel_reg[2]_2\(1) => U_Alarm_Time_n_76,
      \r_BCD_Num_Sel_reg[2]_2\(0) => U_Alarm_Time_n_77,
      \r_BCD_Num_Sel_reg[2]_3\(0) => \r_BCD_Num_Sel_reg[2]_13\(0),
      \r_BCD_Num_Sel_reg[2]_4\(0) => U_Alarm_Time_n_152,
      \r_BCD_Num_Sel_reg[2]_5\(0) => \r_BCD_Num_Sel_reg[2]_14\(0),
      \r_BCD_Num_Sel_reg[2]_6\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_15\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_7\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_16\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_8\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_17\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_9\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_18\(3 downto 0),
      \r_BCD_Num_Sel_reg[3]\(20 downto 10) => w_Alarm_Time(31 downto 21),
      \r_BCD_Num_Sel_reg[3]\(9 downto 8) => w_Alarm_Time(19 downto 18),
      \r_BCD_Num_Sel_reg[3]\(7 downto 5) => w_Alarm_Time(16 downto 14),
      \r_BCD_Num_Sel_reg[3]\(4) => w_Alarm_Time(12),
      \r_BCD_Num_Sel_reg[3]\(3) => w_Alarm_Time(9),
      \r_BCD_Num_Sel_reg[3]\(2 downto 0) => w_Alarm_Time(4 downto 2),
      \r_BCD_Num_Sel_reg[3]_0\(0) => \^r_bcd_num_sel_reg[3]_0\(0),
      \r_BCD_Num_Sel_reg[3]_1\(2 downto 0) => \r_BCD_Num_Sel_reg[3]_1\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]_2\(0) => \r_BCD_Num_Sel_reg[3]_2\(0),
      \r_BCD_Num_Sel_reg[3]_3\(0) => \^r_bcd_num_sel_reg[3]_3\(0),
      \r_BCD_Num_Sel_reg[3]_4\(0) => \r_BCD_Num_Sel_reg[3]_5\(0),
      \r_BCD_Num_Sel_reg[3]_5\(0) => \r_BCD_Num_Sel_reg[3]_6\(0),
      \r_BCD_Num_Sel_reg[3]_6\(0) => \r_BCD_Num_Sel_reg[3]_7\(0),
      \r_BCD_Num_Sel_reg[3]_7\(3) => \^r_bcd_num_sel_reg[3]_4\(0),
      \r_BCD_Num_Sel_reg[3]_7\(2) => U_Alarm_Time_n_248,
      \r_BCD_Num_Sel_reg[3]_7\(1) => U_Alarm_Time_n_249,
      \r_BCD_Num_Sel_reg[3]_7\(0) => U_Alarm_Time_n_250,
      \r_BCD_Num_Sel_reg[3]_8\ => U_Alarm_Time_n_354,
      \r_BCD_Num_Sel_reg[3]_9\ => U_Alarm_Time_n_358,
      \r_Count_reg[0]\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[11]\(1) => U_Alarm_Time_n_332,
      \r_Count_reg[11]\(0) => U_Alarm_Time_n_333,
      \r_Count_reg[11]_0\(1) => U_Alarm_Time_n_334,
      \r_Count_reg[11]_0\(0) => U_Alarm_Time_n_335,
      \r_Count_reg[11]_1\ => U_Alarm_Time_n_336,
      \r_Count_reg[11]_2\(0) => U_Alarm_Time_n_402,
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]_2\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_3\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_4\(3 downto 0),
      \r_Count_reg[15]\ => U_Alarm_Time_n_389,
      \r_Count_reg[15]_0\ => U_Alarm_Time_n_390,
      \r_Count_reg[15]_1\ => U_Alarm_Time_n_391,
      \r_Count_reg[15]_2\(0) => U_Master_Controller_n_261,
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]_2\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_3\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_4\(3 downto 0),
      \r_Count_reg[18]\(15 downto 0) => \U_Alarm_Time_Counter/r_Count\(19 downto 4),
      \r_Count_reg[18]_0\(0) => U_Master_Controller_n_286,
      \r_Count_reg[18]_1\ => U_Master_Controller_n_265,
      \r_Count_reg[19]\(0) => U_Alarm_Time_n_394,
      \r_Count_reg[19]_0\ => U_Master_Controller_n_223,
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]_1\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_2\(3 downto 0),
      \r_Count_reg[1]_1\ => U_Time_n_378,
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]_4\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_5\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_6\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_7\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_8\(2 downto 0),
      \r_Count_reg[20]_4\(0) => U_Master_Controller_n_269,
      \r_Count_reg[20]_5\(1) => U_Master_Controller_n_221,
      \r_Count_reg[20]_5\(0) => U_Master_Controller_n_222,
      \r_Count_reg[21]\(0) => \U_Alarm_Time_Counter/r_Count1\,
      \r_Count_reg[21]_0\ => U_Master_Controller_n_267,
      \r_Count_reg[22]\(0) => \r_Count_reg[22]_1\(0),
      \r_Count_reg[22]_0\(3 downto 0) => \r_Count_reg[22]_2\(3 downto 0),
      \r_Count_reg[23]\(12 downto 0) => \U_Alarm_Time_Counter/r_Count2\(20 downto 8),
      \r_Count_reg[23]_0\(2) => U_Seven_Segment_Display_Driver_n_67,
      \r_Count_reg[23]_0\(1) => U_Seven_Segment_Display_Driver_n_68,
      \r_Count_reg[23]_0\(0) => U_Seven_Segment_Display_Driver_n_69,
      \r_Count_reg[23]_1\(3) => U_Master_Controller_n_195,
      \r_Count_reg[23]_1\(2) => U_Master_Controller_n_196,
      \r_Count_reg[23]_1\(1) => U_Master_Controller_n_197,
      \r_Count_reg[23]_1\(0) => U_Master_Controller_n_198,
      \r_Count_reg[23]_10\(3) => U_Master_Controller_n_157,
      \r_Count_reg[23]_10\(2) => U_Master_Controller_n_158,
      \r_Count_reg[23]_10\(1) => U_Master_Controller_n_159,
      \r_Count_reg[23]_10\(0) => U_Master_Controller_n_160,
      \r_Count_reg[23]_100\(2) => U_Seven_Segment_Display_Driver_n_64,
      \r_Count_reg[23]_100\(1) => U_Seven_Segment_Display_Driver_n_65,
      \r_Count_reg[23]_100\(0) => U_Seven_Segment_Display_Driver_n_66,
      \r_Count_reg[23]_101\ => U_Time_n_48,
      \r_Count_reg[23]_102\ => U_Time_n_54,
      \r_Count_reg[23]_103\ => U_Time_n_47,
      \r_Count_reg[23]_104\ => U_Time_n_49,
      \r_Count_reg[23]_105\ => U_Time_n_73,
      \r_Count_reg[23]_106\ => U_Time_n_78,
      \r_Count_reg[23]_107\ => U_Time_n_79,
      \r_Count_reg[23]_108\ => U_Time_n_85,
      \r_Count_reg[23]_109\ => U_Time_n_86,
      \r_Count_reg[23]_11\(3) => U_Master_Controller_n_161,
      \r_Count_reg[23]_11\(2) => U_Master_Controller_n_162,
      \r_Count_reg[23]_11\(1) => U_Master_Controller_n_163,
      \r_Count_reg[23]_11\(0) => U_Master_Controller_n_164,
      \r_Count_reg[23]_110\ => U_Time_n_0,
      \r_Count_reg[23]_111\ => U_Time_n_120,
      \r_Count_reg[23]_12\(3) => U_Master_Controller_n_165,
      \r_Count_reg[23]_12\(2) => U_Master_Controller_n_166,
      \r_Count_reg[23]_12\(1) => U_Master_Controller_n_167,
      \r_Count_reg[23]_12\(0) => U_Master_Controller_n_168,
      \r_Count_reg[23]_13\(3) => U_Master_Controller_n_169,
      \r_Count_reg[23]_13\(2) => U_Master_Controller_n_170,
      \r_Count_reg[23]_13\(1) => U_Master_Controller_n_171,
      \r_Count_reg[23]_13\(0) => U_Master_Controller_n_172,
      \r_Count_reg[23]_14\(3) => U_Master_Controller_n_173,
      \r_Count_reg[23]_14\(2) => U_Master_Controller_n_174,
      \r_Count_reg[23]_14\(1) => U_Master_Controller_n_175,
      \r_Count_reg[23]_14\(0) => U_Master_Controller_n_176,
      \r_Count_reg[23]_15\(3) => U_Master_Controller_n_177,
      \r_Count_reg[23]_15\(2) => U_Master_Controller_n_178,
      \r_Count_reg[23]_15\(1) => U_Master_Controller_n_179,
      \r_Count_reg[23]_15\(0) => U_Master_Controller_n_180,
      \r_Count_reg[23]_16\ => U_Master_Controller_n_224,
      \r_Count_reg[23]_17\ => U_Seven_Segment_Display_Driver_n_72,
      \r_Count_reg[23]_18\(2) => U_Master_Controller_n_199,
      \r_Count_reg[23]_18\(1) => U_Master_Controller_n_200,
      \r_Count_reg[23]_18\(0) => U_Master_Controller_n_201,
      \r_Count_reg[23]_19\(3) => U_Seven_Segment_Display_Driver_n_42,
      \r_Count_reg[23]_19\(2) => U_Seven_Segment_Display_Driver_n_43,
      \r_Count_reg[23]_19\(1) => U_Seven_Segment_Display_Driver_n_44,
      \r_Count_reg[23]_19\(0) => U_Seven_Segment_Display_Driver_n_45,
      \r_Count_reg[23]_2\(3) => U_Seven_Segment_Display_Driver_n_46,
      \r_Count_reg[23]_2\(2) => U_Seven_Segment_Display_Driver_n_47,
      \r_Count_reg[23]_2\(1) => U_Seven_Segment_Display_Driver_n_48,
      \r_Count_reg[23]_2\(0) => U_Seven_Segment_Display_Driver_n_49,
      \r_Count_reg[23]_20\(3) => U_Master_Controller_n_191,
      \r_Count_reg[23]_20\(2) => U_Master_Controller_n_192,
      \r_Count_reg[23]_20\(1) => U_Master_Controller_n_193,
      \r_Count_reg[23]_20\(0) => U_Master_Controller_n_194,
      \r_Count_reg[23]_21\(3) => U_Seven_Segment_Display_Driver_n_38,
      \r_Count_reg[23]_21\(2) => U_Seven_Segment_Display_Driver_n_39,
      \r_Count_reg[23]_21\(1) => U_Seven_Segment_Display_Driver_n_40,
      \r_Count_reg[23]_21\(0) => U_Seven_Segment_Display_Driver_n_41,
      \r_Count_reg[23]_22\(3) => U_Master_Controller_n_187,
      \r_Count_reg[23]_22\(2) => U_Master_Controller_n_188,
      \r_Count_reg[23]_22\(1) => U_Master_Controller_n_189,
      \r_Count_reg[23]_22\(0) => U_Master_Controller_n_190,
      \r_Count_reg[23]_23\ => \r_Count_reg[23]_52\,
      \r_Count_reg[23]_24\ => \r_Count_reg[23]_53\,
      \r_Count_reg[23]_25\ => \r_Count_reg[23]_54\,
      \r_Count_reg[23]_26\(2 downto 0) => \r_Count_reg[23]_55\(2 downto 0),
      \r_Count_reg[23]_27\ => \r_Count_reg[23]_56\,
      \r_Count_reg[23]_28\ => \r_Count_reg[23]_57\,
      \r_Count_reg[23]_29\ => \r_Count_reg[23]_58\,
      \r_Count_reg[23]_3\(3) => U_Seven_Segment_Display_Driver_n_53,
      \r_Count_reg[23]_3\(2) => U_Seven_Segment_Display_Driver_n_54,
      \r_Count_reg[23]_3\(1) => U_Seven_Segment_Display_Driver_n_55,
      \r_Count_reg[23]_3\(0) => U_Seven_Segment_Display_Driver_n_56,
      \r_Count_reg[23]_30\ => \r_Count_reg[23]_59\,
      \r_Count_reg[23]_31\(2 downto 0) => \r_Count_reg[23]_60\(2 downto 0),
      \r_Count_reg[23]_32\ => \r_Count_reg[23]_61\,
      \r_Count_reg[23]_33\(1 downto 0) => \r_Count_reg[23]_62\(1 downto 0),
      \r_Count_reg[23]_34\(1 downto 0) => \r_Count_reg[23]_63\(1 downto 0),
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_64\(1 downto 0),
      \r_Count_reg[23]_36\(0) => \r_Count_reg[23]_65\(0),
      \r_Count_reg[23]_37\(2 downto 0) => \r_Count_reg[23]_66\(2 downto 0),
      \r_Count_reg[23]_38\(2 downto 0) => \r_Count_reg[23]_67\(2 downto 0),
      \r_Count_reg[23]_39\(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0),
      \r_Count_reg[23]_4\(2) => U_Seven_Segment_Display_Driver_n_50,
      \r_Count_reg[23]_4\(1) => U_Seven_Segment_Display_Driver_n_51,
      \r_Count_reg[23]_4\(0) => U_Seven_Segment_Display_Driver_n_52,
      \r_Count_reg[23]_40\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_41\(2 downto 0) => \r_Count_reg[23]_70\(2 downto 0),
      \r_Count_reg[23]_42\(0) => \r_Count_reg[23]_71\(0),
      \r_Count_reg[23]_43\(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_73\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_46\(0) => \r_Count_reg[23]_75\(0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_76\(0),
      \r_Count_reg[23]_48\(1 downto 0) => \r_Count_reg[23]_77\(1 downto 0),
      \r_Count_reg[23]_49\(0) => \r_Count_reg[23]_78\(0),
      \r_Count_reg[23]_5\(3) => U_Seven_Segment_Display_Driver_n_57,
      \r_Count_reg[23]_5\(2) => U_Seven_Segment_Display_Driver_n_58,
      \r_Count_reg[23]_5\(1) => U_Seven_Segment_Display_Driver_n_59,
      \r_Count_reg[23]_5\(0) => U_Seven_Segment_Display_Driver_n_60,
      \r_Count_reg[23]_50\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0),
      \r_Count_reg[23]_52\(3 downto 0) => \r_Count_reg[23]_81\(3 downto 0),
      \r_Count_reg[23]_53\(3 downto 0) => \r_Count_reg[23]_82\(3 downto 0),
      \r_Count_reg[23]_54\(0) => \r_Count_reg[23]_83\(0),
      \r_Count_reg[23]_55\(1) => U_Master_Controller_n_101,
      \r_Count_reg[23]_55\(0) => U_Master_Controller_n_102,
      \r_Count_reg[23]_56\(0) => U_Master_Controller_n_119,
      \r_Count_reg[23]_57\(1) => U_Master_Controller_n_120,
      \r_Count_reg[23]_57\(0) => U_Master_Controller_n_121,
      \r_Count_reg[23]_58\(1) => U_Master_Controller_n_122,
      \r_Count_reg[23]_58\(0) => U_Master_Controller_n_123,
      \r_Count_reg[23]_59\(3) => U_Master_Controller_n_124,
      \r_Count_reg[23]_59\(2) => U_Master_Controller_n_125,
      \r_Count_reg[23]_59\(1) => U_Master_Controller_n_126,
      \r_Count_reg[23]_59\(0) => U_Master_Controller_n_127,
      \r_Count_reg[23]_6\(2) => U_Seven_Segment_Display_Driver_n_61,
      \r_Count_reg[23]_6\(1) => U_Seven_Segment_Display_Driver_n_62,
      \r_Count_reg[23]_6\(0) => U_Seven_Segment_Display_Driver_n_63,
      \r_Count_reg[23]_60\(3) => U_Master_Controller_n_128,
      \r_Count_reg[23]_60\(2) => U_Master_Controller_n_129,
      \r_Count_reg[23]_60\(1) => U_Master_Controller_n_130,
      \r_Count_reg[23]_60\(0) => U_Master_Controller_n_131,
      \r_Count_reg[23]_61\(1) => \^r_bcd_num_sel_reg[1]_10\,
      \r_Count_reg[23]_61\(0) => U_Master_Controller_n_116,
      \r_Count_reg[23]_62\(3) => U_Master_Controller_n_111,
      \r_Count_reg[23]_62\(2) => U_Master_Controller_n_112,
      \r_Count_reg[23]_62\(1) => U_Master_Controller_n_113,
      \r_Count_reg[23]_62\(0) => U_Master_Controller_n_114,
      \r_Count_reg[23]_63\(3 downto 0) => \r_Count_reg[23]_84\(3 downto 0),
      \r_Count_reg[23]_64\(3 downto 0) => \r_Count_reg[23]_85\(3 downto 0),
      \r_Count_reg[23]_65\(0) => \r_Count_reg[23]_86\(0),
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      \r_Count_reg[23]_68\(1 downto 0) => \r_Count_reg[23]_89\(1 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      \r_Count_reg[23]_7\ => U_Seven_Segment_Display_Driver_n_37,
      \r_Count_reg[23]_70\(1 downto 0) => \r_Count_reg[23]_91\(1 downto 0),
      \r_Count_reg[23]_71\(2 downto 0) => \r_Count_reg[23]_92\(2 downto 0),
      \r_Count_reg[23]_72\(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0),
      \r_Count_reg[23]_73\ => \r_Count_reg[23]_94\,
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_95\(3 downto 0),
      \r_Count_reg[23]_75\(3 downto 0) => \r_Count_reg[23]_96\(3 downto 0),
      \r_Count_reg[23]_76\(1 downto 0) => \r_Count_reg[23]_97\(1 downto 0),
      \r_Count_reg[23]_77\(1) => U_Master_Controller_n_107,
      \r_Count_reg[23]_77\(0) => U_Master_Controller_n_108,
      \r_Count_reg[23]_78\(1) => U_Master_Controller_n_117,
      \r_Count_reg[23]_78\(0) => U_Master_Controller_n_118,
      \r_Count_reg[23]_79\(1) => U_Master_Controller_n_105,
      \r_Count_reg[23]_79\(0) => U_Master_Controller_n_106,
      \r_Count_reg[23]_8\(3) => U_Master_Controller_n_183,
      \r_Count_reg[23]_8\(2) => U_Master_Controller_n_184,
      \r_Count_reg[23]_8\(1) => U_Master_Controller_n_185,
      \r_Count_reg[23]_8\(0) => U_Master_Controller_n_186,
      \r_Count_reg[23]_80\(0) => U_Master_Controller_n_132,
      \r_Count_reg[23]_81\(1) => U_Master_Controller_n_133,
      \r_Count_reg[23]_81\(0) => U_Master_Controller_n_134,
      \r_Count_reg[23]_82\(1) => U_Master_Controller_n_135,
      \r_Count_reg[23]_82\(0) => U_Master_Controller_n_136,
      \r_Count_reg[23]_83\(3) => U_Master_Controller_n_137,
      \r_Count_reg[23]_83\(2) => U_Master_Controller_n_138,
      \r_Count_reg[23]_83\(1) => U_Master_Controller_n_139,
      \r_Count_reg[23]_83\(0) => U_Master_Controller_n_140,
      \r_Count_reg[23]_84\(3) => U_Master_Controller_n_141,
      \r_Count_reg[23]_84\(2) => U_Master_Controller_n_142,
      \r_Count_reg[23]_84\(1) => U_Master_Controller_n_143,
      \r_Count_reg[23]_84\(0) => U_Master_Controller_n_144,
      \r_Count_reg[23]_85\(3) => U_Master_Controller_n_145,
      \r_Count_reg[23]_85\(2) => U_Master_Controller_n_146,
      \r_Count_reg[23]_85\(1) => U_Master_Controller_n_147,
      \r_Count_reg[23]_85\(0) => U_Master_Controller_n_148,
      \r_Count_reg[23]_86\(3) => U_Master_Controller_n_149,
      \r_Count_reg[23]_86\(2) => U_Master_Controller_n_150,
      \r_Count_reg[23]_86\(1) => U_Master_Controller_n_151,
      \r_Count_reg[23]_86\(0) => U_Master_Controller_n_152,
      \r_Count_reg[23]_87\(3 downto 0) => \r_Count_reg[23]_98\(3 downto 0),
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_99\(3 downto 0),
      \r_Count_reg[23]_89\(3 downto 0) => \r_Count_reg[23]_100\(3 downto 0),
      \r_Count_reg[23]_9\(1) => U_Master_Controller_n_181,
      \r_Count_reg[23]_9\(0) => U_Master_Controller_n_182,
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_101\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_102\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_103\(3 downto 0),
      \r_Count_reg[23]_93\(1 downto 0) => \r_Count_reg[23]_104\(1 downto 0),
      \r_Count_reg[23]_94\(2 downto 0) => \r_Count_reg[23]_105\(2 downto 0),
      \r_Count_reg[23]_95\(2 downto 0) => \r_Count_reg[23]_106\(2 downto 0),
      \r_Count_reg[23]_96\(0) => \r_Count_reg[23]_107\(0),
      \r_Count_reg[23]_97\(1 downto 0) => \r_Count_reg[23]_108\(1 downto 0),
      \r_Count_reg[23]_98\ => U_Time_n_121,
      \r_Count_reg[23]_99\ => U_Time_n_365,
      \r_Count_reg[2]\ => U_Time_n_376,
      \r_Count_reg[2]_0\ => U_Time_n_377,
      \r_Count_reg[3]\(0) => U_Alarm_Time_n_350,
      \r_Count_reg[3]_0\(0) => U_Alarm_Time_n_395,
      \r_Count_reg[3]_1\(0) => U_Alarm_Time_n_397,
      \r_Count_reg[3]_10\(0) => \r_Count_reg[3]_9\(0),
      \r_Count_reg[3]_2\(0) => U_Alarm_Time_n_398,
      \r_Count_reg[3]_3\(0) => U_Alarm_Time_n_399,
      \r_Count_reg[3]_4\(1) => U_Alarm_Time_n_400,
      \r_Count_reg[3]_4\(0) => U_Alarm_Time_n_401,
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_4\(1 downto 0),
      \r_Count_reg[3]_6\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_7\(2 downto 0) => \r_Count_reg[3]_6\(2 downto 0),
      \r_Count_reg[3]_8\(0) => \r_Count_reg[3]_7\(0),
      \r_Count_reg[3]_9\(3 downto 0) => \r_Count_reg[3]_8\(3 downto 0),
      \r_Count_reg[4]\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_3\(0),
      \r_Count_reg[4]_2\ => U_Time_n_118,
      \r_Count_reg[4]_3\ => U_Time_n_119,
      \r_Count_reg[4]_4\(0) => U_Master_Controller_n_225,
      \r_Count_reg[7]\(1) => U_Alarm_Time_n_392,
      \r_Count_reg[7]\(0) => U_Alarm_Time_n_393,
      \r_Count_reg[7]_0\(0) => U_Alarm_Time_n_396,
      \r_Count_reg[7]_1\(0) => U_Alarm_Time_n_403,
      \r_Count_reg[7]_2\(0) => U_Master_Controller_n_262,
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]_2\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_3\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_4\(2 downto 0),
      \r_Count_reg[8]_2\(0) => U_Master_Controller_n_287,
      \r_Segment_Count_reg[0]\ => U_Seven_Segment_Display_Driver_n_75,
      \r_Segment_Count_reg[1]\ => U_Seven_Segment_Display_Driver_n_74,
      \r_Segment_Count_reg[2]\ => U_Seven_Segment_Display_Driver_n_73,
      \r_Segment_Count_reg[31]\(0) => U_Seven_Segment_Display_Driver_n_0,
      \r_Time_State_reg[0]\ => U_Master_Controller_n_258,
      \r_Time_State_reg[0]_0\ => U_Master_Controller_n_260,
      \r_Time_State_reg[0]_1\ => U_Master_Controller_n_219,
      \r_Time_State_reg[0]_2\ => U_Time_n_379,
      \r_Time_State_reg[0]_3\ => U_Master_Controller_n_259,
      \r_Time_State_reg[0]_4\ => U_Master_Controller_n_264,
      \r_Time_State_reg[1]\(0) => U_Master_Controller_n_268,
      \r_Time_State_reg[1]_0\(0) => U_Master_Controller_n_266,
      \slv_reg3_reg[23]\(23 downto 0) => \slv_reg3_reg[23]\(23 downto 0),
      w_Alarm_Hours_Dec => w_Alarm_Hours_Dec,
      w_Alarm_Hours_Inc => w_Alarm_Hours_Inc,
      w_Alarm_Minutes_Dec => w_Alarm_Minutes_Dec,
      w_Alarm_Minutes_Inc => w_Alarm_Minutes_Inc,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Display_Sel => w_Display_Sel,
      w_Minutes(0) => w_Minutes(1),
      w_Reset_Control => w_Reset_Control,
      w_Seconds(0) => w_Seconds(1),
      w_Time(18 downto 10) => w_Time(31 downto 23),
      w_Time(9 downto 8) => w_Time(19 downto 18),
      w_Time(7 downto 6) => w_Time(16 downto 15),
      w_Time(5 downto 3) => w_Time(12 downto 10),
      w_Time(2 downto 1) => w_Time(8 downto 7),
      w_Time(0) => w_Time(3),
      w_Time_Stamp(23 downto 0) => w_Time_Stamp(23 downto 0)
    );
U_Clock_Divider_100MHz_To_5MHz: entity work.Alarm_Clock_Alarm_Clock_0_1_Clock_Divider
     port map (
      i_Clk_100MHz => i_Clk_100MHz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_5MHz_To_100Hz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized1\
     port map (
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_5MHz_To_1Hz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized2\
     port map (
      r_Clk => r_Clk,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Clock_Divider_5MHz_To_1KHz: entity work.\Alarm_Clock_Alarm_Clock_0_1_Clock_Divider__parameterized0\
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      r_Prev_Signal => r_Prev_Signal_0,
      w_Clk_1KHz => w_Clk_1KHz,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Debounce_Hours_Dec: entity work.Alarm_Clock_Alarm_Clock_0_1_Debounce
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      Q(0) => Q(6),
      i_Hours_Dec => i_Hours_Dec,
      w_Hours_Dec => w_Hours_Dec
    );
U_Debounce_Hours_Inc: entity work.Alarm_Clock_Alarm_Clock_0_1_Debounce_1
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      Q(0) => Q(5),
      i_Hours_Inc => i_Hours_Inc,
      w_Hours_Inc => w_Hours_Inc
    );
U_Debounce_Minutes_Dec: entity work.Alarm_Clock_Alarm_Clock_0_1_Debounce_2
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      Q(0) => Q(4),
      i_Minutes_Dec => i_Minutes_Dec,
      w_Minutes_Dec => w_Minutes_Dec
    );
U_Debounce_Minutes_Inc: entity work.Alarm_Clock_Alarm_Clock_0_1_Debounce_3
     port map (
      CLK => U_Clock_Divider_5MHz_To_1KHz_n_1,
      Q(0) => Q(3),
      i_Minutes_Inc => i_Minutes_Inc,
      w_Minutes_Inc => w_Minutes_Inc
    );
U_Hours_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_4
     port map (
      r_Prev_Signal => r_Prev_Signal_1,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Hours_Dec => w_Hours_Dec
    );
U_Hours_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_5
     port map (
      r_Prev_Signal => r_Prev_Signal_2,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Hours_Inc => w_Hours_Inc
    );
U_Master_Controller: entity work.Alarm_Clock_Alarm_Clock_0_1_Master_Controller
     port map (
      CO(0) => \^co\(0),
      DI(1) => U_Master_Controller_n_0,
      DI(0) => U_Master_Controller_n_1,
      O(2) => U_Time_n_101,
      O(1) => U_Time_n_102,
      O(0) => U_Time_n_103,
      Q(2) => Q(7),
      Q(1 downto 0) => Q(2 downto 1),
      S(3) => U_Time_n_370,
      S(2) => U_Alarm_Time_n_363,
      S(1) => U_Time_n_371,
      S(0) => U_Time_n_372,
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Change_Time => i_Change_Time,
      o_Alarm_On => \^o_alarm_on\,
      p_3_in(0) => \U_Alarm_Time_Counter/p_3_in\(9),
      r_Alarm_On_reg => U_Master_Controller_n_226,
      r_Alarm_State_reg_0(1) => U_Master_Controller_n_2,
      r_Alarm_State_reg_0(0) => U_Master_Controller_n_3,
      r_Alarm_State_reg_1(1) => U_Master_Controller_n_4,
      r_Alarm_State_reg_1(0) => U_Master_Controller_n_5,
      r_Alarm_State_reg_10(3) => U_Master_Controller_n_23,
      r_Alarm_State_reg_10(2) => U_Master_Controller_n_24,
      r_Alarm_State_reg_10(1) => U_Master_Controller_n_25,
      r_Alarm_State_reg_10(0) => U_Master_Controller_n_26,
      r_Alarm_State_reg_11(3) => U_Master_Controller_n_27,
      r_Alarm_State_reg_11(2) => U_Master_Controller_n_28,
      r_Alarm_State_reg_11(1) => U_Master_Controller_n_29,
      r_Alarm_State_reg_11(0) => U_Master_Controller_n_30,
      r_Alarm_State_reg_12(0) => U_Master_Controller_n_31,
      r_Alarm_State_reg_13(1) => U_Master_Controller_n_32,
      r_Alarm_State_reg_13(0) => U_Master_Controller_n_33,
      r_Alarm_State_reg_14(1) => U_Master_Controller_n_34,
      r_Alarm_State_reg_14(0) => U_Master_Controller_n_35,
      r_Alarm_State_reg_15(3) => U_Master_Controller_n_36,
      r_Alarm_State_reg_15(2) => U_Master_Controller_n_37,
      r_Alarm_State_reg_15(1) => U_Master_Controller_n_38,
      r_Alarm_State_reg_15(0) => U_Master_Controller_n_39,
      r_Alarm_State_reg_16(3) => U_Master_Controller_n_40,
      r_Alarm_State_reg_16(2) => U_Master_Controller_n_41,
      r_Alarm_State_reg_16(1) => U_Master_Controller_n_42,
      r_Alarm_State_reg_16(0) => U_Master_Controller_n_43,
      r_Alarm_State_reg_17(3) => U_Master_Controller_n_44,
      r_Alarm_State_reg_17(2) => U_Master_Controller_n_45,
      r_Alarm_State_reg_17(1) => U_Master_Controller_n_46,
      r_Alarm_State_reg_17(0) => U_Master_Controller_n_47,
      r_Alarm_State_reg_18(3) => U_Master_Controller_n_48,
      r_Alarm_State_reg_18(2) => U_Master_Controller_n_49,
      r_Alarm_State_reg_18(1) => U_Master_Controller_n_50,
      r_Alarm_State_reg_18(0) => U_Master_Controller_n_51,
      r_Alarm_State_reg_19(3) => U_Master_Controller_n_52,
      r_Alarm_State_reg_19(2) => U_Master_Controller_n_53,
      r_Alarm_State_reg_19(1) => U_Master_Controller_n_54,
      r_Alarm_State_reg_19(0) => U_Master_Controller_n_55,
      r_Alarm_State_reg_2(1) => U_Master_Controller_n_6,
      r_Alarm_State_reg_2(0) => U_Master_Controller_n_7,
      r_Alarm_State_reg_20(3) => U_Master_Controller_n_56,
      r_Alarm_State_reg_20(2) => U_Master_Controller_n_57,
      r_Alarm_State_reg_20(1) => U_Master_Controller_n_58,
      r_Alarm_State_reg_20(0) => U_Master_Controller_n_59,
      r_Alarm_State_reg_21(3) => U_Master_Controller_n_60,
      r_Alarm_State_reg_21(2) => U_Master_Controller_n_61,
      r_Alarm_State_reg_21(1) => U_Master_Controller_n_62,
      r_Alarm_State_reg_21(0) => U_Master_Controller_n_63,
      r_Alarm_State_reg_22(3) => U_Master_Controller_n_64,
      r_Alarm_State_reg_22(2) => U_Master_Controller_n_65,
      r_Alarm_State_reg_22(1) => U_Master_Controller_n_66,
      r_Alarm_State_reg_22(0) => U_Master_Controller_n_67,
      r_Alarm_State_reg_23(3) => U_Master_Controller_n_68,
      r_Alarm_State_reg_23(2) => U_Master_Controller_n_69,
      r_Alarm_State_reg_23(1) => U_Master_Controller_n_70,
      r_Alarm_State_reg_23(0) => U_Master_Controller_n_71,
      r_Alarm_State_reg_24(3) => U_Master_Controller_n_72,
      r_Alarm_State_reg_24(2) => U_Master_Controller_n_73,
      r_Alarm_State_reg_24(1) => U_Master_Controller_n_74,
      r_Alarm_State_reg_24(0) => U_Master_Controller_n_75,
      r_Alarm_State_reg_25(3) => U_Master_Controller_n_76,
      r_Alarm_State_reg_25(2) => U_Master_Controller_n_77,
      r_Alarm_State_reg_25(1) => U_Master_Controller_n_78,
      r_Alarm_State_reg_25(0) => U_Master_Controller_n_79,
      r_Alarm_State_reg_26(1) => U_Master_Controller_n_80,
      r_Alarm_State_reg_26(0) => U_Master_Controller_n_81,
      r_Alarm_State_reg_27(3) => U_Master_Controller_n_82,
      r_Alarm_State_reg_27(2) => U_Master_Controller_n_83,
      r_Alarm_State_reg_27(1) => U_Master_Controller_n_84,
      r_Alarm_State_reg_27(0) => U_Master_Controller_n_85,
      r_Alarm_State_reg_28 => U_Master_Controller_n_214,
      r_Alarm_State_reg_3(1) => U_Master_Controller_n_8,
      r_Alarm_State_reg_3(0) => U_Master_Controller_n_9,
      r_Alarm_State_reg_4(3) => U_Master_Controller_n_10,
      r_Alarm_State_reg_4(2) => U_Master_Controller_n_11,
      r_Alarm_State_reg_4(1) => U_Master_Controller_n_12,
      r_Alarm_State_reg_4(0) => U_Master_Controller_n_13,
      r_Alarm_State_reg_5(1) => \^r_alarm_state_reg_4\,
      r_Alarm_State_reg_5(0) => U_Master_Controller_n_15,
      r_Alarm_State_reg_6(1) => U_Master_Controller_n_16,
      r_Alarm_State_reg_6(0) => U_Master_Controller_n_17,
      r_Alarm_State_reg_7(0) => U_Master_Controller_n_18,
      r_Alarm_State_reg_8(1) => U_Master_Controller_n_19,
      r_Alarm_State_reg_8(0) => U_Master_Controller_n_20,
      r_Alarm_State_reg_9(1) => U_Master_Controller_n_21,
      r_Alarm_State_reg_9(0) => U_Master_Controller_n_22,
      \r_BCD_Num_Sel_reg[0]\ => U_Master_Controller_n_224,
      \r_BCD_Num_Sel_reg[1]\(3) => U_Master_Controller_n_86,
      \r_BCD_Num_Sel_reg[1]\(2) => U_Master_Controller_n_87,
      \r_BCD_Num_Sel_reg[1]\(1) => U_Master_Controller_n_88,
      \r_BCD_Num_Sel_reg[1]\(0) => U_Master_Controller_n_89,
      \r_BCD_Num_Sel_reg[1]_0\(3) => U_Master_Controller_n_90,
      \r_BCD_Num_Sel_reg[1]_0\(2) => U_Master_Controller_n_91,
      \r_BCD_Num_Sel_reg[1]_0\(1) => U_Master_Controller_n_92,
      \r_BCD_Num_Sel_reg[1]_0\(0) => U_Master_Controller_n_93,
      \r_BCD_Num_Sel_reg[1]_1\(3) => U_Master_Controller_n_94,
      \r_BCD_Num_Sel_reg[1]_1\(2) => U_Master_Controller_n_95,
      \r_BCD_Num_Sel_reg[1]_1\(1) => U_Master_Controller_n_96,
      \r_BCD_Num_Sel_reg[1]_1\(0) => U_Master_Controller_n_97,
      \r_BCD_Num_Sel_reg[1]_10\(1) => U_Master_Controller_n_117,
      \r_BCD_Num_Sel_reg[1]_10\(0) => U_Master_Controller_n_118,
      \r_BCD_Num_Sel_reg[1]_11\(0) => U_Master_Controller_n_119,
      \r_BCD_Num_Sel_reg[1]_12\(1) => U_Master_Controller_n_120,
      \r_BCD_Num_Sel_reg[1]_12\(0) => U_Master_Controller_n_121,
      \r_BCD_Num_Sel_reg[1]_13\(1) => U_Master_Controller_n_122,
      \r_BCD_Num_Sel_reg[1]_13\(0) => U_Master_Controller_n_123,
      \r_BCD_Num_Sel_reg[1]_14\(3) => U_Master_Controller_n_124,
      \r_BCD_Num_Sel_reg[1]_14\(2) => U_Master_Controller_n_125,
      \r_BCD_Num_Sel_reg[1]_14\(1) => U_Master_Controller_n_126,
      \r_BCD_Num_Sel_reg[1]_14\(0) => U_Master_Controller_n_127,
      \r_BCD_Num_Sel_reg[1]_15\(3) => U_Master_Controller_n_128,
      \r_BCD_Num_Sel_reg[1]_15\(2) => U_Master_Controller_n_129,
      \r_BCD_Num_Sel_reg[1]_15\(1) => U_Master_Controller_n_130,
      \r_BCD_Num_Sel_reg[1]_15\(0) => U_Master_Controller_n_131,
      \r_BCD_Num_Sel_reg[1]_16\(0) => U_Master_Controller_n_132,
      \r_BCD_Num_Sel_reg[1]_17\(1) => U_Master_Controller_n_133,
      \r_BCD_Num_Sel_reg[1]_17\(0) => U_Master_Controller_n_134,
      \r_BCD_Num_Sel_reg[1]_18\(1) => U_Master_Controller_n_135,
      \r_BCD_Num_Sel_reg[1]_18\(0) => U_Master_Controller_n_136,
      \r_BCD_Num_Sel_reg[1]_19\(3) => U_Master_Controller_n_137,
      \r_BCD_Num_Sel_reg[1]_19\(2) => U_Master_Controller_n_138,
      \r_BCD_Num_Sel_reg[1]_19\(1) => U_Master_Controller_n_139,
      \r_BCD_Num_Sel_reg[1]_19\(0) => U_Master_Controller_n_140,
      \r_BCD_Num_Sel_reg[1]_2\(2) => U_Master_Controller_n_98,
      \r_BCD_Num_Sel_reg[1]_2\(1) => U_Master_Controller_n_99,
      \r_BCD_Num_Sel_reg[1]_2\(0) => U_Master_Controller_n_100,
      \r_BCD_Num_Sel_reg[1]_20\(3) => U_Master_Controller_n_141,
      \r_BCD_Num_Sel_reg[1]_20\(2) => U_Master_Controller_n_142,
      \r_BCD_Num_Sel_reg[1]_20\(1) => U_Master_Controller_n_143,
      \r_BCD_Num_Sel_reg[1]_20\(0) => U_Master_Controller_n_144,
      \r_BCD_Num_Sel_reg[1]_21\(3) => U_Master_Controller_n_153,
      \r_BCD_Num_Sel_reg[1]_21\(2) => U_Master_Controller_n_154,
      \r_BCD_Num_Sel_reg[1]_21\(1) => U_Master_Controller_n_155,
      \r_BCD_Num_Sel_reg[1]_21\(0) => U_Master_Controller_n_156,
      \r_BCD_Num_Sel_reg[1]_22\(3) => U_Master_Controller_n_157,
      \r_BCD_Num_Sel_reg[1]_22\(2) => U_Master_Controller_n_158,
      \r_BCD_Num_Sel_reg[1]_22\(1) => U_Master_Controller_n_159,
      \r_BCD_Num_Sel_reg[1]_22\(0) => U_Master_Controller_n_160,
      \r_BCD_Num_Sel_reg[1]_23\(3) => U_Master_Controller_n_161,
      \r_BCD_Num_Sel_reg[1]_23\(2) => U_Master_Controller_n_162,
      \r_BCD_Num_Sel_reg[1]_23\(1) => U_Master_Controller_n_163,
      \r_BCD_Num_Sel_reg[1]_23\(0) => U_Master_Controller_n_164,
      \r_BCD_Num_Sel_reg[1]_24\(3) => U_Master_Controller_n_165,
      \r_BCD_Num_Sel_reg[1]_24\(2) => U_Master_Controller_n_166,
      \r_BCD_Num_Sel_reg[1]_24\(1) => U_Master_Controller_n_167,
      \r_BCD_Num_Sel_reg[1]_24\(0) => U_Master_Controller_n_168,
      \r_BCD_Num_Sel_reg[1]_25\(3) => U_Master_Controller_n_169,
      \r_BCD_Num_Sel_reg[1]_25\(2) => U_Master_Controller_n_170,
      \r_BCD_Num_Sel_reg[1]_25\(1) => U_Master_Controller_n_171,
      \r_BCD_Num_Sel_reg[1]_25\(0) => U_Master_Controller_n_172,
      \r_BCD_Num_Sel_reg[1]_26\(3) => U_Master_Controller_n_173,
      \r_BCD_Num_Sel_reg[1]_26\(2) => U_Master_Controller_n_174,
      \r_BCD_Num_Sel_reg[1]_26\(1) => U_Master_Controller_n_175,
      \r_BCD_Num_Sel_reg[1]_26\(0) => U_Master_Controller_n_176,
      \r_BCD_Num_Sel_reg[1]_27\(3) => U_Master_Controller_n_177,
      \r_BCD_Num_Sel_reg[1]_27\(2) => U_Master_Controller_n_178,
      \r_BCD_Num_Sel_reg[1]_27\(1) => U_Master_Controller_n_179,
      \r_BCD_Num_Sel_reg[1]_27\(0) => U_Master_Controller_n_180,
      \r_BCD_Num_Sel_reg[1]_28\(1) => U_Master_Controller_n_181,
      \r_BCD_Num_Sel_reg[1]_28\(0) => U_Master_Controller_n_182,
      \r_BCD_Num_Sel_reg[1]_29\(3) => U_Master_Controller_n_187,
      \r_BCD_Num_Sel_reg[1]_29\(2) => U_Master_Controller_n_188,
      \r_BCD_Num_Sel_reg[1]_29\(1) => U_Master_Controller_n_189,
      \r_BCD_Num_Sel_reg[1]_29\(0) => U_Master_Controller_n_190,
      \r_BCD_Num_Sel_reg[1]_3\(1) => U_Master_Controller_n_101,
      \r_BCD_Num_Sel_reg[1]_3\(0) => U_Master_Controller_n_102,
      \r_BCD_Num_Sel_reg[1]_30\(3) => U_Master_Controller_n_191,
      \r_BCD_Num_Sel_reg[1]_30\(2) => U_Master_Controller_n_192,
      \r_BCD_Num_Sel_reg[1]_30\(1) => U_Master_Controller_n_193,
      \r_BCD_Num_Sel_reg[1]_30\(0) => U_Master_Controller_n_194,
      \r_BCD_Num_Sel_reg[1]_31\(3) => U_Master_Controller_n_195,
      \r_BCD_Num_Sel_reg[1]_31\(2) => U_Master_Controller_n_196,
      \r_BCD_Num_Sel_reg[1]_31\(1) => U_Master_Controller_n_197,
      \r_BCD_Num_Sel_reg[1]_31\(0) => U_Master_Controller_n_198,
      \r_BCD_Num_Sel_reg[1]_32\(2) => U_Master_Controller_n_199,
      \r_BCD_Num_Sel_reg[1]_32\(1) => U_Master_Controller_n_200,
      \r_BCD_Num_Sel_reg[1]_32\(0) => U_Master_Controller_n_201,
      \r_BCD_Num_Sel_reg[1]_4\(1) => U_Master_Controller_n_103,
      \r_BCD_Num_Sel_reg[1]_4\(0) => U_Master_Controller_n_104,
      \r_BCD_Num_Sel_reg[1]_5\(1) => U_Master_Controller_n_105,
      \r_BCD_Num_Sel_reg[1]_5\(0) => U_Master_Controller_n_106,
      \r_BCD_Num_Sel_reg[1]_6\(1) => U_Master_Controller_n_107,
      \r_BCD_Num_Sel_reg[1]_6\(0) => U_Master_Controller_n_108,
      \r_BCD_Num_Sel_reg[1]_7\(1) => U_Master_Controller_n_109,
      \r_BCD_Num_Sel_reg[1]_7\(0) => U_Master_Controller_n_110,
      \r_BCD_Num_Sel_reg[1]_8\(3) => U_Master_Controller_n_111,
      \r_BCD_Num_Sel_reg[1]_8\(2) => U_Master_Controller_n_112,
      \r_BCD_Num_Sel_reg[1]_8\(1) => U_Master_Controller_n_113,
      \r_BCD_Num_Sel_reg[1]_8\(0) => U_Master_Controller_n_114,
      \r_BCD_Num_Sel_reg[1]_9\(1) => \^r_bcd_num_sel_reg[1]_10\,
      \r_BCD_Num_Sel_reg[1]_9\(0) => U_Master_Controller_n_116,
      \r_BCD_Num_Sel_reg[3]\(3) => U_Master_Controller_n_145,
      \r_BCD_Num_Sel_reg[3]\(2) => U_Master_Controller_n_146,
      \r_BCD_Num_Sel_reg[3]\(1) => U_Master_Controller_n_147,
      \r_BCD_Num_Sel_reg[3]\(0) => U_Master_Controller_n_148,
      \r_BCD_Num_Sel_reg[3]_0\(3) => U_Master_Controller_n_149,
      \r_BCD_Num_Sel_reg[3]_0\(2) => U_Master_Controller_n_150,
      \r_BCD_Num_Sel_reg[3]_0\(1) => U_Master_Controller_n_151,
      \r_BCD_Num_Sel_reg[3]_0\(0) => U_Master_Controller_n_152,
      \r_BCD_Num_Sel_reg[3]_1\(3) => U_Master_Controller_n_183,
      \r_BCD_Num_Sel_reg[3]_1\(2) => U_Master_Controller_n_184,
      \r_BCD_Num_Sel_reg[3]_1\(1) => U_Master_Controller_n_185,
      \r_BCD_Num_Sel_reg[3]_1\(0) => U_Master_Controller_n_186,
      r_Count(11 downto 0) => \U_Time_Counter/r_Count\(15 downto 4),
      \r_Count_reg[0]\(0) => U_Time_n_389,
      \r_Count_reg[0]_0\(0) => U_Time_n_390,
      \r_Count_reg[0]_1\(0) => U_Alarm_Time_n_395,
      \r_Count_reg[10]\ => U_Time_n_382,
      \r_Count_reg[10]_0\(1) => U_Alarm_Time_n_334,
      \r_Count_reg[10]_0\(0) => U_Alarm_Time_n_335,
      \r_Count_reg[11]\(0) => \U_Time_Counter/r_Count1\,
      \r_Count_reg[11]_0\ => U_Master_Controller_n_229,
      \r_Count_reg[11]_1\ => U_Master_Controller_n_258,
      \r_Count_reg[12]\ => U_Time_n_386,
      \r_Count_reg[12]_0\ => U_Alarm_Time_n_389,
      \r_Count_reg[13]\(0) => U_Time_n_393,
      \r_Count_reg[13]_0\(0) => U_Alarm_Time_n_398,
      \r_Count_reg[14]\(0) => U_Time_n_392,
      \r_Count_reg[14]_0\ => U_Time_n_383,
      \r_Count_reg[14]_1\ => U_Time_n_380,
      \r_Count_reg[14]_2\(0) => U_Alarm_Time_n_397,
      \r_Count_reg[14]_3\ => U_Alarm_Time_n_390,
      \r_Count_reg[14]_4\ => U_Alarm_Time_n_391,
      \r_Count_reg[15]\ => U_Master_Controller_n_210,
      \r_Count_reg[15]_0\(0) => U_Master_Controller_n_234,
      \r_Count_reg[15]_1\ => U_Master_Controller_n_235,
      \r_Count_reg[15]_2\(0) => U_Master_Controller_n_240,
      \r_Count_reg[15]_3\(0) => U_Master_Controller_n_257,
      \r_Count_reg[15]_4\ => U_Master_Controller_n_259,
      \r_Count_reg[15]_5\ => U_Master_Controller_n_260,
      \r_Count_reg[15]_6\(0) => U_Master_Controller_n_262,
      \r_Count_reg[15]_7\ => U_Master_Controller_n_264,
      \r_Count_reg[15]_8\(0) => U_Master_Controller_n_268,
      \r_Count_reg[15]_9\(0) => U_Master_Controller_n_287,
      \r_Count_reg[16]\(0) => U_Time_n_395,
      \r_Count_reg[16]_0\(0) => U_Time_n_387,
      \r_Count_reg[16]_1\(0) => U_Alarm_Time_n_394,
      \r_Count_reg[18]\(1) => U_Alarm_Time_n_400,
      \r_Count_reg[18]\(0) => U_Alarm_Time_n_401,
      \r_Count_reg[19]\(0) => U_Master_Controller_n_237,
      \r_Count_reg[19]_0\ => U_Master_Controller_n_238,
      \r_Count_reg[19]_1\ => U_Master_Controller_n_239,
      \r_Count_reg[19]_2\(0) => U_Master_Controller_n_254,
      \r_Count_reg[19]_3\(1) => U_Master_Controller_n_255,
      \r_Count_reg[19]_3\(0) => U_Master_Controller_n_256,
      \r_Count_reg[19]_4\(15 downto 0) => \U_Alarm_Time_Counter/r_Count\(19 downto 4),
      \r_Count_reg[20]\(17 downto 0) => w_Alarm_Time_Stamp(20 downto 3),
      \r_Count_reg[21]\(12 downto 0) => \U_Time_Counter/r_Count2\(20 downto 8),
      \r_Count_reg[21]_0\(0) => U_Alarm_Time_n_350,
      \r_Count_reg[21]_1\(12 downto 0) => \U_Alarm_Time_Counter/r_Count2\(20 downto 8),
      \r_Count_reg[21]_2\(1) => U_Time_n_384,
      \r_Count_reg[21]_2\(0) => U_Time_n_385,
      \r_Count_reg[21]_3\ => U_Alarm_Time_n_336,
      \r_Count_reg[21]_4\(1) => U_Alarm_Time_n_392,
      \r_Count_reg[21]_4\(0) => U_Alarm_Time_n_393,
      \r_Count_reg[22]\(0) => U_Time_n_364,
      \r_Count_reg[22]_0\ => U_Time_n_381,
      \r_Count_reg[23]\(1) => U_Master_Controller_n_207,
      \r_Count_reg[23]\(0) => U_Master_Controller_n_208,
      \r_Count_reg[23]_0\ => U_Master_Controller_n_209,
      \r_Count_reg[23]_1\(1) => U_Master_Controller_n_221,
      \r_Count_reg[23]_1\(0) => U_Master_Controller_n_222,
      \r_Count_reg[23]_10\(2) => U_Time_n_373,
      \r_Count_reg[23]_10\(1) => U_Time_n_374,
      \r_Count_reg[23]_10\(0) => U_Time_n_375,
      \r_Count_reg[23]_11\(2) => U_Time_n_222,
      \r_Count_reg[23]_11\(1) => U_Time_n_223,
      \r_Count_reg[23]_11\(0) => U_Time_n_224,
      \r_Count_reg[23]_12\(2) => U_Time_n_214,
      \r_Count_reg[23]_12\(1) => U_Time_n_215,
      \r_Count_reg[23]_12\(0) => U_Time_n_216,
      \r_Count_reg[23]_13\(2) => U_Time_n_256,
      \r_Count_reg[23]_13\(1) => U_Time_n_257,
      \r_Count_reg[23]_13\(0) => U_Time_n_258,
      \r_Count_reg[23]_14\(2) => U_Time_n_240,
      \r_Count_reg[23]_14\(1) => U_Time_n_241,
      \r_Count_reg[23]_14\(0) => U_Time_n_242,
      \r_Count_reg[23]_15\(3) => U_Time_n_50,
      \r_Count_reg[23]_15\(2) => U_Time_n_51,
      \r_Count_reg[23]_15\(1) => U_Time_n_52,
      \r_Count_reg[23]_15\(0) => U_Time_n_53,
      \r_Count_reg[23]_16\(1) => U_Time_n_345,
      \r_Count_reg[23]_16\(0) => U_Time_n_346,
      \r_Count_reg[23]_17\(3) => U_Time_n_340,
      \r_Count_reg[23]_17\(2) => U_Time_n_341,
      \r_Count_reg[23]_17\(1) => U_Time_n_342,
      \r_Count_reg[23]_17\(0) => U_Time_n_343,
      \r_Count_reg[23]_18\(0) => \^r_alarm_state_reg_1\(0),
      \r_Count_reg[23]_19\(0) => \^r_alarm_state_reg_2\(0),
      \r_Count_reg[23]_2\ => U_Master_Controller_n_223,
      \r_Count_reg[23]_20\(3) => U_Time_n_105,
      \r_Count_reg[23]_20\(2) => U_Time_n_106,
      \r_Count_reg[23]_20\(1) => U_Time_n_107,
      \r_Count_reg[23]_20\(0) => U_Time_n_108,
      \r_Count_reg[23]_21\(3) => U_Time_n_284,
      \r_Count_reg[23]_21\(2) => U_Time_n_285,
      \r_Count_reg[23]_21\(1) => U_Time_n_286,
      \r_Count_reg[23]_21\(0) => U_Time_n_287,
      \r_Count_reg[23]_22\(3) => U_Time_n_288,
      \r_Count_reg[23]_22\(2) => U_Time_n_289,
      \r_Count_reg[23]_22\(1) => U_Time_n_290,
      \r_Count_reg[23]_22\(0) => U_Time_n_291,
      \r_Count_reg[23]_23\(3) => U_Time_n_292,
      \r_Count_reg[23]_23\(2) => U_Time_n_293,
      \r_Count_reg[23]_23\(1) => U_Time_n_294,
      \r_Count_reg[23]_23\(0) => U_Time_n_295,
      \r_Count_reg[23]_24\(3) => U_Time_n_296,
      \r_Count_reg[23]_24\(2) => U_Time_n_297,
      \r_Count_reg[23]_24\(1) => U_Time_n_298,
      \r_Count_reg[23]_24\(0) => U_Time_n_299,
      \r_Count_reg[23]_25\(3) => U_Time_n_300,
      \r_Count_reg[23]_25\(2) => U_Time_n_301,
      \r_Count_reg[23]_25\(1) => U_Time_n_302,
      \r_Count_reg[23]_25\(0) => U_Time_n_303,
      \r_Count_reg[23]_26\(1) => U_Time_n_304,
      \r_Count_reg[23]_26\(0) => U_Time_n_305,
      \r_Count_reg[23]_27\(0) => U_Time_n_225,
      \r_Count_reg[23]_28\(0) => U_Time_n_142,
      \r_Count_reg[23]_29\(2) => U_Time_n_143,
      \r_Count_reg[23]_29\(1) => U_Time_n_144,
      \r_Count_reg[23]_29\(0) => U_Time_n_145,
      \r_Count_reg[23]_3\(0) => U_Master_Controller_n_230,
      \r_Count_reg[23]_30\(3) => U_Time_n_230,
      \r_Count_reg[23]_30\(2) => U_Time_n_231,
      \r_Count_reg[23]_30\(1) => U_Time_n_232,
      \r_Count_reg[23]_30\(0) => U_Time_n_233,
      \r_Count_reg[23]_31\(0) => U_Time_n_259,
      \r_Count_reg[23]_32\(0) => U_Time_n_243,
      \r_Count_reg[23]_33\(2) => U_Time_n_147,
      \r_Count_reg[23]_33\(1) => U_Time_n_148,
      \r_Count_reg[23]_33\(0) => U_Time_n_149,
      \r_Count_reg[23]_34\(0) => U_Time_n_150,
      \r_Count_reg[23]_35\(2) => U_Time_n_151,
      \r_Count_reg[23]_35\(1) => U_Time_n_152,
      \r_Count_reg[23]_35\(0) => U_Time_n_153,
      \r_Count_reg[23]_36\(0) => \^r_alarm_state_reg_12\(0),
      \r_Count_reg[23]_37\(3) => U_Time_n_248,
      \r_Count_reg[23]_37\(2) => U_Time_n_249,
      \r_Count_reg[23]_37\(1) => U_Time_n_250,
      \r_Count_reg[23]_37\(0) => U_Time_n_251,
      \r_Count_reg[23]_38\(3) => U_Time_n_260,
      \r_Count_reg[23]_38\(2) => U_Time_n_261,
      \r_Count_reg[23]_38\(1) => U_Time_n_262,
      \r_Count_reg[23]_38\(0) => U_Time_n_263,
      \r_Count_reg[23]_39\(3) => \^r_alarm_state_reg_14\(0),
      \r_Count_reg[23]_39\(2) => U_Time_n_265,
      \r_Count_reg[23]_39\(1) => U_Time_n_266,
      \r_Count_reg[23]_39\(0) => U_Time_n_267,
      \r_Count_reg[23]_4\ => U_Master_Controller_n_236,
      \r_Count_reg[23]_40\(0) => \^r_alarm_state_reg_13\(0),
      \r_Count_reg[23]_41\(0) => U_Time_n_109,
      \r_Count_reg[23]_42\(2) => U_Alarm_Time_n_88,
      \r_Count_reg[23]_42\(1) => U_Alarm_Time_n_89,
      \r_Count_reg[23]_42\(0) => U_Alarm_Time_n_90,
      \r_Count_reg[23]_43\(2) => U_Alarm_Time_n_205,
      \r_Count_reg[23]_43\(1) => U_Alarm_Time_n_206,
      \r_Count_reg[23]_43\(0) => U_Alarm_Time_n_207,
      \r_Count_reg[23]_44\(2) => U_Alarm_Time_n_197,
      \r_Count_reg[23]_44\(1) => U_Alarm_Time_n_198,
      \r_Count_reg[23]_44\(0) => U_Alarm_Time_n_199,
      \r_Count_reg[23]_45\(2) => U_Alarm_Time_n_239,
      \r_Count_reg[23]_45\(1) => U_Alarm_Time_n_240,
      \r_Count_reg[23]_45\(0) => U_Alarm_Time_n_241,
      \r_Count_reg[23]_46\(2) => U_Alarm_Time_n_223,
      \r_Count_reg[23]_46\(1) => U_Alarm_Time_n_224,
      \r_Count_reg[23]_46\(0) => U_Alarm_Time_n_225,
      \r_Count_reg[23]_47\(3) => U_Alarm_Time_n_44,
      \r_Count_reg[23]_47\(2) => U_Alarm_Time_n_45,
      \r_Count_reg[23]_47\(1) => U_Alarm_Time_n_46,
      \r_Count_reg[23]_47\(0) => U_Alarm_Time_n_47,
      \r_Count_reg[23]_48\(1) => U_Alarm_Time_n_328,
      \r_Count_reg[23]_48\(0) => U_Alarm_Time_n_329,
      \r_Count_reg[23]_49\(3) => U_Alarm_Time_n_323,
      \r_Count_reg[23]_49\(2) => U_Alarm_Time_n_324,
      \r_Count_reg[23]_49\(1) => U_Alarm_Time_n_325,
      \r_Count_reg[23]_49\(0) => U_Alarm_Time_n_326,
      \r_Count_reg[23]_5\(0) => U_Master_Controller_n_261,
      \r_Count_reg[23]_50\(0) => \^r_bcd_num_sel_reg[1]_7\(0),
      \r_Count_reg[23]_51\(0) => \^r_bcd_num_sel_reg[1]_8\(0),
      \r_Count_reg[23]_52\(0) => \^r_bcd_num_sel_reg[1]_9\(0),
      \r_Count_reg[23]_53\(3) => U_Alarm_Time_n_92,
      \r_Count_reg[23]_53\(2) => U_Alarm_Time_n_93,
      \r_Count_reg[23]_53\(1) => U_Alarm_Time_n_94,
      \r_Count_reg[23]_53\(0) => U_Alarm_Time_n_95,
      \r_Count_reg[23]_54\(3) => U_Alarm_Time_n_267,
      \r_Count_reg[23]_54\(2) => U_Alarm_Time_n_268,
      \r_Count_reg[23]_54\(1) => U_Alarm_Time_n_269,
      \r_Count_reg[23]_54\(0) => U_Alarm_Time_n_270,
      \r_Count_reg[23]_55\(3) => U_Alarm_Time_n_271,
      \r_Count_reg[23]_55\(2) => U_Alarm_Time_n_272,
      \r_Count_reg[23]_55\(1) => U_Alarm_Time_n_273,
      \r_Count_reg[23]_55\(0) => U_Alarm_Time_n_274,
      \r_Count_reg[23]_56\(3) => U_Alarm_Time_n_275,
      \r_Count_reg[23]_56\(2) => U_Alarm_Time_n_276,
      \r_Count_reg[23]_56\(1) => U_Alarm_Time_n_277,
      \r_Count_reg[23]_56\(0) => U_Alarm_Time_n_278,
      \r_Count_reg[23]_57\(3) => U_Alarm_Time_n_279,
      \r_Count_reg[23]_57\(2) => U_Alarm_Time_n_280,
      \r_Count_reg[23]_57\(1) => U_Alarm_Time_n_281,
      \r_Count_reg[23]_57\(0) => U_Alarm_Time_n_282,
      \r_Count_reg[23]_58\(3) => U_Alarm_Time_n_283,
      \r_Count_reg[23]_58\(2) => U_Alarm_Time_n_284,
      \r_Count_reg[23]_58\(1) => U_Alarm_Time_n_285,
      \r_Count_reg[23]_58\(0) => U_Alarm_Time_n_286,
      \r_Count_reg[23]_59\(1) => U_Alarm_Time_n_287,
      \r_Count_reg[23]_59\(0) => U_Alarm_Time_n_288,
      \r_Count_reg[23]_6\ => U_Master_Controller_n_265,
      \r_Count_reg[23]_60\(0) => U_Alarm_Time_n_208,
      \r_Count_reg[23]_61\(0) => U_Alarm_Time_n_125,
      \r_Count_reg[23]_62\(2) => U_Alarm_Time_n_126,
      \r_Count_reg[23]_62\(1) => U_Alarm_Time_n_127,
      \r_Count_reg[23]_62\(0) => U_Alarm_Time_n_128,
      \r_Count_reg[23]_63\(3) => U_Alarm_Time_n_213,
      \r_Count_reg[23]_63\(2) => U_Alarm_Time_n_214,
      \r_Count_reg[23]_63\(1) => U_Alarm_Time_n_215,
      \r_Count_reg[23]_63\(0) => U_Alarm_Time_n_216,
      \r_Count_reg[23]_64\(0) => U_Alarm_Time_n_242,
      \r_Count_reg[23]_65\(0) => U_Alarm_Time_n_226,
      \r_Count_reg[23]_66\(2) => U_Alarm_Time_n_130,
      \r_Count_reg[23]_66\(1) => U_Alarm_Time_n_131,
      \r_Count_reg[23]_66\(0) => U_Alarm_Time_n_132,
      \r_Count_reg[23]_67\(0) => U_Alarm_Time_n_133,
      \r_Count_reg[23]_68\(2) => U_Alarm_Time_n_134,
      \r_Count_reg[23]_68\(1) => U_Alarm_Time_n_135,
      \r_Count_reg[23]_68\(0) => U_Alarm_Time_n_136,
      \r_Count_reg[23]_69\(0) => \^r_bcd_num_sel_reg[1]_12\(0),
      \r_Count_reg[23]_7\ => U_Master_Controller_n_267,
      \r_Count_reg[23]_70\(3) => U_Alarm_Time_n_231,
      \r_Count_reg[23]_70\(2) => U_Alarm_Time_n_232,
      \r_Count_reg[23]_70\(1) => U_Alarm_Time_n_233,
      \r_Count_reg[23]_70\(0) => U_Alarm_Time_n_234,
      \r_Count_reg[23]_71\(3) => U_Alarm_Time_n_243,
      \r_Count_reg[23]_71\(2) => U_Alarm_Time_n_244,
      \r_Count_reg[23]_71\(1) => U_Alarm_Time_n_245,
      \r_Count_reg[23]_71\(0) => U_Alarm_Time_n_246,
      \r_Count_reg[23]_72\(3) => \^r_bcd_num_sel_reg[3]_4\(0),
      \r_Count_reg[23]_72\(2) => U_Alarm_Time_n_248,
      \r_Count_reg[23]_72\(1) => U_Alarm_Time_n_249,
      \r_Count_reg[23]_72\(0) => U_Alarm_Time_n_250,
      \r_Count_reg[23]_73\(0) => \^r_bcd_num_sel_reg[3]_3\(0),
      \r_Count_reg[23]_74\(0) => U_Alarm_Time_n_96,
      \r_Count_reg[23]_75\(3 downto 0) => \^r_alarm_state_reg\(3 downto 0),
      \r_Count_reg[23]_76\(0) => \^r_alarm_state_reg_17\(0),
      \r_Count_reg[23]_77\(0) => \^r_alarm_state_reg_0\(0),
      \r_Count_reg[23]_78\(3 downto 0) => \^r_bcd_num_sel_reg[1]_5\(3 downto 0),
      \r_Count_reg[23]_79\(0) => \^r_bcd_num_sel_reg[0]_15\(0),
      \r_Count_reg[23]_8\(0) => U_Master_Controller_n_286,
      \r_Count_reg[23]_80\(0) => \^r_bcd_num_sel_reg[1]_6\(0),
      \r_Count_reg[23]_81\(0) => U_Time_n_344,
      \r_Count_reg[23]_82\(0) => U_Alarm_Time_n_327,
      \r_Count_reg[23]_9\(3) => U_Time_n_366,
      \r_Count_reg[23]_9\(2) => U_Time_n_367,
      \r_Count_reg[23]_9\(1) => U_Time_n_368,
      \r_Count_reg[23]_9\(0) => U_Time_n_369,
      \r_Count_reg[2]\(0) => U_Time_n_391,
      \r_Count_reg[2]_0\(0) => U_Alarm_Time_n_396,
      \r_Count_reg[3]\(0) => U_Master_Controller_n_211,
      \r_Count_reg[3]_0\(0) => U_Master_Controller_n_225,
      \r_Count_reg[3]_1\(0) => U_Master_Controller_n_241,
      \r_Count_reg[3]_2\(0) => U_Master_Controller_n_266,
      \r_Count_reg[3]_3\(0) => U_Master_Controller_n_269,
      \r_Count_reg[3]_4\(0) => U_Time_n_388,
      \r_Count_reg[3]_5\(0) => U_Alarm_Time_n_403,
      \r_Count_reg[4]\(0) => U_Time_n_394,
      \r_Count_reg[4]_0\(0) => U_Time_n_396,
      \r_Count_reg[4]_1\(0) => U_Alarm_Time_n_399,
      \r_Count_reg[7]\ => U_Master_Controller_n_219,
      \r_Count_reg[7]_0\(0) => \U_Alarm_Time_Counter/r_Count1\,
      \r_Count_reg[7]_1\(0) => U_Master_Controller_n_227,
      \r_Count_reg[7]_2\ => U_Master_Controller_n_231,
      \r_Count_reg[7]_3\(0) => \U_Time_Counter/r_Count2\(4),
      \r_Count_reg[7]_4\ => U_Master_Controller_n_233,
      \r_Count_reg[7]_5\(1) => U_Time_n_349,
      \r_Count_reg[7]_5\(0) => U_Time_n_350,
      \r_Count_reg[7]_6\(1) => U_Alarm_Time_n_332,
      \r_Count_reg[7]_6\(0) => U_Alarm_Time_n_333,
      \r_Count_reg[9]\(0) => U_Alarm_Time_n_402,
      r_Prev_Signal => r_Prev_Signal,
      r_Prev_Signal_0 => r_Prev_Signal_4,
      r_Prev_Signal_1 => r_Prev_Signal_3,
      r_Prev_Signal_2 => r_Prev_Signal_2,
      r_Prev_Signal_3 => r_Prev_Signal_1,
      r_Time_State(1 downto 0) => r_Time_State(1 downto 0),
      w_Alarm_Hours_Dec => w_Alarm_Hours_Dec,
      w_Alarm_Hours_Inc => w_Alarm_Hours_Inc,
      w_Alarm_Minutes_Dec => w_Alarm_Minutes_Dec,
      w_Alarm_Minutes_Inc => w_Alarm_Minutes_Inc,
      w_Clk_100Hz => w_Clk_100Hz,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Display_Sel => w_Display_Sel,
      w_Hours_Dec => w_Hours_Dec,
      w_Hours_Inc => w_Hours_Inc,
      w_Minutes_Dec => w_Minutes_Dec,
      w_Minutes_Inc => w_Minutes_Inc,
      w_Time_Hours_Dec => w_Time_Hours_Dec,
      w_Time_Hours_Inc => w_Time_Hours_Inc,
      w_Time_Minutes_Dec => w_Time_Minutes_Dec,
      w_Time_Minutes_Inc => w_Time_Minutes_Inc,
      w_Time_Stamp(17 downto 1) => w_Time_Stamp(20 downto 4),
      w_Time_Stamp(0) => w_Time_Stamp(0)
    );
U_Minutes_Dec_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_6
     port map (
      r_Prev_Signal => r_Prev_Signal_3,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Minutes_Dec => w_Minutes_Dec
    );
U_Minutes_Inc_Pulse_Generator: entity work.Alarm_Clock_Alarm_Clock_0_1_Pulse_Generator_7
     port map (
      r_Prev_Signal => r_Prev_Signal_4,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Minutes_Inc => w_Minutes_Inc
    );
U_Seven_Segment_Display_Driver: entity work.Alarm_Clock_Alarm_Clock_0_1_Seven_Segment_Display_Driver
     port map (
      CO(0) => U_Time_n_347,
      D(0) => U_Alarm_Time_n_361,
      O(0) => U_Time_n_71,
      Q(0) => Q(0),
      i_Reset => i_Reset,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      r_Alarm_State_reg => U_Seven_Segment_Display_Driver_n_4,
      r_Alarm_State_reg_0(2) => U_Seven_Segment_Display_Driver_n_31,
      r_Alarm_State_reg_0(1) => U_Seven_Segment_Display_Driver_n_32,
      r_Alarm_State_reg_0(0) => U_Seven_Segment_Display_Driver_n_33,
      r_Alarm_State_reg_1 => U_Seven_Segment_Display_Driver_n_37,
      r_Alarm_State_reg_2(2) => U_Seven_Segment_Display_Driver_n_64,
      r_Alarm_State_reg_2(1) => U_Seven_Segment_Display_Driver_n_65,
      r_Alarm_State_reg_2(0) => U_Seven_Segment_Display_Driver_n_66,
      \r_BCD_Num_Sel_reg[1]\(0) => U_Seven_Segment_Display_Driver_n_0,
      \r_BCD_Num_Sel_reg[1]_0\ => U_Seven_Segment_Display_Driver_n_1,
      \r_BCD_Num_Sel_reg[1]_1\ => U_Seven_Segment_Display_Driver_n_2,
      \r_BCD_Num_Sel_reg[1]_10\ => U_Seven_Segment_Display_Driver_n_70,
      \r_BCD_Num_Sel_reg[1]_11\ => U_Seven_Segment_Display_Driver_n_71,
      \r_BCD_Num_Sel_reg[1]_2\ => U_Seven_Segment_Display_Driver_n_3,
      \r_BCD_Num_Sel_reg[1]_3\(3) => U_Seven_Segment_Display_Driver_n_5,
      \r_BCD_Num_Sel_reg[1]_3\(2) => U_Seven_Segment_Display_Driver_n_6,
      \r_BCD_Num_Sel_reg[1]_3\(1) => U_Seven_Segment_Display_Driver_n_7,
      \r_BCD_Num_Sel_reg[1]_3\(0) => U_Seven_Segment_Display_Driver_n_8,
      \r_BCD_Num_Sel_reg[1]_4\(3) => U_Seven_Segment_Display_Driver_n_9,
      \r_BCD_Num_Sel_reg[1]_4\(2) => U_Seven_Segment_Display_Driver_n_10,
      \r_BCD_Num_Sel_reg[1]_4\(1) => U_Seven_Segment_Display_Driver_n_11,
      \r_BCD_Num_Sel_reg[1]_4\(0) => U_Seven_Segment_Display_Driver_n_12,
      \r_BCD_Num_Sel_reg[1]_5\(3) => U_Seven_Segment_Display_Driver_n_13,
      \r_BCD_Num_Sel_reg[1]_5\(2) => U_Seven_Segment_Display_Driver_n_14,
      \r_BCD_Num_Sel_reg[1]_5\(1) => U_Seven_Segment_Display_Driver_n_15,
      \r_BCD_Num_Sel_reg[1]_5\(0) => U_Seven_Segment_Display_Driver_n_16,
      \r_BCD_Num_Sel_reg[1]_6\(2) => U_Seven_Segment_Display_Driver_n_17,
      \r_BCD_Num_Sel_reg[1]_6\(1) => U_Seven_Segment_Display_Driver_n_18,
      \r_BCD_Num_Sel_reg[1]_6\(0) => U_Seven_Segment_Display_Driver_n_19,
      \r_BCD_Num_Sel_reg[1]_7\(3) => U_Seven_Segment_Display_Driver_n_20,
      \r_BCD_Num_Sel_reg[1]_7\(2) => U_Seven_Segment_Display_Driver_n_21,
      \r_BCD_Num_Sel_reg[1]_7\(1) => U_Seven_Segment_Display_Driver_n_22,
      \r_BCD_Num_Sel_reg[1]_7\(0) => U_Seven_Segment_Display_Driver_n_23,
      \r_BCD_Num_Sel_reg[1]_8\(2) => U_Seven_Segment_Display_Driver_n_28,
      \r_BCD_Num_Sel_reg[1]_8\(1) => U_Seven_Segment_Display_Driver_n_29,
      \r_BCD_Num_Sel_reg[1]_8\(0) => U_Seven_Segment_Display_Driver_n_30,
      \r_BCD_Num_Sel_reg[1]_9\(2) => U_Seven_Segment_Display_Driver_n_61,
      \r_BCD_Num_Sel_reg[1]_9\(1) => U_Seven_Segment_Display_Driver_n_62,
      \r_BCD_Num_Sel_reg[1]_9\(0) => U_Seven_Segment_Display_Driver_n_63,
      \r_BCD_Num_Sel_reg[2]\(3) => U_Seven_Segment_Display_Driver_n_24,
      \r_BCD_Num_Sel_reg[2]\(2) => U_Seven_Segment_Display_Driver_n_25,
      \r_BCD_Num_Sel_reg[2]\(1) => U_Seven_Segment_Display_Driver_n_26,
      \r_BCD_Num_Sel_reg[2]\(0) => U_Seven_Segment_Display_Driver_n_27,
      \r_BCD_Num_Sel_reg[2]_0\(3) => U_Seven_Segment_Display_Driver_n_38,
      \r_BCD_Num_Sel_reg[2]_0\(2) => U_Seven_Segment_Display_Driver_n_39,
      \r_BCD_Num_Sel_reg[2]_0\(1) => U_Seven_Segment_Display_Driver_n_40,
      \r_BCD_Num_Sel_reg[2]_0\(0) => U_Seven_Segment_Display_Driver_n_41,
      \r_BCD_Num_Sel_reg[2]_1\(3) => U_Seven_Segment_Display_Driver_n_42,
      \r_BCD_Num_Sel_reg[2]_1\(2) => U_Seven_Segment_Display_Driver_n_43,
      \r_BCD_Num_Sel_reg[2]_1\(1) => U_Seven_Segment_Display_Driver_n_44,
      \r_BCD_Num_Sel_reg[2]_1\(0) => U_Seven_Segment_Display_Driver_n_45,
      \r_BCD_Num_Sel_reg[2]_2\(3) => U_Seven_Segment_Display_Driver_n_46,
      \r_BCD_Num_Sel_reg[2]_2\(2) => U_Seven_Segment_Display_Driver_n_47,
      \r_BCD_Num_Sel_reg[2]_2\(1) => U_Seven_Segment_Display_Driver_n_48,
      \r_BCD_Num_Sel_reg[2]_2\(0) => U_Seven_Segment_Display_Driver_n_49,
      \r_BCD_Num_Sel_reg[2]_3\(2) => U_Seven_Segment_Display_Driver_n_50,
      \r_BCD_Num_Sel_reg[2]_3\(1) => U_Seven_Segment_Display_Driver_n_51,
      \r_BCD_Num_Sel_reg[2]_3\(0) => U_Seven_Segment_Display_Driver_n_52,
      \r_BCD_Num_Sel_reg[2]_4\(3) => U_Seven_Segment_Display_Driver_n_53,
      \r_BCD_Num_Sel_reg[2]_4\(2) => U_Seven_Segment_Display_Driver_n_54,
      \r_BCD_Num_Sel_reg[2]_4\(1) => U_Seven_Segment_Display_Driver_n_55,
      \r_BCD_Num_Sel_reg[2]_4\(0) => U_Seven_Segment_Display_Driver_n_56,
      \r_BCD_Num_Sel_reg[2]_5\ => U_Seven_Segment_Display_Driver_n_72,
      \r_BCD_Num_Sel_reg[3]\(2) => U_Seven_Segment_Display_Driver_n_34,
      \r_BCD_Num_Sel_reg[3]\(1) => U_Seven_Segment_Display_Driver_n_35,
      \r_BCD_Num_Sel_reg[3]\(0) => U_Seven_Segment_Display_Driver_n_36,
      \r_BCD_Num_Sel_reg[3]_0\(3) => U_Seven_Segment_Display_Driver_n_57,
      \r_BCD_Num_Sel_reg[3]_0\(2) => U_Seven_Segment_Display_Driver_n_58,
      \r_BCD_Num_Sel_reg[3]_0\(1) => U_Seven_Segment_Display_Driver_n_59,
      \r_BCD_Num_Sel_reg[3]_0\(0) => U_Seven_Segment_Display_Driver_n_60,
      \r_BCD_Num_Sel_reg[3]_1\(2) => U_Seven_Segment_Display_Driver_n_67,
      \r_BCD_Num_Sel_reg[3]_1\(1) => U_Seven_Segment_Display_Driver_n_68,
      \r_BCD_Num_Sel_reg[3]_1\(0) => U_Seven_Segment_Display_Driver_n_69,
      \r_Count_reg[23]\(3) => U_Time_n_74,
      \r_Count_reg[23]\(2) => U_Time_n_75,
      \r_Count_reg[23]\(1) => U_Time_n_76,
      \r_Count_reg[23]\(0) => U_Time_n_77,
      \r_Count_reg[23]_0\(1) => U_Time_n_96,
      \r_Count_reg[23]_0\(0) => U_Time_n_97,
      \r_Count_reg[23]_1\(3) => U_Time_n_87,
      \r_Count_reg[23]_1\(2) => U_Time_n_88,
      \r_Count_reg[23]_1\(1) => U_Time_n_89,
      \r_Count_reg[23]_1\(0) => U_Time_n_90,
      \r_Count_reg[23]_10\(3) => U_Alarm_Time_n_65,
      \r_Count_reg[23]_10\(2) => U_Alarm_Time_n_66,
      \r_Count_reg[23]_10\(1) => U_Alarm_Time_n_67,
      \r_Count_reg[23]_10\(0) => U_Alarm_Time_n_68,
      \r_Count_reg[23]_11\(1) => U_Alarm_Time_n_83,
      \r_Count_reg[23]_11\(0) => U_Alarm_Time_n_84,
      \r_Count_reg[23]_12\(3) => U_Alarm_Time_n_74,
      \r_Count_reg[23]_12\(2) => U_Alarm_Time_n_75,
      \r_Count_reg[23]_12\(1) => U_Alarm_Time_n_76,
      \r_Count_reg[23]_12\(0) => U_Alarm_Time_n_77,
      \r_Count_reg[23]_13\(2) => U_Alarm_Time_n_193,
      \r_Count_reg[23]_13\(1) => U_Alarm_Time_n_194,
      \r_Count_reg[23]_13\(0) => U_Alarm_Time_n_195,
      \r_Count_reg[23]_14\(0) => U_Alarm_Time_n_196,
      \r_Count_reg[23]_15\(0) => U_Alarm_Time_n_96,
      \r_Count_reg[23]_16\(0) => U_Alarm_Time_n_91,
      \r_Count_reg[23]_17\(2) => U_Alarm_Time_n_85,
      \r_Count_reg[23]_17\(1) => U_Alarm_Time_n_86,
      \r_Count_reg[23]_17\(0) => U_Alarm_Time_n_87,
      \r_Count_reg[23]_18\(3 downto 0) => \^r_bcd_num_sel_reg[2]_12\(3 downto 0),
      \r_Count_reg[23]_19\(0) => \^r_bcd_num_sel_reg[2]_25\(0),
      \r_Count_reg[23]_2\(2) => U_Time_n_210,
      \r_Count_reg[23]_2\(1) => U_Time_n_211,
      \r_Count_reg[23]_2\(0) => U_Time_n_212,
      \r_Count_reg[23]_20\(0) => \^r_bcd_num_sel_reg[3]_0\(0),
      \r_Count_reg[23]_21\(0) => U_Time_n_169,
      \r_Count_reg[23]_22\(0) => U_Alarm_Time_n_152,
      \r_Count_reg[23]_23\(1) => U_Time_n_52,
      \r_Count_reg[23]_23\(0) => U_Time_n_53,
      \r_Count_reg[23]_24\(1) => U_Alarm_Time_n_46,
      \r_Count_reg[23]_24\(0) => U_Alarm_Time_n_47,
      \r_Count_reg[23]_3\(0) => U_Time_n_213,
      \r_Count_reg[23]_4\(0) => U_Time_n_109,
      \r_Count_reg[23]_5\(3) => U_Time_n_80,
      \r_Count_reg[23]_5\(2) => U_Time_n_81,
      \r_Count_reg[23]_5\(1) => U_Time_n_82,
      \r_Count_reg[23]_5\(0) => U_Time_n_83,
      \r_Count_reg[23]_6\(0) => U_Time_n_84,
      \r_Count_reg[23]_7\(0) => U_Time_n_104,
      \r_Count_reg[23]_8\(2) => U_Time_n_98,
      \r_Count_reg[23]_8\(1) => U_Time_n_99,
      \r_Count_reg[23]_8\(0) => U_Time_n_100,
      \r_Count_reg[23]_9\(0) => U_Alarm_Time_n_63,
      \r_Segment_Count_reg[0]\ => U_Seven_Segment_Display_Driver_n_75,
      \r_Segment_Count_reg[1]\ => U_Alarm_Time_n_354,
      \r_Segment_Count_reg[1]_0\ => U_Alarm_Time_n_358,
      \r_Segment_Count_reg[1]_1\ => U_Alarm_Time_n_355,
      \r_Segment_Count_reg[1]_2\ => U_Alarm_Time_n_359,
      \r_Segment_Count_reg[1]_3\ => U_Alarm_Time_n_356,
      \r_Segment_Count_reg[1]_4\ => U_Alarm_Time_n_360,
      \r_Segment_Count_reg[4]\ => U_Seven_Segment_Display_Driver_n_73,
      \r_Segment_Count_reg[4]_0\ => U_Seven_Segment_Display_Driver_n_74,
      w_Clk_5MHz => w_Clk_5MHz
    );
U_Time: entity work.Alarm_Clock_Alarm_Clock_0_1_Time
     port map (
      CO(0) => \^co\(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(2 downto 0) => O(2 downto 0),
      S(0) => S(0),
      r_Alarm_State_reg => U_Time_n_0,
      r_Alarm_State_reg_0(18 downto 10) => w_Time(31 downto 23),
      r_Alarm_State_reg_0(9 downto 8) => w_Time(19 downto 18),
      r_Alarm_State_reg_0(7 downto 6) => w_Time(16 downto 15),
      r_Alarm_State_reg_0(5 downto 3) => w_Time(12 downto 10),
      r_Alarm_State_reg_0(2 downto 1) => w_Time(8 downto 7),
      r_Alarm_State_reg_0(0) => w_Time(3),
      r_Alarm_State_reg_1(3 downto 0) => \^r_alarm_state_reg\(3 downto 0),
      r_Alarm_State_reg_10(1 downto 0) => r_Alarm_State_reg_6(1 downto 0),
      r_Alarm_State_reg_11(0) => r_Alarm_State_reg_7(0),
      r_Alarm_State_reg_12(2 downto 0) => r_Alarm_State_reg_8(2 downto 0),
      r_Alarm_State_reg_13(0) => r_Alarm_State_reg_9(0),
      r_Alarm_State_reg_14(2 downto 0) => r_Alarm_State_reg_10(2 downto 0),
      r_Alarm_State_reg_15(0) => \^r_alarm_state_reg_2\(0),
      r_Alarm_State_reg_16(0) => U_Time_n_142,
      r_Alarm_State_reg_17(2) => U_Time_n_143,
      r_Alarm_State_reg_17(1) => U_Time_n_144,
      r_Alarm_State_reg_17(0) => U_Time_n_145,
      r_Alarm_State_reg_18(0) => r_Alarm_State_reg_11(0),
      r_Alarm_State_reg_19(2) => U_Time_n_147,
      r_Alarm_State_reg_19(1) => U_Time_n_148,
      r_Alarm_State_reg_19(0) => U_Time_n_149,
      r_Alarm_State_reg_2(0) => \^r_alarm_state_reg_0\(0),
      r_Alarm_State_reg_20(0) => U_Time_n_150,
      r_Alarm_State_reg_21(2) => U_Time_n_151,
      r_Alarm_State_reg_21(1) => U_Time_n_152,
      r_Alarm_State_reg_21(0) => U_Time_n_153,
      r_Alarm_State_reg_22(0) => \^r_alarm_state_reg_13\(0),
      r_Alarm_State_reg_23(0) => r_Alarm_State_reg_15(0),
      r_Alarm_State_reg_24(3 downto 0) => r_Alarm_State_reg_16(3 downto 0),
      r_Alarm_State_reg_25(0) => \^r_alarm_state_reg_17\(0),
      r_Alarm_State_reg_26(2 downto 0) => r_Alarm_State_reg_18(2 downto 0),
      r_Alarm_State_reg_27(0) => r_Alarm_State_reg_19(0),
      r_Alarm_State_reg_28(0) => r_Alarm_State_reg_20(0),
      r_Alarm_State_reg_29(3 downto 0) => r_Alarm_State_reg_21(3 downto 0),
      r_Alarm_State_reg_3(2) => U_Time_n_98,
      r_Alarm_State_reg_3(1) => U_Time_n_99,
      r_Alarm_State_reg_3(0) => U_Time_n_100,
      r_Alarm_State_reg_30(0) => r_Alarm_State_reg_22(0),
      r_Alarm_State_reg_31(0) => r_Alarm_State_reg_23(0),
      r_Alarm_State_reg_32(2 downto 0) => r_Alarm_State_reg_24(2 downto 0),
      r_Alarm_State_reg_33(3 downto 0) => r_Alarm_State_reg_25(3 downto 0),
      r_Alarm_State_reg_34(0) => r_Alarm_State_reg_26(0),
      r_Alarm_State_reg_35(2 downto 0) => r_Alarm_State_reg_27(2 downto 0),
      r_Alarm_State_reg_36(0) => r_Alarm_State_reg_28(0),
      r_Alarm_State_reg_37(0) => r_Alarm_State_reg_29(0),
      r_Alarm_State_reg_38(3 downto 0) => r_Alarm_State_reg_30(3 downto 0),
      r_Alarm_State_reg_39(0) => r_Alarm_State_reg_31(0),
      r_Alarm_State_reg_4(2) => U_Time_n_101,
      r_Alarm_State_reg_4(1) => U_Time_n_102,
      r_Alarm_State_reg_4(0) => U_Time_n_103,
      r_Alarm_State_reg_40(3 downto 0) => r_Alarm_State_reg_32(3 downto 0),
      r_Alarm_State_reg_41(0) => r_Alarm_State_reg_33(0),
      r_Alarm_State_reg_42(3 downto 0) => r_Alarm_State_reg_34(3 downto 0),
      r_Alarm_State_reg_43(0) => r_Alarm_State_reg_35(0),
      r_Alarm_State_reg_44(2) => U_Time_n_210,
      r_Alarm_State_reg_44(1) => U_Time_n_211,
      r_Alarm_State_reg_44(0) => U_Time_n_212,
      r_Alarm_State_reg_45(0) => U_Time_n_213,
      r_Alarm_State_reg_46(2) => U_Time_n_214,
      r_Alarm_State_reg_46(1) => U_Time_n_215,
      r_Alarm_State_reg_46(0) => U_Time_n_216,
      r_Alarm_State_reg_47(0) => r_Alarm_State_reg_36(0),
      r_Alarm_State_reg_48(0) => r_Alarm_State_reg_37(0),
      r_Alarm_State_reg_49(0) => r_Alarm_State_reg_38(0),
      r_Alarm_State_reg_5(0) => U_Time_n_104,
      r_Alarm_State_reg_50(0) => r_Alarm_State_reg_39(0),
      r_Alarm_State_reg_51(0) => r_Alarm_State_reg_40(0),
      r_Alarm_State_reg_52(2) => U_Time_n_222,
      r_Alarm_State_reg_52(1) => U_Time_n_223,
      r_Alarm_State_reg_52(0) => U_Time_n_224,
      r_Alarm_State_reg_53(0) => U_Time_n_225,
      r_Alarm_State_reg_54(0) => \^r_alarm_state_reg_1\(0),
      r_Alarm_State_reg_55(1 downto 0) => r_Alarm_State_reg_41(1 downto 0),
      r_Alarm_State_reg_56(0) => r_Alarm_State_reg_42(0),
      r_Alarm_State_reg_57(3) => U_Time_n_230,
      r_Alarm_State_reg_57(2) => U_Time_n_231,
      r_Alarm_State_reg_57(1) => U_Time_n_232,
      r_Alarm_State_reg_57(0) => U_Time_n_233,
      r_Alarm_State_reg_58(0) => r_Alarm_State_reg_43(0),
      r_Alarm_State_reg_59(0) => r_Alarm_State_reg_44(0),
      r_Alarm_State_reg_6(3) => U_Time_n_105,
      r_Alarm_State_reg_6(2) => U_Time_n_106,
      r_Alarm_State_reg_6(1) => U_Time_n_107,
      r_Alarm_State_reg_6(0) => U_Time_n_108,
      r_Alarm_State_reg_60(0) => r_Alarm_State_reg_45(0),
      r_Alarm_State_reg_61(0) => r_Alarm_State_reg_46(0),
      r_Alarm_State_reg_62(0) => r_Alarm_State_reg_47(0),
      r_Alarm_State_reg_63(0) => r_Alarm_State_reg_48(0),
      r_Alarm_State_reg_64(2) => U_Time_n_240,
      r_Alarm_State_reg_64(1) => U_Time_n_241,
      r_Alarm_State_reg_64(0) => U_Time_n_242,
      r_Alarm_State_reg_65(0) => U_Time_n_243,
      r_Alarm_State_reg_66(0) => \^r_alarm_state_reg_12\(0),
      r_Alarm_State_reg_67(1 downto 0) => r_Alarm_State_reg_49(1 downto 0),
      r_Alarm_State_reg_68(0) => r_Alarm_State_reg_50(0),
      r_Alarm_State_reg_69(3) => U_Time_n_248,
      r_Alarm_State_reg_69(2) => U_Time_n_249,
      r_Alarm_State_reg_69(1) => U_Time_n_250,
      r_Alarm_State_reg_69(0) => U_Time_n_251,
      r_Alarm_State_reg_7 => U_Time_n_121,
      r_Alarm_State_reg_70(0) => r_Alarm_State_reg_51(0),
      r_Alarm_State_reg_71(0) => r_Alarm_State_reg_52(0),
      r_Alarm_State_reg_72(0) => r_Alarm_State_reg_53(0),
      r_Alarm_State_reg_73(0) => r_Alarm_State_reg_54(0),
      r_Alarm_State_reg_74(2) => U_Time_n_256,
      r_Alarm_State_reg_74(1) => U_Time_n_257,
      r_Alarm_State_reg_74(0) => U_Time_n_258,
      r_Alarm_State_reg_75(0) => U_Time_n_259,
      r_Alarm_State_reg_76(3) => U_Time_n_260,
      r_Alarm_State_reg_76(2) => U_Time_n_261,
      r_Alarm_State_reg_76(1) => U_Time_n_262,
      r_Alarm_State_reg_76(0) => U_Time_n_263,
      r_Alarm_State_reg_77(3) => \^r_alarm_state_reg_14\(0),
      r_Alarm_State_reg_77(2) => U_Time_n_265,
      r_Alarm_State_reg_77(1) => U_Time_n_266,
      r_Alarm_State_reg_77(0) => U_Time_n_267,
      r_Alarm_State_reg_78(3 downto 0) => r_Alarm_State_reg_55(3 downto 0),
      r_Alarm_State_reg_79(3 downto 0) => r_Alarm_State_reg_56(3 downto 0),
      r_Alarm_State_reg_8(0) => r_Alarm_State_reg_3(0),
      r_Alarm_State_reg_80(3 downto 0) => r_Alarm_State_reg_57(3 downto 0),
      r_Alarm_State_reg_81(1 downto 0) => r_Alarm_State_reg_58(1 downto 0),
      r_Alarm_State_reg_82(1 downto 0) => r_Alarm_State_reg_59(1 downto 0),
      r_Alarm_State_reg_83(3) => U_Time_n_284,
      r_Alarm_State_reg_83(2) => U_Time_n_285,
      r_Alarm_State_reg_83(1) => U_Time_n_286,
      r_Alarm_State_reg_83(0) => U_Time_n_287,
      r_Alarm_State_reg_84(3) => U_Time_n_288,
      r_Alarm_State_reg_84(2) => U_Time_n_289,
      r_Alarm_State_reg_84(1) => U_Time_n_290,
      r_Alarm_State_reg_84(0) => U_Time_n_291,
      r_Alarm_State_reg_85(3) => U_Time_n_292,
      r_Alarm_State_reg_85(2) => U_Time_n_293,
      r_Alarm_State_reg_85(1) => U_Time_n_294,
      r_Alarm_State_reg_85(0) => U_Time_n_295,
      r_Alarm_State_reg_86(3) => U_Time_n_296,
      r_Alarm_State_reg_86(2) => U_Time_n_297,
      r_Alarm_State_reg_86(1) => U_Time_n_298,
      r_Alarm_State_reg_86(0) => U_Time_n_299,
      r_Alarm_State_reg_87(3) => U_Time_n_300,
      r_Alarm_State_reg_87(2) => U_Time_n_301,
      r_Alarm_State_reg_87(1) => U_Time_n_302,
      r_Alarm_State_reg_87(0) => U_Time_n_303,
      r_Alarm_State_reg_88(1) => U_Time_n_304,
      r_Alarm_State_reg_88(0) => U_Time_n_305,
      r_Alarm_State_reg_89(0) => r_Alarm_State_reg_60(0),
      r_Alarm_State_reg_9(0) => r_Alarm_State_reg_5(0),
      r_Alarm_State_reg_90 => U_Time_n_365,
      r_Alarm_State_reg_91(3) => U_Time_n_366,
      r_Alarm_State_reg_91(2) => U_Time_n_367,
      r_Alarm_State_reg_91(1) => U_Time_n_368,
      r_Alarm_State_reg_91(0) => U_Time_n_369,
      r_Alarm_State_reg_92(2) => U_Time_n_370,
      r_Alarm_State_reg_92(1) => U_Time_n_371,
      r_Alarm_State_reg_92(0) => U_Time_n_372,
      r_Alarm_State_reg_93(2) => U_Time_n_373,
      r_Alarm_State_reg_93(1) => U_Time_n_374,
      r_Alarm_State_reg_93(0) => U_Time_n_375,
      \r_BCD_Num_Sel_reg[0]\(0) => w_Seconds(1),
      \r_BCD_Num_Sel_reg[0]_0\(2 downto 0) => \r_BCD_Num_Sel_reg[0]\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_1\(0) => U_Time_n_71,
      \r_BCD_Num_Sel_reg[0]_2\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_0\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_3\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_1\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_4\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_2\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_5\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_6\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_4\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_5\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_8\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_9\ => U_Time_n_378,
      \r_BCD_Num_Sel_reg[1]\ => U_Time_n_47,
      \r_BCD_Num_Sel_reg[1]_0\ => U_Time_n_49,
      \r_BCD_Num_Sel_reg[1]_1\(3) => U_Time_n_50,
      \r_BCD_Num_Sel_reg[1]_1\(2) => U_Time_n_51,
      \r_BCD_Num_Sel_reg[1]_1\(1) => U_Time_n_52,
      \r_BCD_Num_Sel_reg[1]_1\(0) => U_Time_n_53,
      \r_BCD_Num_Sel_reg[1]_10\(3) => U_Time_n_80,
      \r_BCD_Num_Sel_reg[1]_10\(2) => U_Time_n_81,
      \r_BCD_Num_Sel_reg[1]_10\(1) => U_Time_n_82,
      \r_BCD_Num_Sel_reg[1]_10\(0) => U_Time_n_83,
      \r_BCD_Num_Sel_reg[1]_11\(0) => U_Time_n_84,
      \r_BCD_Num_Sel_reg[1]_12\(3) => U_Time_n_87,
      \r_BCD_Num_Sel_reg[1]_12\(2) => U_Time_n_88,
      \r_BCD_Num_Sel_reg[1]_12\(1) => U_Time_n_89,
      \r_BCD_Num_Sel_reg[1]_12\(0) => U_Time_n_90,
      \r_BCD_Num_Sel_reg[1]_13\(1) => U_Time_n_96,
      \r_BCD_Num_Sel_reg[1]_13\(0) => U_Time_n_97,
      \r_BCD_Num_Sel_reg[1]_14\(0) => U_Time_n_109,
      \r_BCD_Num_Sel_reg[1]_15\(0) => U_Time_n_169,
      \r_BCD_Num_Sel_reg[1]_16\(3) => U_Time_n_340,
      \r_BCD_Num_Sel_reg[1]_16\(2) => U_Time_n_341,
      \r_BCD_Num_Sel_reg[1]_16\(1) => U_Time_n_342,
      \r_BCD_Num_Sel_reg[1]_16\(0) => U_Time_n_343,
      \r_BCD_Num_Sel_reg[1]_17\(0) => U_Time_n_344,
      \r_BCD_Num_Sel_reg[1]_18\(1) => U_Time_n_345,
      \r_BCD_Num_Sel_reg[1]_18\(0) => U_Time_n_346,
      \r_BCD_Num_Sel_reg[1]_19\(0) => U_Time_n_347,
      \r_BCD_Num_Sel_reg[1]_2\(3 downto 0) => \r_BCD_Num_Sel_reg[1]\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_20\ => U_Time_n_377,
      \r_BCD_Num_Sel_reg[1]_3\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_0\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_5\(0) => w_Minutes(1),
      \r_BCD_Num_Sel_reg[1]_6\ => U_Time_n_73,
      \r_BCD_Num_Sel_reg[1]_7\(3) => U_Time_n_74,
      \r_BCD_Num_Sel_reg[1]_7\(2) => U_Time_n_75,
      \r_BCD_Num_Sel_reg[1]_7\(1) => U_Time_n_76,
      \r_BCD_Num_Sel_reg[1]_7\(0) => U_Time_n_77,
      \r_BCD_Num_Sel_reg[1]_8\ => U_Time_n_78,
      \r_BCD_Num_Sel_reg[1]_9\ => U_Time_n_79,
      \r_BCD_Num_Sel_reg[2]\ => U_Time_n_54,
      \r_BCD_Num_Sel_reg[2]_0\ => U_Time_n_85,
      \r_BCD_Num_Sel_reg[2]_1\ => U_Time_n_86,
      \r_BCD_Num_Sel_reg[2]_10\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_11\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_5\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_12\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_13\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_14\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_8\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_15\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_9\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_16\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_10\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_17\ => U_Time_n_376,
      \r_BCD_Num_Sel_reg[2]_18\ => U_Time_n_379,
      \r_BCD_Num_Sel_reg[2]_2\ => U_Time_n_118,
      \r_BCD_Num_Sel_reg[2]_3\ => U_Time_n_119,
      \r_BCD_Num_Sel_reg[2]_4\ => U_Time_n_120,
      \r_BCD_Num_Sel_reg[2]_5\(0) => \r_BCD_Num_Sel_reg[2]\(0),
      \r_BCD_Num_Sel_reg[2]_6\(0) => \r_BCD_Num_Sel_reg[2]_0\(0),
      \r_BCD_Num_Sel_reg[2]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_8\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_2\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_9\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]\ => U_Time_n_48,
      \r_BCD_Num_Sel_reg[3]_0\(2 downto 0) => \r_BCD_Num_Sel_reg[3]\(2 downto 0),
      \r_Count_reg[0]\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_0\(0) => \U_Time_Counter/r_Count2\(4),
      \r_Count_reg[0]_1\(0) => U_Master_Controller_n_227,
      \r_Count_reg[0]_2\(0) => U_Master_Controller_n_240,
      \r_Count_reg[0]_3\(0) => U_Master_Controller_n_211,
      \r_Count_reg[11]\(1) => U_Time_n_349,
      \r_Count_reg[11]\(0) => U_Time_n_350,
      \r_Count_reg[11]_0\ => U_Time_n_382,
      \r_Count_reg[11]_1\(1) => U_Time_n_384,
      \r_Count_reg[11]_1\(0) => U_Time_n_385,
      \r_Count_reg[11]_2\(0) => U_Time_n_389,
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[14]\(11 downto 0) => \U_Time_Counter/r_Count\(15 downto 4),
      \r_Count_reg[14]_0\(0) => U_Master_Controller_n_254,
      \r_Count_reg[15]\ => U_Time_n_383,
      \r_Count_reg[15]_0\ => U_Time_n_386,
      \r_Count_reg[15]_1\(0) => U_Master_Controller_n_230,
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[16]_2\ => U_Master_Controller_n_239,
      \r_Count_reg[18]\(0) => U_Master_Controller_n_241,
      \r_Count_reg[18]_0\(0) => U_Master_Controller_n_237,
      \r_Count_reg[18]_1\(1) => U_Master_Controller_n_255,
      \r_Count_reg[18]_1\(0) => U_Master_Controller_n_256,
      \r_Count_reg[18]_2\ => U_Master_Controller_n_236,
      \r_Count_reg[19]\ => U_Time_n_380,
      \r_Count_reg[19]_0\ => U_Time_n_381,
      \r_Count_reg[19]_1\(0) => U_Time_n_387,
      \r_Count_reg[19]_2\ => U_Master_Controller_n_209,
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[1]_1\(1 downto 0) => w_Alarm_Time_Stamp(1 downto 0),
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[20]_4\(1) => U_Master_Controller_n_207,
      \r_Count_reg[20]_4\(0) => U_Master_Controller_n_208,
      \r_Count_reg[21]\(0) => \U_Time_Counter/r_Count1\,
      \r_Count_reg[22]\(0) => \r_Count_reg[22]\(0),
      \r_Count_reg[22]_0\(3 downto 0) => \r_Count_reg[22]_0\(3 downto 0),
      \r_Count_reg[23]\(12 downto 0) => \U_Time_Counter/r_Count2\(20 downto 8),
      \r_Count_reg[23]_0\(3) => U_Master_Controller_n_52,
      \r_Count_reg[23]_0\(2) => U_Master_Controller_n_53,
      \r_Count_reg[23]_0\(1) => U_Master_Controller_n_54,
      \r_Count_reg[23]_0\(0) => U_Master_Controller_n_55,
      \r_Count_reg[23]_1\(2) => U_Seven_Segment_Display_Driver_n_34,
      \r_Count_reg[23]_1\(1) => U_Seven_Segment_Display_Driver_n_35,
      \r_Count_reg[23]_1\(0) => U_Seven_Segment_Display_Driver_n_36,
      \r_Count_reg[23]_10\(3) => U_Master_Controller_n_82,
      \r_Count_reg[23]_10\(2) => U_Master_Controller_n_83,
      \r_Count_reg[23]_10\(1) => U_Master_Controller_n_84,
      \r_Count_reg[23]_10\(0) => U_Master_Controller_n_85,
      \r_Count_reg[23]_100\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_101\(2) => U_Seven_Segment_Display_Driver_n_31,
      \r_Count_reg[23]_101\(1) => U_Seven_Segment_Display_Driver_n_32,
      \r_Count_reg[23]_101\(0) => U_Seven_Segment_Display_Driver_n_33,
      \r_Count_reg[23]_102\(20 downto 10) => w_Alarm_Time(31 downto 21),
      \r_Count_reg[23]_102\(9 downto 8) => w_Alarm_Time(19 downto 18),
      \r_Count_reg[23]_102\(7 downto 5) => w_Alarm_Time(16 downto 14),
      \r_Count_reg[23]_102\(4) => w_Alarm_Time(12),
      \r_Count_reg[23]_102\(3) => w_Alarm_Time(9),
      \r_Count_reg[23]_102\(2 downto 0) => w_Alarm_Time(4 downto 2),
      \r_Count_reg[23]_103\ => U_Alarm_Time_n_352,
      \r_Count_reg[23]_104\ => U_Alarm_Time_n_351,
      \r_Count_reg[23]_105\ => U_Alarm_Time_n_357,
      \r_Count_reg[23]_106\ => U_Alarm_Time_n_64,
      \r_Count_reg[23]_107\ => U_Alarm_Time_n_353,
      \r_Count_reg[23]_11\(1) => U_Master_Controller_n_80,
      \r_Count_reg[23]_11\(0) => U_Master_Controller_n_81,
      \r_Count_reg[23]_12\(3) => U_Master_Controller_n_56,
      \r_Count_reg[23]_12\(2) => U_Master_Controller_n_57,
      \r_Count_reg[23]_12\(1) => U_Master_Controller_n_58,
      \r_Count_reg[23]_12\(0) => U_Master_Controller_n_59,
      \r_Count_reg[23]_13\(3) => U_Master_Controller_n_60,
      \r_Count_reg[23]_13\(2) => U_Master_Controller_n_61,
      \r_Count_reg[23]_13\(1) => U_Master_Controller_n_62,
      \r_Count_reg[23]_13\(0) => U_Master_Controller_n_63,
      \r_Count_reg[23]_14\(3) => U_Master_Controller_n_64,
      \r_Count_reg[23]_14\(2) => U_Master_Controller_n_65,
      \r_Count_reg[23]_14\(1) => U_Master_Controller_n_66,
      \r_Count_reg[23]_14\(0) => U_Master_Controller_n_67,
      \r_Count_reg[23]_15\(3) => U_Master_Controller_n_68,
      \r_Count_reg[23]_15\(2) => U_Master_Controller_n_69,
      \r_Count_reg[23]_15\(1) => U_Master_Controller_n_70,
      \r_Count_reg[23]_15\(0) => U_Master_Controller_n_71,
      \r_Count_reg[23]_16\(3) => U_Master_Controller_n_72,
      \r_Count_reg[23]_16\(2) => U_Master_Controller_n_73,
      \r_Count_reg[23]_16\(1) => U_Master_Controller_n_74,
      \r_Count_reg[23]_16\(0) => U_Master_Controller_n_75,
      \r_Count_reg[23]_17\(3) => U_Master_Controller_n_76,
      \r_Count_reg[23]_17\(2) => U_Master_Controller_n_77,
      \r_Count_reg[23]_17\(1) => U_Master_Controller_n_78,
      \r_Count_reg[23]_17\(0) => U_Master_Controller_n_79,
      \r_Count_reg[23]_18\ => U_Master_Controller_n_214,
      \r_Count_reg[23]_19\(2) => U_Master_Controller_n_98,
      \r_Count_reg[23]_19\(1) => U_Master_Controller_n_99,
      \r_Count_reg[23]_19\(0) => U_Master_Controller_n_100,
      \r_Count_reg[23]_2\(3) => U_Master_Controller_n_94,
      \r_Count_reg[23]_2\(2) => U_Master_Controller_n_95,
      \r_Count_reg[23]_2\(1) => U_Master_Controller_n_96,
      \r_Count_reg[23]_2\(0) => U_Master_Controller_n_97,
      \r_Count_reg[23]_20\(3) => U_Seven_Segment_Display_Driver_n_9,
      \r_Count_reg[23]_20\(2) => U_Seven_Segment_Display_Driver_n_10,
      \r_Count_reg[23]_20\(1) => U_Seven_Segment_Display_Driver_n_11,
      \r_Count_reg[23]_20\(0) => U_Seven_Segment_Display_Driver_n_12,
      \r_Count_reg[23]_21\(3) => U_Master_Controller_n_90,
      \r_Count_reg[23]_21\(2) => U_Master_Controller_n_91,
      \r_Count_reg[23]_21\(1) => U_Master_Controller_n_92,
      \r_Count_reg[23]_21\(0) => U_Master_Controller_n_93,
      \r_Count_reg[23]_22\(3) => U_Seven_Segment_Display_Driver_n_5,
      \r_Count_reg[23]_22\(2) => U_Seven_Segment_Display_Driver_n_6,
      \r_Count_reg[23]_22\(1) => U_Seven_Segment_Display_Driver_n_7,
      \r_Count_reg[23]_22\(0) => U_Seven_Segment_Display_Driver_n_8,
      \r_Count_reg[23]_23\(3) => U_Master_Controller_n_86,
      \r_Count_reg[23]_23\(2) => U_Master_Controller_n_87,
      \r_Count_reg[23]_23\(1) => U_Master_Controller_n_88,
      \r_Count_reg[23]_23\(0) => U_Master_Controller_n_89,
      \r_Count_reg[23]_24\ => \r_Count_reg[23]\,
      \r_Count_reg[23]_25\ => \r_Count_reg[23]_0\,
      \r_Count_reg[23]_26\ => \r_Count_reg[23]_1\,
      \r_Count_reg[23]_27\(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      \r_Count_reg[23]_28\ => U_Seven_Segment_Display_Driver_n_3,
      \r_Count_reg[23]_29\ => U_Seven_Segment_Display_Driver_n_2,
      \r_Count_reg[23]_3\(3) => U_Seven_Segment_Display_Driver_n_13,
      \r_Count_reg[23]_3\(2) => U_Seven_Segment_Display_Driver_n_14,
      \r_Count_reg[23]_3\(1) => U_Seven_Segment_Display_Driver_n_15,
      \r_Count_reg[23]_3\(0) => U_Seven_Segment_Display_Driver_n_16,
      \r_Count_reg[23]_30\ => U_Seven_Segment_Display_Driver_n_70,
      \r_Count_reg[23]_31\ => \r_Count_reg[23]_3\,
      \r_Count_reg[23]_32\(2 downto 0) => \r_Count_reg[23]_4\(2 downto 0),
      \r_Count_reg[23]_33\ => U_Seven_Segment_Display_Driver_n_1,
      \r_Count_reg[23]_34\(1 downto 0) => \r_Count_reg[23]_5\(1 downto 0),
      \r_Count_reg[23]_35\(1 downto 0) => \r_Count_reg[23]_6\(1 downto 0),
      \r_Count_reg[23]_36\(1 downto 0) => \r_Count_reg[23]_7\(1 downto 0),
      \r_Count_reg[23]_37\(0) => \r_Count_reg[23]_8\(0),
      \r_Count_reg[23]_38\(2 downto 0) => \r_Count_reg[23]_9\(2 downto 0),
      \r_Count_reg[23]_39\(2 downto 0) => \r_Count_reg[23]_10\(2 downto 0),
      \r_Count_reg[23]_4\(3) => U_Seven_Segment_Display_Driver_n_20,
      \r_Count_reg[23]_4\(2) => U_Seven_Segment_Display_Driver_n_21,
      \r_Count_reg[23]_4\(1) => U_Seven_Segment_Display_Driver_n_22,
      \r_Count_reg[23]_4\(0) => U_Seven_Segment_Display_Driver_n_23,
      \r_Count_reg[23]_40\(3 downto 0) => \r_Count_reg[23]_11\(3 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_42\(2 downto 0) => \r_Count_reg[23]_13\(2 downto 0),
      \r_Count_reg[23]_43\(0) => \r_Count_reg[23]_14\(0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_15\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_16\(3 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_17\(3 downto 0),
      \r_Count_reg[23]_47\(0) => \r_Count_reg[23]_18\(0),
      \r_Count_reg[23]_48\(0) => \r_Count_reg[23]_19\(0),
      \r_Count_reg[23]_49\(1 downto 0) => \r_Count_reg[23]_20\(1 downto 0),
      \r_Count_reg[23]_5\(2) => U_Seven_Segment_Display_Driver_n_17,
      \r_Count_reg[23]_5\(1) => U_Seven_Segment_Display_Driver_n_18,
      \r_Count_reg[23]_5\(0) => U_Seven_Segment_Display_Driver_n_19,
      \r_Count_reg[23]_50\(0) => \r_Count_reg[23]_21\(0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_22\(1 downto 0),
      \r_Count_reg[23]_52\(1 downto 0) => \r_Count_reg[23]_23\(1 downto 0),
      \r_Count_reg[23]_53\(3 downto 0) => \r_Count_reg[23]_24\(3 downto 0),
      \r_Count_reg[23]_54\(3 downto 0) => \r_Count_reg[23]_25\(3 downto 0),
      \r_Count_reg[23]_55\(0) => \r_Count_reg[23]_26\(0),
      \r_Count_reg[23]_56\(1) => U_Master_Controller_n_2,
      \r_Count_reg[23]_56\(0) => U_Master_Controller_n_3,
      \r_Count_reg[23]_57\(1) => U_Master_Controller_n_8,
      \r_Count_reg[23]_57\(0) => U_Master_Controller_n_9,
      \r_Count_reg[23]_58\(1) => U_Master_Controller_n_0,
      \r_Count_reg[23]_58\(0) => U_Master_Controller_n_1,
      \r_Count_reg[23]_59\(0) => U_Master_Controller_n_18,
      \r_Count_reg[23]_6\ => U_Seven_Segment_Display_Driver_n_71,
      \r_Count_reg[23]_60\(1) => U_Master_Controller_n_19,
      \r_Count_reg[23]_60\(0) => U_Master_Controller_n_20,
      \r_Count_reg[23]_61\(1) => U_Master_Controller_n_21,
      \r_Count_reg[23]_61\(0) => U_Master_Controller_n_22,
      \r_Count_reg[23]_62\(3) => U_Master_Controller_n_23,
      \r_Count_reg[23]_62\(2) => U_Master_Controller_n_24,
      \r_Count_reg[23]_62\(1) => U_Master_Controller_n_25,
      \r_Count_reg[23]_62\(0) => U_Master_Controller_n_26,
      \r_Count_reg[23]_63\(3) => U_Master_Controller_n_27,
      \r_Count_reg[23]_63\(2) => U_Master_Controller_n_28,
      \r_Count_reg[23]_63\(1) => U_Master_Controller_n_29,
      \r_Count_reg[23]_63\(0) => U_Master_Controller_n_30,
      \r_Count_reg[23]_64\(1) => \^r_alarm_state_reg_4\,
      \r_Count_reg[23]_64\(0) => U_Master_Controller_n_15,
      \r_Count_reg[23]_65\(3) => U_Master_Controller_n_10,
      \r_Count_reg[23]_65\(2) => U_Master_Controller_n_11,
      \r_Count_reg[23]_65\(1) => U_Master_Controller_n_12,
      \r_Count_reg[23]_65\(0) => U_Master_Controller_n_13,
      \r_Count_reg[23]_66\(3 downto 0) => \r_Count_reg[23]_27\(3 downto 0),
      \r_Count_reg[23]_67\(3 downto 0) => \r_Count_reg[23]_28\(3 downto 0),
      \r_Count_reg[23]_68\(0) => \r_Count_reg[23]_29\(0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_30\(3 downto 0),
      \r_Count_reg[23]_7\(3) => U_Seven_Segment_Display_Driver_n_24,
      \r_Count_reg[23]_7\(2) => U_Seven_Segment_Display_Driver_n_25,
      \r_Count_reg[23]_7\(1) => U_Seven_Segment_Display_Driver_n_26,
      \r_Count_reg[23]_7\(0) => U_Seven_Segment_Display_Driver_n_27,
      \r_Count_reg[23]_70\(3 downto 0) => \r_Count_reg[23]_31\(3 downto 0),
      \r_Count_reg[23]_71\(1 downto 0) => \r_Count_reg[23]_32\(1 downto 0),
      \r_Count_reg[23]_72\(3 downto 0) => \r_Count_reg[23]_33\(3 downto 0),
      \r_Count_reg[23]_73\(1 downto 0) => \r_Count_reg[23]_34\(1 downto 0),
      \r_Count_reg[23]_74\(2 downto 0) => \r_Count_reg[23]_35\(2 downto 0),
      \r_Count_reg[23]_75\(3 downto 0) => \r_Count_reg[23]_36\(3 downto 0),
      \r_Count_reg[23]_76\ => \r_Count_reg[23]_37\,
      \r_Count_reg[23]_77\(3 downto 0) => \r_Count_reg[23]_38\(3 downto 0),
      \r_Count_reg[23]_78\(3 downto 0) => \r_Count_reg[23]_39\(3 downto 0),
      \r_Count_reg[23]_79\(1 downto 0) => \r_Count_reg[23]_40\(1 downto 0),
      \r_Count_reg[23]_8\(2) => U_Seven_Segment_Display_Driver_n_28,
      \r_Count_reg[23]_8\(1) => U_Seven_Segment_Display_Driver_n_29,
      \r_Count_reg[23]_8\(0) => U_Seven_Segment_Display_Driver_n_30,
      \r_Count_reg[23]_80\(1) => U_Master_Controller_n_6,
      \r_Count_reg[23]_80\(0) => U_Master_Controller_n_7,
      \r_Count_reg[23]_81\(1) => U_Master_Controller_n_16,
      \r_Count_reg[23]_81\(0) => U_Master_Controller_n_17,
      \r_Count_reg[23]_82\(1) => U_Master_Controller_n_4,
      \r_Count_reg[23]_82\(0) => U_Master_Controller_n_5,
      \r_Count_reg[23]_83\(0) => U_Master_Controller_n_31,
      \r_Count_reg[23]_84\(1) => U_Master_Controller_n_32,
      \r_Count_reg[23]_84\(0) => U_Master_Controller_n_33,
      \r_Count_reg[23]_85\(1) => U_Master_Controller_n_34,
      \r_Count_reg[23]_85\(0) => U_Master_Controller_n_35,
      \r_Count_reg[23]_86\(3) => U_Master_Controller_n_36,
      \r_Count_reg[23]_86\(2) => U_Master_Controller_n_37,
      \r_Count_reg[23]_86\(1) => U_Master_Controller_n_38,
      \r_Count_reg[23]_86\(0) => U_Master_Controller_n_39,
      \r_Count_reg[23]_87\(3) => U_Master_Controller_n_40,
      \r_Count_reg[23]_87\(2) => U_Master_Controller_n_41,
      \r_Count_reg[23]_87\(1) => U_Master_Controller_n_42,
      \r_Count_reg[23]_87\(0) => U_Master_Controller_n_43,
      \r_Count_reg[23]_88\(3) => U_Master_Controller_n_44,
      \r_Count_reg[23]_88\(2) => U_Master_Controller_n_45,
      \r_Count_reg[23]_88\(1) => U_Master_Controller_n_46,
      \r_Count_reg[23]_88\(0) => U_Master_Controller_n_47,
      \r_Count_reg[23]_89\(3) => U_Master_Controller_n_48,
      \r_Count_reg[23]_89\(2) => U_Master_Controller_n_49,
      \r_Count_reg[23]_89\(1) => U_Master_Controller_n_50,
      \r_Count_reg[23]_89\(0) => U_Master_Controller_n_51,
      \r_Count_reg[23]_9\ => U_Seven_Segment_Display_Driver_n_4,
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0),
      \r_Count_reg[23]_91\(3 downto 0) => \r_Count_reg[23]_42\(3 downto 0),
      \r_Count_reg[23]_92\(3 downto 0) => \r_Count_reg[23]_43\(3 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_94\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_95\(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0),
      \r_Count_reg[23]_96\(1 downto 0) => \r_Count_reg[23]_47\(1 downto 0),
      \r_Count_reg[23]_97\(2 downto 0) => \r_Count_reg[23]_48\(2 downto 0),
      \r_Count_reg[23]_98\(2 downto 0) => \r_Count_reg[23]_49\(2 downto 0),
      \r_Count_reg[23]_99\(0) => \r_Count_reg[23]_50\(0),
      \r_Count_reg[3]\(0) => U_Time_n_364,
      \r_Count_reg[3]_0\(0) => U_Time_n_390,
      \r_Count_reg[3]_1\(0) => U_Time_n_392,
      \r_Count_reg[3]_2\(0) => U_Time_n_393,
      \r_Count_reg[3]_3\(0) => U_Time_n_394,
      \r_Count_reg[3]_4\(0) => U_Time_n_395,
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]\(1 downto 0),
      \r_Count_reg[3]_6\(2 downto 0) => \r_Count_reg[3]_0\(2 downto 0),
      \r_Count_reg[3]_7\(0) => \r_Count_reg[3]_1\(0),
      \r_Count_reg[3]_8\(3 downto 0) => \r_Count_reg[3]_2\(3 downto 0),
      \r_Count_reg[3]_9\(0) => \r_Count_reg[3]_3\(0),
      \r_Count_reg[4]\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[7]\(0) => U_Time_n_388,
      \r_Count_reg[7]_0\(0) => U_Time_n_391,
      \r_Count_reg[7]_1\(0) => U_Time_n_396,
      \r_Count_reg[7]_2\(0) => U_Master_Controller_n_234,
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_2\(0) => U_Master_Controller_n_257,
      \r_Time_State_reg[0]\ => U_Master_Controller_n_233,
      \r_Time_State_reg[0]_0\ => U_Master_Controller_n_231,
      \r_Time_State_reg[0]_1\ => U_Master_Controller_n_229,
      \r_Time_State_reg[0]_2\ => U_Master_Controller_n_238,
      \r_Time_State_reg[0]_3\ => U_Master_Controller_n_210,
      \r_Time_State_reg[0]_4\ => U_Master_Controller_n_235,
      w_Clk_5MHz => w_Clk_5MHz,
      w_Display_Sel => w_Display_Sel,
      w_Fraction_Seconds_Inc => w_Fraction_Seconds_Inc,
      w_Reset_Control => w_Reset_Control,
      w_Time_Hours_Dec => w_Time_Hours_Dec,
      w_Time_Hours_Inc => w_Time_Hours_Inc,
      w_Time_Minutes_Dec => w_Time_Minutes_Dec,
      w_Time_Minutes_Inc => w_Time_Minutes_Inc,
      w_Time_Stamp(23 downto 0) => w_Time_Stamp(23 downto 0)
    );
\r_Count[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => r_Time_State(1),
      I1 => r_Time_State(0),
      I2 => r_Prev_Signal,
      I3 => w_Clk_100Hz,
      O => w_Fraction_Seconds_Inc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    o_Alarm_On : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_34 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_46 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_55 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_56 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_57 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_63 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_64 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_65 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_66 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_67 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_68 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_69 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_70 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_71 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_72 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_73 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_74 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_76 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_77 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_78 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_79 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_80 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_81 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_82 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_83 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_84 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_25\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_32\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_33\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_34\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_35\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_17\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_19\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_85 : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_PM : out STD_LOGIC;
    o_Alarm_Enabled : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    i_Clk_100MHz : in STD_LOGIC;
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : in STD_LOGIC;
    \r_Count_reg[23]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_1\ : in STD_LOGIC;
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC;
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC;
    \r_Count_reg[23]_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[12]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC;
    \r_Count_reg[23]_53\ : in STD_LOGIC;
    \r_Count_reg[23]_54\ : in STD_LOGIC;
    \r_Count_reg[23]_55\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_56\ : in STD_LOGIC;
    \r_Count_reg[23]_57\ : in STD_LOGIC;
    \r_Count_reg[23]_58\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_59\ : in STD_LOGIC;
    \r_Count_reg[23]_60\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_61\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC;
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_104\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_105\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_106\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    i_Alarm_Enable : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_Change_Time : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    i_Minutes_Inc : in STD_LOGIC;
    i_Minutes_Dec : in STD_LOGIC;
    i_Hours_Inc : in STD_LOGIC;
    i_Hours_Dec : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI : entity is "Alarm_Clock_v2_0_S00_AXI";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair67";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
U_Alarm_Clock: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock
     port map (
      CO(0) => CO(0),
      D(23 downto 0) => reg_data_out(23 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      O(2 downto 0) => O(2 downto 0),
      Q(23) => \slv_reg2_reg_n_0_[23]\,
      Q(22) => \slv_reg2_reg_n_0_[22]\,
      Q(21) => \slv_reg2_reg_n_0_[21]\,
      Q(20) => \slv_reg2_reg_n_0_[20]\,
      Q(19) => \slv_reg2_reg_n_0_[19]\,
      Q(18) => \slv_reg2_reg_n_0_[18]\,
      Q(17) => \slv_reg2_reg_n_0_[17]\,
      Q(16) => \slv_reg2_reg_n_0_[16]\,
      Q(15) => \slv_reg2_reg_n_0_[15]\,
      Q(14) => \slv_reg2_reg_n_0_[14]\,
      Q(13) => \slv_reg2_reg_n_0_[13]\,
      Q(12) => \slv_reg2_reg_n_0_[12]\,
      Q(11) => \slv_reg2_reg_n_0_[11]\,
      Q(10) => \slv_reg2_reg_n_0_[10]\,
      Q(9) => \slv_reg2_reg_n_0_[9]\,
      Q(8) => \slv_reg2_reg_n_0_[8]\,
      Q(7) => \slv_reg2_reg_n_0_[7]\,
      Q(6) => p_0_in0_in,
      Q(5) => p_0_in1_in,
      Q(4) => p_0_in2_in,
      Q(3) => p_0_in3_in,
      Q(2) => p_0_in4_in,
      Q(1) => p_0_in5_in,
      Q(0) => \slv_reg2_reg_n_0_[0]\,
      S(0) => S(0),
      axi_araddr(1 downto 0) => axi_araddr(3 downto 2),
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Change_Time => i_Change_Time,
      i_Clk_100MHz => i_Clk_100MHz,
      i_Hours_Dec => i_Hours_Dec,
      i_Hours_Inc => i_Hours_Inc,
      i_Minutes_Dec => i_Minutes_Dec,
      i_Minutes_Inc => i_Minutes_Inc,
      i_Reset => i_Reset,
      o_Alarm_On => o_Alarm_On,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_PM => o_PM,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      r_Alarm_State_reg(3 downto 0) => r_Alarm_State_reg(3 downto 0),
      r_Alarm_State_reg_0(0) => r_Alarm_State_reg_0(0),
      r_Alarm_State_reg_1(0) => r_Alarm_State_reg_1(0),
      r_Alarm_State_reg_10(2 downto 0) => r_Alarm_State_reg_10(2 downto 0),
      r_Alarm_State_reg_11(0) => r_Alarm_State_reg_11(0),
      r_Alarm_State_reg_12(0) => r_Alarm_State_reg_12(0),
      r_Alarm_State_reg_13(0) => r_Alarm_State_reg_13(0),
      r_Alarm_State_reg_14(0) => r_Alarm_State_reg_14(0),
      r_Alarm_State_reg_15(0) => r_Alarm_State_reg_15(0),
      r_Alarm_State_reg_16(3 downto 0) => r_Alarm_State_reg_16(3 downto 0),
      r_Alarm_State_reg_17(0) => r_Alarm_State_reg_17(0),
      r_Alarm_State_reg_18(2 downto 0) => r_Alarm_State_reg_18(2 downto 0),
      r_Alarm_State_reg_19(0) => r_Alarm_State_reg_19(0),
      r_Alarm_State_reg_2(0) => r_Alarm_State_reg_2(0),
      r_Alarm_State_reg_20(0) => r_Alarm_State_reg_20(0),
      r_Alarm_State_reg_21(3 downto 0) => r_Alarm_State_reg_21(3 downto 0),
      r_Alarm_State_reg_22(0) => r_Alarm_State_reg_22(0),
      r_Alarm_State_reg_23(0) => r_Alarm_State_reg_23(0),
      r_Alarm_State_reg_24(2 downto 0) => r_Alarm_State_reg_24(2 downto 0),
      r_Alarm_State_reg_25(3 downto 0) => r_Alarm_State_reg_25(3 downto 0),
      r_Alarm_State_reg_26(0) => r_Alarm_State_reg_26(0),
      r_Alarm_State_reg_27(2 downto 0) => r_Alarm_State_reg_27(2 downto 0),
      r_Alarm_State_reg_28(0) => r_Alarm_State_reg_28(0),
      r_Alarm_State_reg_29(0) => r_Alarm_State_reg_29(0),
      r_Alarm_State_reg_3(0) => r_Alarm_State_reg_3(0),
      r_Alarm_State_reg_30(3 downto 0) => r_Alarm_State_reg_30(3 downto 0),
      r_Alarm_State_reg_31(0) => r_Alarm_State_reg_31(0),
      r_Alarm_State_reg_32(3 downto 0) => r_Alarm_State_reg_32(3 downto 0),
      r_Alarm_State_reg_33(0) => r_Alarm_State_reg_33(0),
      r_Alarm_State_reg_34(3 downto 0) => r_Alarm_State_reg_34(3 downto 0),
      r_Alarm_State_reg_35(0) => r_Alarm_State_reg_35(0),
      r_Alarm_State_reg_36(0) => r_Alarm_State_reg_36(0),
      r_Alarm_State_reg_37(0) => r_Alarm_State_reg_37(0),
      r_Alarm_State_reg_38(0) => r_Alarm_State_reg_38(0),
      r_Alarm_State_reg_39(0) => r_Alarm_State_reg_39(0),
      r_Alarm_State_reg_4 => r_Alarm_State_reg_4(0),
      r_Alarm_State_reg_40(0) => r_Alarm_State_reg_40(0),
      r_Alarm_State_reg_41(1 downto 0) => r_Alarm_State_reg_41(1 downto 0),
      r_Alarm_State_reg_42(0) => r_Alarm_State_reg_42(0),
      r_Alarm_State_reg_43(0) => r_Alarm_State_reg_43(0),
      r_Alarm_State_reg_44(0) => r_Alarm_State_reg_44(0),
      r_Alarm_State_reg_45(0) => r_Alarm_State_reg_45(0),
      r_Alarm_State_reg_46(0) => r_Alarm_State_reg_46(0),
      r_Alarm_State_reg_47(0) => r_Alarm_State_reg_47(0),
      r_Alarm_State_reg_48(0) => r_Alarm_State_reg_48(0),
      r_Alarm_State_reg_49(1 downto 0) => r_Alarm_State_reg_49(1 downto 0),
      r_Alarm_State_reg_5(0) => r_Alarm_State_reg_5(0),
      r_Alarm_State_reg_50(0) => r_Alarm_State_reg_50(0),
      r_Alarm_State_reg_51(0) => r_Alarm_State_reg_51(0),
      r_Alarm_State_reg_52(0) => r_Alarm_State_reg_52(0),
      r_Alarm_State_reg_53(0) => r_Alarm_State_reg_53(0),
      r_Alarm_State_reg_54(0) => r_Alarm_State_reg_54(0),
      r_Alarm_State_reg_55(3 downto 0) => r_Alarm_State_reg_55(3 downto 0),
      r_Alarm_State_reg_56(3 downto 0) => r_Alarm_State_reg_56(3 downto 0),
      r_Alarm_State_reg_57(3 downto 0) => r_Alarm_State_reg_57(3 downto 0),
      r_Alarm_State_reg_58(1 downto 0) => r_Alarm_State_reg_58(1 downto 0),
      r_Alarm_State_reg_59(1 downto 0) => r_Alarm_State_reg_59(1 downto 0),
      r_Alarm_State_reg_6(1 downto 0) => r_Alarm_State_reg_6(1 downto 0),
      r_Alarm_State_reg_60(0) => r_Alarm_State_reg_60(0),
      r_Alarm_State_reg_61(0) => r_Alarm_State_reg_61(0),
      r_Alarm_State_reg_62(1 downto 0) => r_Alarm_State_reg_62(1 downto 0),
      r_Alarm_State_reg_63(0) => r_Alarm_State_reg_63(0),
      r_Alarm_State_reg_64(2 downto 0) => r_Alarm_State_reg_64(2 downto 0),
      r_Alarm_State_reg_65(0) => r_Alarm_State_reg_65(0),
      r_Alarm_State_reg_66(2 downto 0) => r_Alarm_State_reg_66(2 downto 0),
      r_Alarm_State_reg_67(2 downto 0) => r_Alarm_State_reg_67(2 downto 0),
      r_Alarm_State_reg_68(0) => r_Alarm_State_reg_68(0),
      r_Alarm_State_reg_69(0) => r_Alarm_State_reg_69(0),
      r_Alarm_State_reg_7(0) => r_Alarm_State_reg_7(0),
      r_Alarm_State_reg_70(3 downto 0) => r_Alarm_State_reg_70(3 downto 0),
      r_Alarm_State_reg_71(0) => r_Alarm_State_reg_71(0),
      r_Alarm_State_reg_72(0) => r_Alarm_State_reg_72(0),
      r_Alarm_State_reg_73(2 downto 0) => r_Alarm_State_reg_73(2 downto 0),
      r_Alarm_State_reg_74(3 downto 0) => r_Alarm_State_reg_74(3 downto 0),
      r_Alarm_State_reg_75(0) => r_Alarm_State_reg_75(0),
      r_Alarm_State_reg_76(2 downto 0) => r_Alarm_State_reg_76(2 downto 0),
      r_Alarm_State_reg_77(0) => r_Alarm_State_reg_77(0),
      r_Alarm_State_reg_78(0) => r_Alarm_State_reg_78(0),
      r_Alarm_State_reg_79(3 downto 0) => r_Alarm_State_reg_79(3 downto 0),
      r_Alarm_State_reg_8(2 downto 0) => r_Alarm_State_reg_8(2 downto 0),
      r_Alarm_State_reg_80(0) => r_Alarm_State_reg_80(0),
      r_Alarm_State_reg_81(3 downto 0) => r_Alarm_State_reg_81(3 downto 0),
      r_Alarm_State_reg_82(0) => r_Alarm_State_reg_82(0),
      r_Alarm_State_reg_83(3 downto 0) => r_Alarm_State_reg_83(3 downto 0),
      r_Alarm_State_reg_84(0) => r_Alarm_State_reg_84(0),
      r_Alarm_State_reg_85(0) => r_Alarm_State_reg_85(0),
      r_Alarm_State_reg_9(0) => r_Alarm_State_reg_9(0),
      \r_BCD_Num_Sel_reg[0]\(2 downto 0) => \r_BCD_Num_Sel_reg[0]\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_0\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_0\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_1\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_1\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_10\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_10\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_11\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_11\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_12\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_12\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_13\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_13\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_14\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_14\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_15\(0) => \r_BCD_Num_Sel_reg[0]_15\(0),
      \r_BCD_Num_Sel_reg[0]_2\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_2\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_3\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_4\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_4\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_5\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_5\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_6\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_7\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_7\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_8\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_8\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_9\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_9\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]\(3 downto 0) => \r_BCD_Num_Sel_reg[1]\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_0\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_0\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_10\ => \r_BCD_Num_Sel_reg[1]_10\(0),
      \r_BCD_Num_Sel_reg[1]_11\(0) => \r_BCD_Num_Sel_reg[1]_11\(0),
      \r_BCD_Num_Sel_reg[1]_12\(0) => \r_BCD_Num_Sel_reg[1]_12\(0),
      \r_BCD_Num_Sel_reg[1]_13\(0) => \r_BCD_Num_Sel_reg[1]_13\(0),
      \r_BCD_Num_Sel_reg[1]_14\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_14\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_15\(0) => \r_BCD_Num_Sel_reg[1]_15\(0),
      \r_BCD_Num_Sel_reg[1]_16\(0) => \r_BCD_Num_Sel_reg[1]_16\(0),
      \r_BCD_Num_Sel_reg[1]_17\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_17\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_18\(0) => \r_BCD_Num_Sel_reg[1]_18\(0),
      \r_BCD_Num_Sel_reg[1]_19\(0) => \r_BCD_Num_Sel_reg[1]_19\(0),
      \r_BCD_Num_Sel_reg[1]_2\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_2\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_20\(0) => \r_BCD_Num_Sel_reg[1]_20\(0),
      \r_BCD_Num_Sel_reg[1]_21\(0) => \r_BCD_Num_Sel_reg[1]_21\(0),
      \r_BCD_Num_Sel_reg[1]_22\(0) => \r_BCD_Num_Sel_reg[1]_22\(0),
      \r_BCD_Num_Sel_reg[1]_23\(0) => \r_BCD_Num_Sel_reg[1]_23\(0),
      \r_BCD_Num_Sel_reg[1]_24\(0) => \r_BCD_Num_Sel_reg[1]_24\(0),
      \r_BCD_Num_Sel_reg[1]_25\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_25\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_26\(0) => \r_BCD_Num_Sel_reg[1]_26\(0),
      \r_BCD_Num_Sel_reg[1]_27\(0) => \r_BCD_Num_Sel_reg[1]_27\(0),
      \r_BCD_Num_Sel_reg[1]_28\(0) => \r_BCD_Num_Sel_reg[1]_28\(0),
      \r_BCD_Num_Sel_reg[1]_29\(0) => \r_BCD_Num_Sel_reg[1]_29\(0),
      \r_BCD_Num_Sel_reg[1]_3\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_3\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_30\(0) => \r_BCD_Num_Sel_reg[1]_30\(0),
      \r_BCD_Num_Sel_reg[1]_31\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_31\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_32\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_32\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_33\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_33\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_34\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_34\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_35\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_35\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_5\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_5\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_6\(0) => \r_BCD_Num_Sel_reg[1]_6\(0),
      \r_BCD_Num_Sel_reg[1]_7\(0) => \r_BCD_Num_Sel_reg[1]_7\(0),
      \r_BCD_Num_Sel_reg[1]_8\(0) => \r_BCD_Num_Sel_reg[1]_8\(0),
      \r_BCD_Num_Sel_reg[1]_9\(0) => \r_BCD_Num_Sel_reg[1]_9\(0),
      \r_BCD_Num_Sel_reg[2]\(0) => \r_BCD_Num_Sel_reg[2]\(0),
      \r_BCD_Num_Sel_reg[2]_0\(0) => \r_BCD_Num_Sel_reg[2]_0\(0),
      \r_BCD_Num_Sel_reg[2]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_10\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_10\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_11\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_11\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_12\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_12\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_13\(0) => \r_BCD_Num_Sel_reg[2]_13\(0),
      \r_BCD_Num_Sel_reg[2]_14\(0) => \r_BCD_Num_Sel_reg[2]_14\(0),
      \r_BCD_Num_Sel_reg[2]_15\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_15\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_16\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_16\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_17\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_17\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_18\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_18\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_19\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_19\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_2\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_2\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_20\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_20\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_21\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_21\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_22\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_22\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_23\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_23\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_24\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_24\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_25\(0) => \r_BCD_Num_Sel_reg[2]_25\(0),
      \r_BCD_Num_Sel_reg[2]_3\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_5\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_5\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_6\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_8\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_8\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_9\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_9\(3 downto 0),
      \r_BCD_Num_Sel_reg[3]\(2 downto 0) => \r_BCD_Num_Sel_reg[3]\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]_0\(0) => \r_BCD_Num_Sel_reg[3]_0\(0),
      \r_BCD_Num_Sel_reg[3]_1\(2 downto 0) => \r_BCD_Num_Sel_reg[3]_1\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]_2\(0) => \r_BCD_Num_Sel_reg[3]_2\(0),
      \r_BCD_Num_Sel_reg[3]_3\(0) => \r_BCD_Num_Sel_reg[3]_3\(0),
      \r_BCD_Num_Sel_reg[3]_4\(0) => \r_BCD_Num_Sel_reg[3]_4\(0),
      \r_BCD_Num_Sel_reg[3]_5\(0) => \r_BCD_Num_Sel_reg[3]_5\(0),
      \r_BCD_Num_Sel_reg[3]_6\(0) => \r_BCD_Num_Sel_reg[3]_6\(0),
      \r_BCD_Num_Sel_reg[3]_7\(0) => \r_BCD_Num_Sel_reg[3]_7\(0),
      \r_Count_reg[0]\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_0\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_2\(3 downto 0),
      \r_Count_reg[12]_3\(3 downto 0) => \r_Count_reg[12]_3\(3 downto 0),
      \r_Count_reg[12]_4\(3 downto 0) => \r_Count_reg[12]_4\(3 downto 0),
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_2\(3 downto 0),
      \r_Count_reg[16]_3\(3 downto 0) => \r_Count_reg[16]_3\(3 downto 0),
      \r_Count_reg[16]_4\(3 downto 0) => \r_Count_reg[16]_4\(3 downto 0),
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[1]_1\(2 downto 0) => \r_Count_reg[1]_1\(2 downto 0),
      \r_Count_reg[1]_2\(3 downto 0) => \r_Count_reg[1]_2\(3 downto 0),
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[20]_4\(3 downto 0) => \r_Count_reg[20]_4\(3 downto 0),
      \r_Count_reg[20]_5\(2 downto 0) => \r_Count_reg[20]_5\(2 downto 0),
      \r_Count_reg[20]_6\(3 downto 0) => \r_Count_reg[20]_6\(3 downto 0),
      \r_Count_reg[20]_7\(3 downto 0) => \r_Count_reg[20]_7\(3 downto 0),
      \r_Count_reg[20]_8\(2 downto 0) => \r_Count_reg[20]_8\(2 downto 0),
      \r_Count_reg[22]\(0) => \r_Count_reg[22]\(0),
      \r_Count_reg[22]_0\(3 downto 0) => \r_Count_reg[22]_0\(3 downto 0),
      \r_Count_reg[22]_1\(0) => \r_Count_reg[22]_1\(0),
      \r_Count_reg[22]_2\(3 downto 0) => \r_Count_reg[22]_2\(3 downto 0),
      \r_Count_reg[23]\ => \r_Count_reg[23]\,
      \r_Count_reg[23]_0\ => \r_Count_reg[23]_0\,
      \r_Count_reg[23]_1\ => \r_Count_reg[23]_1\,
      \r_Count_reg[23]_10\(2 downto 0) => \r_Count_reg[23]_10\(2 downto 0),
      \r_Count_reg[23]_100\(3 downto 0) => \r_Count_reg[23]_100\(3 downto 0),
      \r_Count_reg[23]_101\(3 downto 0) => \r_Count_reg[23]_101\(3 downto 0),
      \r_Count_reg[23]_102\(3 downto 0) => \r_Count_reg[23]_102\(3 downto 0),
      \r_Count_reg[23]_103\(3 downto 0) => \r_Count_reg[23]_103\(3 downto 0),
      \r_Count_reg[23]_104\(1 downto 0) => \r_Count_reg[23]_104\(1 downto 0),
      \r_Count_reg[23]_105\(2 downto 0) => \r_Count_reg[23]_105\(2 downto 0),
      \r_Count_reg[23]_106\(2 downto 0) => \r_Count_reg[23]_106\(2 downto 0),
      \r_Count_reg[23]_107\(0) => \r_Count_reg[23]_107\(0),
      \r_Count_reg[23]_108\(1 downto 0) => \r_Count_reg[23]_108\(1 downto 0),
      \r_Count_reg[23]_11\(3 downto 0) => \r_Count_reg[23]_11\(3 downto 0),
      \r_Count_reg[23]_12\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_13\(2 downto 1) => \r_Count_reg[23]_16\(1 downto 0),
      \r_Count_reg[23]_13\(0) => \r_Count_reg[23]_13\(1),
      \r_Count_reg[23]_14\(0) => \r_Count_reg[23]_13\(0),
      \r_Count_reg[23]_15\(3 downto 0) => \r_Count_reg[23]_14\(3 downto 0),
      \r_Count_reg[23]_16\(3 downto 0) => \r_Count_reg[23]_15\(3 downto 0),
      \r_Count_reg[23]_17\(3 downto 0) => \r_Count_reg[23]_17\(3 downto 0),
      \r_Count_reg[23]_18\(0) => \r_Count_reg[23]_18\(0),
      \r_Count_reg[23]_19\(0) => \r_Count_reg[23]_19\(0),
      \r_Count_reg[23]_2\(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      \r_Count_reg[23]_20\(1 downto 0) => \r_Count_reg[23]_20\(1 downto 0),
      \r_Count_reg[23]_21\(0) => \r_Count_reg[23]_21\(0),
      \r_Count_reg[23]_22\(1 downto 0) => \r_Count_reg[23]_22\(1 downto 0),
      \r_Count_reg[23]_23\(1 downto 0) => \r_Count_reg[23]_23\(1 downto 0),
      \r_Count_reg[23]_24\(3 downto 0) => \r_Count_reg[23]_24\(3 downto 0),
      \r_Count_reg[23]_25\(3 downto 0) => \r_Count_reg[23]_25\(3 downto 0),
      \r_Count_reg[23]_26\(0) => \r_Count_reg[23]_26\(0),
      \r_Count_reg[23]_27\(3 downto 0) => \r_Count_reg[23]_27\(3 downto 0),
      \r_Count_reg[23]_28\(3 downto 0) => \r_Count_reg[23]_28\(3 downto 0),
      \r_Count_reg[23]_29\(0) => \r_Count_reg[23]_29\(0),
      \r_Count_reg[23]_3\ => \r_Count_reg[23]_3\,
      \r_Count_reg[23]_30\(3 downto 0) => \r_Count_reg[23]_30\(3 downto 0),
      \r_Count_reg[23]_31\(3 downto 0) => \r_Count_reg[23]_31\(3 downto 0),
      \r_Count_reg[23]_32\(1 downto 0) => \r_Count_reg[23]_32\(1 downto 0),
      \r_Count_reg[23]_33\(3 downto 0) => \r_Count_reg[23]_33\(3 downto 0),
      \r_Count_reg[23]_34\(1 downto 0) => \r_Count_reg[23]_34\(1 downto 0),
      \r_Count_reg[23]_35\(2 downto 0) => \r_Count_reg[23]_35\(2 downto 0),
      \r_Count_reg[23]_36\(3 downto 0) => \r_Count_reg[23]_36\(3 downto 0),
      \r_Count_reg[23]_37\ => \r_Count_reg[23]_37\,
      \r_Count_reg[23]_38\(3 downto 0) => \r_Count_reg[23]_38\(3 downto 0),
      \r_Count_reg[23]_39\(3 downto 0) => \r_Count_reg[23]_39\(3 downto 0),
      \r_Count_reg[23]_4\(2 downto 0) => \r_Count_reg[23]_4\(2 downto 0),
      \r_Count_reg[23]_40\(1 downto 0) => \r_Count_reg[23]_40\(1 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_41\(3 downto 0),
      \r_Count_reg[23]_42\(3 downto 0) => \r_Count_reg[23]_42\(3 downto 0),
      \r_Count_reg[23]_43\(3 downto 0) => \r_Count_reg[23]_43\(3 downto 0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0),
      \r_Count_reg[23]_47\(1 downto 0) => \r_Count_reg[23]_47\(1 downto 0),
      \r_Count_reg[23]_48\(2 downto 0) => \r_Count_reg[23]_48\(2 downto 0),
      \r_Count_reg[23]_49\(2 downto 0) => \r_Count_reg[23]_49\(2 downto 0),
      \r_Count_reg[23]_5\(1 downto 0) => \r_Count_reg[23]_5\(1 downto 0),
      \r_Count_reg[23]_50\(0) => \r_Count_reg[23]_50\(0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_51\(1 downto 0),
      \r_Count_reg[23]_52\ => \r_Count_reg[23]_52\,
      \r_Count_reg[23]_53\ => \r_Count_reg[23]_53\,
      \r_Count_reg[23]_54\ => \r_Count_reg[23]_54\,
      \r_Count_reg[23]_55\(2 downto 0) => \r_Count_reg[23]_55\(2 downto 0),
      \r_Count_reg[23]_56\ => \r_Count_reg[23]_56\,
      \r_Count_reg[23]_57\ => \r_Count_reg[23]_57\,
      \r_Count_reg[23]_58\ => \r_Count_reg[23]_58\,
      \r_Count_reg[23]_59\ => \r_Count_reg[23]_59\,
      \r_Count_reg[23]_6\(1 downto 0) => \r_Count_reg[23]_6\(1 downto 0),
      \r_Count_reg[23]_60\(2 downto 0) => \r_Count_reg[23]_60\(2 downto 0),
      \r_Count_reg[23]_61\ => \r_Count_reg[23]_61\,
      \r_Count_reg[23]_62\(1 downto 0) => \r_Count_reg[23]_62\(1 downto 0),
      \r_Count_reg[23]_63\(1 downto 0) => \r_Count_reg[23]_63\(1 downto 0),
      \r_Count_reg[23]_64\(1 downto 0) => \r_Count_reg[23]_64\(1 downto 0),
      \r_Count_reg[23]_65\(0) => \r_Count_reg[23]_65\(0),
      \r_Count_reg[23]_66\(2 downto 0) => \r_Count_reg[23]_66\(2 downto 0),
      \r_Count_reg[23]_67\(2 downto 0) => \r_Count_reg[23]_67\(2 downto 0),
      \r_Count_reg[23]_68\(3 downto 0) => \r_Count_reg[23]_68\(3 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_7\(1 downto 0) => \r_Count_reg[23]_7\(1 downto 0),
      \r_Count_reg[23]_70\(2 downto 1) => \r_Count_reg[23]_73\(1 downto 0),
      \r_Count_reg[23]_70\(0) => \r_Count_reg[23]_70\(1),
      \r_Count_reg[23]_71\(0) => \r_Count_reg[23]_70\(0),
      \r_Count_reg[23]_72\(3 downto 0) => \r_Count_reg[23]_71\(3 downto 0),
      \r_Count_reg[23]_73\(3 downto 0) => \r_Count_reg[23]_72\(3 downto 0),
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_75\(0) => \r_Count_reg[23]_75\(0),
      \r_Count_reg[23]_76\(0) => \r_Count_reg[23]_76\(0),
      \r_Count_reg[23]_77\(1 downto 0) => \r_Count_reg[23]_77\(1 downto 0),
      \r_Count_reg[23]_78\(0) => \r_Count_reg[23]_78\(0),
      \r_Count_reg[23]_79\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_8\(0) => \r_Count_reg[23]_8\(0),
      \r_Count_reg[23]_80\(1 downto 0) => \r_Count_reg[23]_80\(1 downto 0),
      \r_Count_reg[23]_81\(3 downto 0) => \r_Count_reg[23]_81\(3 downto 0),
      \r_Count_reg[23]_82\(3 downto 0) => \r_Count_reg[23]_82\(3 downto 0),
      \r_Count_reg[23]_83\(0) => \r_Count_reg[23]_83\(0),
      \r_Count_reg[23]_84\(3 downto 0) => \r_Count_reg[23]_84\(3 downto 0),
      \r_Count_reg[23]_85\(3 downto 0) => \r_Count_reg[23]_85\(3 downto 0),
      \r_Count_reg[23]_86\(0) => \r_Count_reg[23]_86\(0),
      \r_Count_reg[23]_87\(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_88\(3 downto 0),
      \r_Count_reg[23]_89\(1 downto 0) => \r_Count_reg[23]_89\(1 downto 0),
      \r_Count_reg[23]_9\(2 downto 0) => \r_Count_reg[23]_9\(2 downto 0),
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      \r_Count_reg[23]_91\(1 downto 0) => \r_Count_reg[23]_91\(1 downto 0),
      \r_Count_reg[23]_92\(2 downto 0) => \r_Count_reg[23]_92\(2 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_93\(3 downto 0),
      \r_Count_reg[23]_94\ => \r_Count_reg[23]_94\,
      \r_Count_reg[23]_95\(3 downto 0) => \r_Count_reg[23]_95\(3 downto 0),
      \r_Count_reg[23]_96\(3 downto 0) => \r_Count_reg[23]_96\(3 downto 0),
      \r_Count_reg[23]_97\(1 downto 0) => \r_Count_reg[23]_97\(1 downto 0),
      \r_Count_reg[23]_98\(3 downto 0) => \r_Count_reg[23]_98\(3 downto 0),
      \r_Count_reg[23]_99\(3 downto 0) => \r_Count_reg[23]_99\(3 downto 0),
      \r_Count_reg[3]\(1 downto 0) => \r_Count_reg[3]\(1 downto 0),
      \r_Count_reg[3]_0\(2 downto 0) => \r_Count_reg[3]_0\(2 downto 0),
      \r_Count_reg[3]_1\(0) => \r_Count_reg[3]_1\(0),
      \r_Count_reg[3]_2\(3 downto 0) => \r_Count_reg[3]_2\(3 downto 0),
      \r_Count_reg[3]_3\(0) => \r_Count_reg[3]_3\(0),
      \r_Count_reg[3]_4\(1 downto 0) => \r_Count_reg[3]_4\(1 downto 0),
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_6\(2 downto 0) => \r_Count_reg[3]_6\(2 downto 0),
      \r_Count_reg[3]_7\(0) => \r_Count_reg[3]_7\(0),
      \r_Count_reg[3]_8\(3 downto 0) => \r_Count_reg[3]_8\(3 downto 0),
      \r_Count_reg[3]_9\(0) => \r_Count_reg[3]_9\(0),
      \r_Count_reg[4]\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[4]_3\(0) => \r_Count_reg[4]_3\(0),
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_2\(3 downto 0) => \r_Count_reg[8]_2\(3 downto 0),
      \r_Count_reg[8]_3\(3 downto 0) => \r_Count_reg[8]_3\(3 downto 0),
      \r_Count_reg[8]_4\(2 downto 0) => \r_Count_reg[8]_4\(2 downto 0),
      \slv_reg3_reg[23]\(23 downto 0) => slv_reg3(23 downto 0)
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_wvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[29]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(29),
      O => reg_data_out(29)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[30]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => \slv_reg2_reg_n_0_[31]\,
      I2 => axi_araddr(2),
      I3 => slv_reg3(31),
      O => reg_data_out(31)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => axi_awready_i_1_n_0
    );
o_Alarm_Enabled_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_Alarm_Enable,
      I1 => \slv_reg2_reg_n_0_[7]\,
      O => o_Alarm_Enabled
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => \slv_reg_wren__0\,
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => \slv_reg_wren__0\,
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => \slv_reg_wren__0\,
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => \slv_reg_wren__0\,
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg2_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => p_0_in5_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => p_0_in4_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => p_0_in3_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => p_0_in2_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => p_0_in1_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => p_0_in0_in,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \slv_reg_wren__0\,
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \slv_reg_wren__0\,
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \slv_reg_wren__0\,
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \slv_reg_wren__0\,
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0 is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    o_Alarm_On : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_4 : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_24 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_27 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_34 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_46 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_55 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_56 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_57 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_10\ : out STD_LOGIC;
    \r_BCD_Num_Sel_reg[0]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[0]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_Alarm_State_reg_63 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_64 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_65 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_66 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[0]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[0]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_67 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_68 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_69 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_70 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_71 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_72 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_73 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_74 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_76 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    r_Alarm_State_reg_77 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_78 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_79 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_80 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_81 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_82 : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_83 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_Alarm_State_reg_84 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_25\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[1]_31\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_32\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_33\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[1]_34\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[1]_35\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_BCD_Num_Sel_reg[2]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_17\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_19\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_BCD_Num_Sel_reg[2]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_BCD_Num_Sel_reg[2]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_BCD_Num_Sel_reg[2]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_Alarm_State_reg_85 : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_PM : out STD_LOGIC;
    o_Alarm_Enabled : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    i_Clk_100MHz : in STD_LOGIC;
    \r_Count_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]\ : in STD_LOGIC;
    \r_Count_reg[23]_0\ : in STD_LOGIC;
    \r_Count_reg[23]_1\ : in STD_LOGIC;
    \r_Count_reg[23]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_3\ : in STD_LOGIC;
    \r_Count_reg[23]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_13\ : in STD_LOGIC;
    \r_Count_reg[23]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_29\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_31\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_34\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_36\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_38\ : in STD_LOGIC;
    \r_Count_reg[23]_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_41\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_47\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_48\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_49\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_50\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_51\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[12]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[22]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[8]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[12]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[16]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[20]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[8]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_53\ : in STD_LOGIC;
    \r_Count_reg[23]_54\ : in STD_LOGIC;
    \r_Count_reg[23]_55\ : in STD_LOGIC;
    \r_Count_reg[23]_56\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_57\ : in STD_LOGIC;
    \r_Count_reg[23]_58\ : in STD_LOGIC;
    \r_Count_reg[23]_59\ : in STD_LOGIC;
    \r_Count_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_60\ : in STD_LOGIC;
    \r_Count_reg[23]_61\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_62\ : in STD_LOGIC;
    \r_Count_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_64\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_65\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_66\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_67\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_68\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_69\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_70\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_71\ : in STD_LOGIC;
    \r_Count_reg[23]_72\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_73\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_74\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_75\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_77\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_78\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_81\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_82\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_83\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_84\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_86\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_90\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_91\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_92\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_93\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_94\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_95\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_96\ : in STD_LOGIC;
    \r_Count_reg[23]_97\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_98\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_99\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_100\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_101\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_102\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_103\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_104\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_105\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[23]_106\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[23]_107\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_108\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_Count_reg[23]_109\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[23]_110\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_Count_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_Count_reg[1]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_Count_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    i_Alarm_Enable : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_Change_Time : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    i_Minutes_Inc : in STD_LOGIC;
    i_Minutes_Dec : in STD_LOGIC;
    i_Hours_Inc : in STD_LOGIC;
    i_Hours_Dec : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0 : entity is "Alarm_Clock_v2_0";
end Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0 is
begin
Alarm_Clock_v2_0_S00_AXI_inst: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0_S00_AXI
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(2 downto 0) => O(2 downto 0),
      S(0) => S(0),
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Change_Time => i_Change_Time,
      i_Clk_100MHz => i_Clk_100MHz,
      i_Hours_Dec => i_Hours_Dec,
      i_Hours_Inc => i_Hours_Inc,
      i_Minutes_Dec => i_Minutes_Dec,
      i_Minutes_Inc => i_Minutes_Inc,
      i_Reset => i_Reset,
      o_Alarm_Enabled => o_Alarm_Enabled,
      o_Alarm_On => o_Alarm_On,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_PM => o_PM,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      r_Alarm_State_reg(3 downto 0) => r_Alarm_State_reg(3 downto 0),
      r_Alarm_State_reg_0(0) => r_Alarm_State_reg_0(0),
      r_Alarm_State_reg_1(0) => r_Alarm_State_reg_1(0),
      r_Alarm_State_reg_10(2 downto 0) => r_Alarm_State_reg_10(2 downto 0),
      r_Alarm_State_reg_11(0) => r_Alarm_State_reg_11(0),
      r_Alarm_State_reg_12(0) => r_Alarm_State_reg_12(0),
      r_Alarm_State_reg_13(0) => r_Alarm_State_reg_13(0),
      r_Alarm_State_reg_14(0) => r_Alarm_State_reg_14(0),
      r_Alarm_State_reg_15(0) => r_Alarm_State_reg_15(0),
      r_Alarm_State_reg_16(3 downto 0) => r_Alarm_State_reg_16(3 downto 0),
      r_Alarm_State_reg_17(0) => r_Alarm_State_reg_17(0),
      r_Alarm_State_reg_18(2 downto 0) => r_Alarm_State_reg_18(2 downto 0),
      r_Alarm_State_reg_19(0) => r_Alarm_State_reg_19(0),
      r_Alarm_State_reg_2(0) => r_Alarm_State_reg_2(0),
      r_Alarm_State_reg_20(0) => r_Alarm_State_reg_20(0),
      r_Alarm_State_reg_21(3 downto 0) => r_Alarm_State_reg_21(3 downto 0),
      r_Alarm_State_reg_22(0) => r_Alarm_State_reg_22(0),
      r_Alarm_State_reg_23(0) => r_Alarm_State_reg_23(0),
      r_Alarm_State_reg_24(2 downto 0) => r_Alarm_State_reg_24(2 downto 0),
      r_Alarm_State_reg_25(3 downto 0) => r_Alarm_State_reg_25(3 downto 0),
      r_Alarm_State_reg_26(0) => r_Alarm_State_reg_26(0),
      r_Alarm_State_reg_27(2 downto 0) => r_Alarm_State_reg_27(2 downto 0),
      r_Alarm_State_reg_28(0) => r_Alarm_State_reg_28(0),
      r_Alarm_State_reg_29(0) => r_Alarm_State_reg_29(0),
      r_Alarm_State_reg_3(0) => r_Alarm_State_reg_3(0),
      r_Alarm_State_reg_30(3 downto 0) => r_Alarm_State_reg_30(3 downto 0),
      r_Alarm_State_reg_31(0) => r_Alarm_State_reg_31(0),
      r_Alarm_State_reg_32(3 downto 0) => r_Alarm_State_reg_32(3 downto 0),
      r_Alarm_State_reg_33(0) => r_Alarm_State_reg_33(0),
      r_Alarm_State_reg_34(3 downto 0) => r_Alarm_State_reg_34(3 downto 0),
      r_Alarm_State_reg_35(0) => r_Alarm_State_reg_35(0),
      r_Alarm_State_reg_36(0) => r_Alarm_State_reg_36(0),
      r_Alarm_State_reg_37(0) => r_Alarm_State_reg_37(0),
      r_Alarm_State_reg_38(0) => r_Alarm_State_reg_38(0),
      r_Alarm_State_reg_39(0) => r_Alarm_State_reg_39(0),
      r_Alarm_State_reg_4(0) => r_Alarm_State_reg_4,
      r_Alarm_State_reg_40(0) => r_Alarm_State_reg_40(0),
      r_Alarm_State_reg_41(1 downto 0) => r_Alarm_State_reg_41(1 downto 0),
      r_Alarm_State_reg_42(0) => r_Alarm_State_reg_42(0),
      r_Alarm_State_reg_43(0) => r_Alarm_State_reg_43(0),
      r_Alarm_State_reg_44(0) => r_Alarm_State_reg_44(0),
      r_Alarm_State_reg_45(0) => r_Alarm_State_reg_45(0),
      r_Alarm_State_reg_46(0) => r_Alarm_State_reg_46(0),
      r_Alarm_State_reg_47(0) => r_Alarm_State_reg_47(0),
      r_Alarm_State_reg_48(0) => r_Alarm_State_reg_48(0),
      r_Alarm_State_reg_49(1 downto 0) => r_Alarm_State_reg_49(1 downto 0),
      r_Alarm_State_reg_5(0) => r_Alarm_State_reg_5(0),
      r_Alarm_State_reg_50(0) => r_Alarm_State_reg_50(0),
      r_Alarm_State_reg_51(0) => r_Alarm_State_reg_51(0),
      r_Alarm_State_reg_52(0) => r_Alarm_State_reg_52(0),
      r_Alarm_State_reg_53(0) => r_Alarm_State_reg_53(0),
      r_Alarm_State_reg_54(0) => r_Alarm_State_reg_54(0),
      r_Alarm_State_reg_55(3 downto 0) => r_Alarm_State_reg_55(3 downto 0),
      r_Alarm_State_reg_56(3 downto 0) => r_Alarm_State_reg_56(3 downto 0),
      r_Alarm_State_reg_57(3 downto 0) => r_Alarm_State_reg_57(3 downto 0),
      r_Alarm_State_reg_58(1 downto 0) => r_Alarm_State_reg_58(1 downto 0),
      r_Alarm_State_reg_59(1 downto 0) => r_Alarm_State_reg_59(1 downto 0),
      r_Alarm_State_reg_6(1 downto 0) => r_Alarm_State_reg_6(1 downto 0),
      r_Alarm_State_reg_60(0) => r_Alarm_State_reg_60(0),
      r_Alarm_State_reg_61(0) => r_Alarm_State_reg_61(0),
      r_Alarm_State_reg_62(1 downto 0) => r_Alarm_State_reg_62(1 downto 0),
      r_Alarm_State_reg_63(0) => r_Alarm_State_reg_63(0),
      r_Alarm_State_reg_64(2 downto 0) => r_Alarm_State_reg_64(2 downto 0),
      r_Alarm_State_reg_65(0) => r_Alarm_State_reg_65(0),
      r_Alarm_State_reg_66(2 downto 0) => r_Alarm_State_reg_66(2 downto 0),
      r_Alarm_State_reg_67(2 downto 0) => r_Alarm_State_reg_67(2 downto 0),
      r_Alarm_State_reg_68(0) => r_Alarm_State_reg_68(0),
      r_Alarm_State_reg_69(0) => r_Alarm_State_reg_69(0),
      r_Alarm_State_reg_7(0) => r_Alarm_State_reg_7(0),
      r_Alarm_State_reg_70(3 downto 0) => r_Alarm_State_reg_70(3 downto 0),
      r_Alarm_State_reg_71(0) => r_Alarm_State_reg_71(0),
      r_Alarm_State_reg_72(0) => r_Alarm_State_reg_72(0),
      r_Alarm_State_reg_73(2 downto 0) => r_Alarm_State_reg_73(2 downto 0),
      r_Alarm_State_reg_74(3 downto 0) => r_Alarm_State_reg_74(3 downto 0),
      r_Alarm_State_reg_75(0) => r_Alarm_State_reg_75(0),
      r_Alarm_State_reg_76(2 downto 0) => r_Alarm_State_reg_76(2 downto 0),
      r_Alarm_State_reg_77(0) => r_Alarm_State_reg_77(0),
      r_Alarm_State_reg_78(0) => r_Alarm_State_reg_78(0),
      r_Alarm_State_reg_79(3 downto 0) => r_Alarm_State_reg_79(3 downto 0),
      r_Alarm_State_reg_8(2 downto 0) => r_Alarm_State_reg_8(2 downto 0),
      r_Alarm_State_reg_80(0) => r_Alarm_State_reg_80(0),
      r_Alarm_State_reg_81(3 downto 0) => r_Alarm_State_reg_81(3 downto 0),
      r_Alarm_State_reg_82(0) => r_Alarm_State_reg_82(0),
      r_Alarm_State_reg_83(3 downto 0) => r_Alarm_State_reg_83(3 downto 0),
      r_Alarm_State_reg_84(0) => r_Alarm_State_reg_84(0),
      r_Alarm_State_reg_85(0) => r_Alarm_State_reg_85(0),
      r_Alarm_State_reg_9(0) => r_Alarm_State_reg_9(0),
      \r_BCD_Num_Sel_reg[0]\(2 downto 0) => \r_BCD_Num_Sel_reg[0]\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_0\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_0\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_1\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_1\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_10\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_10\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_11\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_11\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_12\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_12\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_13\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_13\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_14\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_14\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_15\(0) => \r_BCD_Num_Sel_reg[0]_15\(0),
      \r_BCD_Num_Sel_reg[0]_2\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_2\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_3\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_4\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_4\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_5\(3 downto 0) => \r_BCD_Num_Sel_reg[0]_5\(3 downto 0),
      \r_BCD_Num_Sel_reg[0]_6\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[0]_7\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_7\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_8\(2 downto 0) => \r_BCD_Num_Sel_reg[0]_8\(2 downto 0),
      \r_BCD_Num_Sel_reg[0]_9\(1 downto 0) => \r_BCD_Num_Sel_reg[0]_9\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]\(3 downto 0) => \r_BCD_Num_Sel_reg[1]\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_0\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_0\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_10\(0) => \r_BCD_Num_Sel_reg[1]_10\,
      \r_BCD_Num_Sel_reg[1]_11\(0) => \r_BCD_Num_Sel_reg[1]_11\(0),
      \r_BCD_Num_Sel_reg[1]_12\(0) => \r_BCD_Num_Sel_reg[1]_12\(0),
      \r_BCD_Num_Sel_reg[1]_13\(0) => \r_BCD_Num_Sel_reg[1]_13\(0),
      \r_BCD_Num_Sel_reg[1]_14\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_14\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_15\(0) => \r_BCD_Num_Sel_reg[1]_15\(0),
      \r_BCD_Num_Sel_reg[1]_16\(0) => \r_BCD_Num_Sel_reg[1]_16\(0),
      \r_BCD_Num_Sel_reg[1]_17\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_17\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_18\(0) => \r_BCD_Num_Sel_reg[1]_18\(0),
      \r_BCD_Num_Sel_reg[1]_19\(0) => \r_BCD_Num_Sel_reg[1]_19\(0),
      \r_BCD_Num_Sel_reg[1]_2\(2 downto 0) => \r_BCD_Num_Sel_reg[1]_2\(2 downto 0),
      \r_BCD_Num_Sel_reg[1]_20\(0) => \r_BCD_Num_Sel_reg[1]_20\(0),
      \r_BCD_Num_Sel_reg[1]_21\(0) => \r_BCD_Num_Sel_reg[1]_21\(0),
      \r_BCD_Num_Sel_reg[1]_22\(0) => \r_BCD_Num_Sel_reg[1]_22\(0),
      \r_BCD_Num_Sel_reg[1]_23\(0) => \r_BCD_Num_Sel_reg[1]_23\(0),
      \r_BCD_Num_Sel_reg[1]_24\(0) => \r_BCD_Num_Sel_reg[1]_24\(0),
      \r_BCD_Num_Sel_reg[1]_25\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_25\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_26\(0) => \r_BCD_Num_Sel_reg[1]_26\(0),
      \r_BCD_Num_Sel_reg[1]_27\(0) => \r_BCD_Num_Sel_reg[1]_27\(0),
      \r_BCD_Num_Sel_reg[1]_28\(0) => \r_BCD_Num_Sel_reg[1]_28\(0),
      \r_BCD_Num_Sel_reg[1]_29\(0) => \r_BCD_Num_Sel_reg[1]_29\(0),
      \r_BCD_Num_Sel_reg[1]_3\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_3\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_30\(0) => \r_BCD_Num_Sel_reg[1]_30\(0),
      \r_BCD_Num_Sel_reg[1]_31\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_31\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_32\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_32\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_33\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_33\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_34\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_34\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_35\(1 downto 0) => \r_BCD_Num_Sel_reg[1]_35\(1 downto 0),
      \r_BCD_Num_Sel_reg[1]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_5\(3 downto 0) => \r_BCD_Num_Sel_reg[1]_5\(3 downto 0),
      \r_BCD_Num_Sel_reg[1]_6\(0) => \r_BCD_Num_Sel_reg[1]_6\(0),
      \r_BCD_Num_Sel_reg[1]_7\(0) => \r_BCD_Num_Sel_reg[1]_7\(0),
      \r_BCD_Num_Sel_reg[1]_8\(0) => \r_BCD_Num_Sel_reg[1]_8\(0),
      \r_BCD_Num_Sel_reg[1]_9\(0) => \r_BCD_Num_Sel_reg[1]_9\(0),
      \r_BCD_Num_Sel_reg[2]\(0) => \r_BCD_Num_Sel_reg[2]\(0),
      \r_BCD_Num_Sel_reg[2]_0\(0) => \r_BCD_Num_Sel_reg[2]_0\(0),
      \r_BCD_Num_Sel_reg[2]_1\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_1\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_10\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_10\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_11\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_11\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_12\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_12\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_13\(0) => \r_BCD_Num_Sel_reg[2]_13\(0),
      \r_BCD_Num_Sel_reg[2]_14\(0) => \r_BCD_Num_Sel_reg[2]_14\(0),
      \r_BCD_Num_Sel_reg[2]_15\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_15\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_16\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_16\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_17\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_17\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_18\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_18\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_19\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_19\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_2\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_2\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_20\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_20\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_21\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_21\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_22\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_22\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_23\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_23\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_24\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_24\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_25\(0) => \r_BCD_Num_Sel_reg[2]_25\(0),
      \r_BCD_Num_Sel_reg[2]_3\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_3\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_4\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_4\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_5\(2 downto 0) => \r_BCD_Num_Sel_reg[2]_5\(2 downto 0),
      \r_BCD_Num_Sel_reg[2]_6\(1 downto 0) => \r_BCD_Num_Sel_reg[2]_6\(1 downto 0),
      \r_BCD_Num_Sel_reg[2]_7\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_7\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_8\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_8\(3 downto 0),
      \r_BCD_Num_Sel_reg[2]_9\(3 downto 0) => \r_BCD_Num_Sel_reg[2]_9\(3 downto 0),
      \r_BCD_Num_Sel_reg[3]\(2 downto 0) => \r_BCD_Num_Sel_reg[3]\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]_0\(0) => \r_BCD_Num_Sel_reg[3]_0\(0),
      \r_BCD_Num_Sel_reg[3]_1\(2 downto 0) => \r_BCD_Num_Sel_reg[3]_1\(2 downto 0),
      \r_BCD_Num_Sel_reg[3]_2\(0) => \r_BCD_Num_Sel_reg[3]_2\(0),
      \r_BCD_Num_Sel_reg[3]_3\(0) => \r_BCD_Num_Sel_reg[3]_3\(0),
      \r_BCD_Num_Sel_reg[3]_4\(0) => \r_BCD_Num_Sel_reg[3]_4\(0),
      \r_BCD_Num_Sel_reg[3]_5\(0) => \r_BCD_Num_Sel_reg[3]_5\(0),
      \r_BCD_Num_Sel_reg[3]_6\(0) => \r_BCD_Num_Sel_reg[3]_6\(0),
      \r_BCD_Num_Sel_reg[3]_7\(0) => \r_BCD_Num_Sel_reg[3]_7\(0),
      \r_Count_reg[0]\(0) => \r_Count_reg[0]\(0),
      \r_Count_reg[0]_0\(0) => \r_Count_reg[0]_0\(0),
      \r_Count_reg[12]\(3 downto 0) => \r_Count_reg[12]\(3 downto 0),
      \r_Count_reg[12]_0\(3 downto 0) => \r_Count_reg[12]_0\(3 downto 0),
      \r_Count_reg[12]_1\(3 downto 0) => \r_Count_reg[12]_1\(3 downto 0),
      \r_Count_reg[12]_2\(3 downto 0) => \r_Count_reg[12]_2\(3 downto 0),
      \r_Count_reg[12]_3\(3 downto 0) => \r_Count_reg[12]_3\(3 downto 0),
      \r_Count_reg[12]_4\(3 downto 0) => \r_Count_reg[12]_4\(3 downto 0),
      \r_Count_reg[16]\(3 downto 0) => \r_Count_reg[16]\(3 downto 0),
      \r_Count_reg[16]_0\(3 downto 0) => \r_Count_reg[16]_0\(3 downto 0),
      \r_Count_reg[16]_1\(3 downto 0) => \r_Count_reg[16]_1\(3 downto 0),
      \r_Count_reg[16]_2\(3 downto 0) => \r_Count_reg[16]_2\(3 downto 0),
      \r_Count_reg[16]_3\(3 downto 0) => \r_Count_reg[16]_3\(3 downto 0),
      \r_Count_reg[16]_4\(3 downto 0) => \r_Count_reg[16]_4\(3 downto 0),
      \r_Count_reg[1]\(2 downto 0) => \r_Count_reg[1]\(2 downto 0),
      \r_Count_reg[1]_0\(3 downto 0) => \r_Count_reg[1]_0\(3 downto 0),
      \r_Count_reg[1]_1\(2 downto 0) => \r_Count_reg[1]_1\(2 downto 0),
      \r_Count_reg[1]_2\(3 downto 0) => \r_Count_reg[1]_2\(3 downto 0),
      \r_Count_reg[20]\(3 downto 0) => \r_Count_reg[20]\(3 downto 0),
      \r_Count_reg[20]_0\(2 downto 0) => \r_Count_reg[20]_0\(2 downto 0),
      \r_Count_reg[20]_1\(3 downto 0) => \r_Count_reg[20]_1\(3 downto 0),
      \r_Count_reg[20]_2\(3 downto 0) => \r_Count_reg[20]_2\(3 downto 0),
      \r_Count_reg[20]_3\(2 downto 0) => \r_Count_reg[20]_3\(2 downto 0),
      \r_Count_reg[20]_4\(3 downto 0) => \r_Count_reg[20]_4\(3 downto 0),
      \r_Count_reg[20]_5\(2 downto 0) => \r_Count_reg[20]_5\(2 downto 0),
      \r_Count_reg[20]_6\(3 downto 0) => \r_Count_reg[20]_6\(3 downto 0),
      \r_Count_reg[20]_7\(3 downto 0) => \r_Count_reg[20]_7\(3 downto 0),
      \r_Count_reg[20]_8\(2 downto 0) => \r_Count_reg[20]_8\(2 downto 0),
      \r_Count_reg[22]\(0) => \r_Count_reg[22]\(0),
      \r_Count_reg[22]_0\(3 downto 0) => \r_Count_reg[22]_0\(3 downto 0),
      \r_Count_reg[22]_1\(0) => \r_Count_reg[22]_1\(0),
      \r_Count_reg[22]_2\(3 downto 0) => \r_Count_reg[22]_2\(3 downto 0),
      \r_Count_reg[23]\ => \r_Count_reg[23]\,
      \r_Count_reg[23]_0\ => \r_Count_reg[23]_0\,
      \r_Count_reg[23]_1\ => \r_Count_reg[23]_1\,
      \r_Count_reg[23]_10\(2 downto 0) => \r_Count_reg[23]_10\(2 downto 0),
      \r_Count_reg[23]_100\(3 downto 0) => \r_Count_reg[23]_102\(3 downto 0),
      \r_Count_reg[23]_101\(3 downto 0) => \r_Count_reg[23]_103\(3 downto 0),
      \r_Count_reg[23]_102\(3 downto 0) => \r_Count_reg[23]_104\(3 downto 0),
      \r_Count_reg[23]_103\(3 downto 0) => \r_Count_reg[23]_105\(3 downto 0),
      \r_Count_reg[23]_104\(1 downto 0) => \r_Count_reg[23]_106\(1 downto 0),
      \r_Count_reg[23]_105\(2 downto 0) => \r_Count_reg[23]_107\(2 downto 0),
      \r_Count_reg[23]_106\(2 downto 0) => \r_Count_reg[23]_108\(2 downto 0),
      \r_Count_reg[23]_107\(0) => \r_Count_reg[23]_109\(0),
      \r_Count_reg[23]_108\(1 downto 0) => \r_Count_reg[23]_110\(1 downto 0),
      \r_Count_reg[23]_11\(3 downto 0) => \r_Count_reg[23]_11\(3 downto 0),
      \r_Count_reg[23]_12\(3 downto 0) => \r_Count_reg[23]_12\(3 downto 0),
      \r_Count_reg[23]_13\(1) => \r_Count_reg[23]_13\,
      \r_Count_reg[23]_13\(0) => \r_Count_reg[23]_14\(0),
      \r_Count_reg[23]_14\(3 downto 0) => \r_Count_reg[23]_15\(3 downto 0),
      \r_Count_reg[23]_15\(3 downto 0) => \r_Count_reg[23]_16\(3 downto 0),
      \r_Count_reg[23]_16\(1 downto 0) => \r_Count_reg[23]_17\(1 downto 0),
      \r_Count_reg[23]_17\(3 downto 0) => \r_Count_reg[23]_18\(3 downto 0),
      \r_Count_reg[23]_18\(0) => \r_Count_reg[23]_19\(0),
      \r_Count_reg[23]_19\(0) => \r_Count_reg[23]_20\(0),
      \r_Count_reg[23]_2\(2 downto 0) => \r_Count_reg[23]_2\(2 downto 0),
      \r_Count_reg[23]_20\(1 downto 0) => \r_Count_reg[23]_21\(1 downto 0),
      \r_Count_reg[23]_21\(0) => \r_Count_reg[23]_22\(0),
      \r_Count_reg[23]_22\(1 downto 0) => \r_Count_reg[23]_23\(1 downto 0),
      \r_Count_reg[23]_23\(1 downto 0) => \r_Count_reg[23]_24\(1 downto 0),
      \r_Count_reg[23]_24\(3 downto 0) => \r_Count_reg[23]_25\(3 downto 0),
      \r_Count_reg[23]_25\(3 downto 0) => \r_Count_reg[23]_26\(3 downto 0),
      \r_Count_reg[23]_26\(0) => \r_Count_reg[23]_27\(0),
      \r_Count_reg[23]_27\(3 downto 0) => \r_Count_reg[23]_28\(3 downto 0),
      \r_Count_reg[23]_28\(3 downto 0) => \r_Count_reg[23]_29\(3 downto 0),
      \r_Count_reg[23]_29\(0) => \r_Count_reg[23]_30\(0),
      \r_Count_reg[23]_3\ => \r_Count_reg[23]_3\,
      \r_Count_reg[23]_30\(3 downto 0) => \r_Count_reg[23]_31\(3 downto 0),
      \r_Count_reg[23]_31\(3 downto 0) => \r_Count_reg[23]_32\(3 downto 0),
      \r_Count_reg[23]_32\(1 downto 0) => \r_Count_reg[23]_33\(1 downto 0),
      \r_Count_reg[23]_33\(3 downto 0) => \r_Count_reg[23]_34\(3 downto 0),
      \r_Count_reg[23]_34\(1 downto 0) => \r_Count_reg[23]_35\(1 downto 0),
      \r_Count_reg[23]_35\(2 downto 0) => \r_Count_reg[23]_36\(2 downto 0),
      \r_Count_reg[23]_36\(3 downto 0) => \r_Count_reg[23]_37\(3 downto 0),
      \r_Count_reg[23]_37\ => \r_Count_reg[23]_38\,
      \r_Count_reg[23]_38\(3 downto 0) => \r_Count_reg[23]_39\(3 downto 0),
      \r_Count_reg[23]_39\(3 downto 0) => \r_Count_reg[23]_40\(3 downto 0),
      \r_Count_reg[23]_4\(2 downto 0) => \r_Count_reg[23]_4\(2 downto 0),
      \r_Count_reg[23]_40\(1 downto 0) => \r_Count_reg[23]_41\(1 downto 0),
      \r_Count_reg[23]_41\(3 downto 0) => \r_Count_reg[23]_42\(3 downto 0),
      \r_Count_reg[23]_42\(3 downto 0) => \r_Count_reg[23]_43\(3 downto 0),
      \r_Count_reg[23]_43\(3 downto 0) => \r_Count_reg[23]_44\(3 downto 0),
      \r_Count_reg[23]_44\(3 downto 0) => \r_Count_reg[23]_45\(3 downto 0),
      \r_Count_reg[23]_45\(3 downto 0) => \r_Count_reg[23]_46\(3 downto 0),
      \r_Count_reg[23]_46\(3 downto 0) => \r_Count_reg[23]_47\(3 downto 0),
      \r_Count_reg[23]_47\(1 downto 0) => \r_Count_reg[23]_48\(1 downto 0),
      \r_Count_reg[23]_48\(2 downto 0) => \r_Count_reg[23]_49\(2 downto 0),
      \r_Count_reg[23]_49\(2 downto 0) => \r_Count_reg[23]_50\(2 downto 0),
      \r_Count_reg[23]_5\(1 downto 0) => \r_Count_reg[23]_5\(1 downto 0),
      \r_Count_reg[23]_50\(0) => \r_Count_reg[23]_51\(0),
      \r_Count_reg[23]_51\(1 downto 0) => \r_Count_reg[23]_52\(1 downto 0),
      \r_Count_reg[23]_52\ => \r_Count_reg[23]_53\,
      \r_Count_reg[23]_53\ => \r_Count_reg[23]_54\,
      \r_Count_reg[23]_54\ => \r_Count_reg[23]_55\,
      \r_Count_reg[23]_55\(2 downto 0) => \r_Count_reg[23]_56\(2 downto 0),
      \r_Count_reg[23]_56\ => \r_Count_reg[23]_57\,
      \r_Count_reg[23]_57\ => \r_Count_reg[23]_58\,
      \r_Count_reg[23]_58\ => \r_Count_reg[23]_59\,
      \r_Count_reg[23]_59\ => \r_Count_reg[23]_60\,
      \r_Count_reg[23]_6\(1 downto 0) => \r_Count_reg[23]_6\(1 downto 0),
      \r_Count_reg[23]_60\(2 downto 0) => \r_Count_reg[23]_61\(2 downto 0),
      \r_Count_reg[23]_61\ => \r_Count_reg[23]_62\,
      \r_Count_reg[23]_62\(1 downto 0) => \r_Count_reg[23]_63\(1 downto 0),
      \r_Count_reg[23]_63\(1 downto 0) => \r_Count_reg[23]_64\(1 downto 0),
      \r_Count_reg[23]_64\(1 downto 0) => \r_Count_reg[23]_65\(1 downto 0),
      \r_Count_reg[23]_65\(0) => \r_Count_reg[23]_66\(0),
      \r_Count_reg[23]_66\(2 downto 0) => \r_Count_reg[23]_67\(2 downto 0),
      \r_Count_reg[23]_67\(2 downto 0) => \r_Count_reg[23]_68\(2 downto 0),
      \r_Count_reg[23]_68\(3 downto 0) => \r_Count_reg[23]_69\(3 downto 0),
      \r_Count_reg[23]_69\(3 downto 0) => \r_Count_reg[23]_70\(3 downto 0),
      \r_Count_reg[23]_7\(1 downto 0) => \r_Count_reg[23]_7\(1 downto 0),
      \r_Count_reg[23]_70\(1) => \r_Count_reg[23]_71\,
      \r_Count_reg[23]_70\(0) => \r_Count_reg[23]_72\(0),
      \r_Count_reg[23]_71\(3 downto 0) => \r_Count_reg[23]_73\(3 downto 0),
      \r_Count_reg[23]_72\(3 downto 0) => \r_Count_reg[23]_74\(3 downto 0),
      \r_Count_reg[23]_73\(1 downto 0) => \r_Count_reg[23]_75\(1 downto 0),
      \r_Count_reg[23]_74\(3 downto 0) => \r_Count_reg[23]_76\(3 downto 0),
      \r_Count_reg[23]_75\(0) => \r_Count_reg[23]_77\(0),
      \r_Count_reg[23]_76\(0) => \r_Count_reg[23]_78\(0),
      \r_Count_reg[23]_77\(1 downto 0) => \r_Count_reg[23]_79\(1 downto 0),
      \r_Count_reg[23]_78\(0) => \r_Count_reg[23]_80\(0),
      \r_Count_reg[23]_79\(1 downto 0) => \r_Count_reg[23]_81\(1 downto 0),
      \r_Count_reg[23]_8\(0) => \r_Count_reg[23]_8\(0),
      \r_Count_reg[23]_80\(1 downto 0) => \r_Count_reg[23]_82\(1 downto 0),
      \r_Count_reg[23]_81\(3 downto 0) => \r_Count_reg[23]_83\(3 downto 0),
      \r_Count_reg[23]_82\(3 downto 0) => \r_Count_reg[23]_84\(3 downto 0),
      \r_Count_reg[23]_83\(0) => \r_Count_reg[23]_85\(0),
      \r_Count_reg[23]_84\(3 downto 0) => \r_Count_reg[23]_86\(3 downto 0),
      \r_Count_reg[23]_85\(3 downto 0) => \r_Count_reg[23]_87\(3 downto 0),
      \r_Count_reg[23]_86\(0) => \r_Count_reg[23]_88\(0),
      \r_Count_reg[23]_87\(3 downto 0) => \r_Count_reg[23]_89\(3 downto 0),
      \r_Count_reg[23]_88\(3 downto 0) => \r_Count_reg[23]_90\(3 downto 0),
      \r_Count_reg[23]_89\(1 downto 0) => \r_Count_reg[23]_91\(1 downto 0),
      \r_Count_reg[23]_9\(2 downto 0) => \r_Count_reg[23]_9\(2 downto 0),
      \r_Count_reg[23]_90\(3 downto 0) => \r_Count_reg[23]_92\(3 downto 0),
      \r_Count_reg[23]_91\(1 downto 0) => \r_Count_reg[23]_93\(1 downto 0),
      \r_Count_reg[23]_92\(2 downto 0) => \r_Count_reg[23]_94\(2 downto 0),
      \r_Count_reg[23]_93\(3 downto 0) => \r_Count_reg[23]_95\(3 downto 0),
      \r_Count_reg[23]_94\ => \r_Count_reg[23]_96\,
      \r_Count_reg[23]_95\(3 downto 0) => \r_Count_reg[23]_97\(3 downto 0),
      \r_Count_reg[23]_96\(3 downto 0) => \r_Count_reg[23]_98\(3 downto 0),
      \r_Count_reg[23]_97\(1 downto 0) => \r_Count_reg[23]_99\(1 downto 0),
      \r_Count_reg[23]_98\(3 downto 0) => \r_Count_reg[23]_100\(3 downto 0),
      \r_Count_reg[23]_99\(3 downto 0) => \r_Count_reg[23]_101\(3 downto 0),
      \r_Count_reg[3]\(1 downto 0) => \r_Count_reg[3]\(1 downto 0),
      \r_Count_reg[3]_0\(2 downto 0) => \r_Count_reg[3]_0\(2 downto 0),
      \r_Count_reg[3]_1\(0) => \r_Count_reg[3]_1\(0),
      \r_Count_reg[3]_2\(3 downto 0) => \r_Count_reg[3]_2\(3 downto 0),
      \r_Count_reg[3]_3\(0) => \r_Count_reg[3]_3\(0),
      \r_Count_reg[3]_4\(1 downto 0) => \r_Count_reg[3]_4\(1 downto 0),
      \r_Count_reg[3]_5\(1 downto 0) => \r_Count_reg[3]_5\(1 downto 0),
      \r_Count_reg[3]_6\(2 downto 0) => \r_Count_reg[3]_6\(2 downto 0),
      \r_Count_reg[3]_7\(0) => \r_Count_reg[3]_7\(0),
      \r_Count_reg[3]_8\(3 downto 0) => \r_Count_reg[3]_8\(3 downto 0),
      \r_Count_reg[3]_9\(0) => \r_Count_reg[3]_9\(0),
      \r_Count_reg[4]\(0) => \r_Count_reg[4]\(0),
      \r_Count_reg[4]_0\(0) => \r_Count_reg[4]_0\(0),
      \r_Count_reg[4]_1\(0) => \r_Count_reg[4]_1\(0),
      \r_Count_reg[4]_2\(0) => \r_Count_reg[4]_2\(0),
      \r_Count_reg[4]_3\(0) => \r_Count_reg[4]_3\(0),
      \r_Count_reg[8]\(3 downto 0) => \r_Count_reg[8]\(3 downto 0),
      \r_Count_reg[8]_0\(3 downto 0) => \r_Count_reg[8]_0\(3 downto 0),
      \r_Count_reg[8]_1\(2 downto 0) => \r_Count_reg[8]_1\(2 downto 0),
      \r_Count_reg[8]_2\(3 downto 0) => \r_Count_reg[8]_2\(3 downto 0),
      \r_Count_reg[8]_3\(3 downto 0) => \r_Count_reg[8]_3\(3 downto 0),
      \r_Count_reg[8]_4\(2 downto 0) => \r_Count_reg[8]_4\(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Alarm_Clock_Alarm_Clock_0_1 is
  port (
    i_Clk_100MHz : in STD_LOGIC;
    i_Reset : in STD_LOGIC;
    i_Change_Time : in STD_LOGIC;
    i_Change_Alarm : in STD_LOGIC;
    i_Minutes_Inc : in STD_LOGIC;
    i_Minutes_Dec : in STD_LOGIC;
    i_Hours_Inc : in STD_LOGIC;
    i_Hours_Dec : in STD_LOGIC;
    i_Alarm_Enable : in STD_LOGIC;
    o_Segments : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_Anodes : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_Alarm_Enabled : out STD_LOGIC;
    o_Alarm_On : out STD_LOGIC;
    o_PM : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Alarm_Clock_Alarm_Clock_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Alarm_Clock_Alarm_Clock_0_1 : entity is "Alarm_Clock_Alarm_Clock_0_1,Alarm_Clock_v2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Alarm_Clock_Alarm_Clock_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Alarm_Clock_Alarm_Clock_0_1 : entity is "Alarm_Clock_v2_0,Vivado 2016.3";
end Alarm_Clock_Alarm_Clock_0_1;

architecture STRUCTURE of Alarm_Clock_Alarm_Clock_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal inst_n_10 : STD_LOGIC;
  signal inst_n_100 : STD_LOGIC;
  signal inst_n_101 : STD_LOGIC;
  signal inst_n_102 : STD_LOGIC;
  signal inst_n_103 : STD_LOGIC;
  signal inst_n_104 : STD_LOGIC;
  signal inst_n_105 : STD_LOGIC;
  signal inst_n_106 : STD_LOGIC;
  signal inst_n_107 : STD_LOGIC;
  signal inst_n_108 : STD_LOGIC;
  signal inst_n_109 : STD_LOGIC;
  signal inst_n_11 : STD_LOGIC;
  signal inst_n_110 : STD_LOGIC;
  signal inst_n_111 : STD_LOGIC;
  signal inst_n_112 : STD_LOGIC;
  signal inst_n_113 : STD_LOGIC;
  signal inst_n_114 : STD_LOGIC;
  signal inst_n_115 : STD_LOGIC;
  signal inst_n_116 : STD_LOGIC;
  signal inst_n_117 : STD_LOGIC;
  signal inst_n_118 : STD_LOGIC;
  signal inst_n_119 : STD_LOGIC;
  signal inst_n_12 : STD_LOGIC;
  signal inst_n_120 : STD_LOGIC;
  signal inst_n_121 : STD_LOGIC;
  signal inst_n_122 : STD_LOGIC;
  signal inst_n_123 : STD_LOGIC;
  signal inst_n_124 : STD_LOGIC;
  signal inst_n_125 : STD_LOGIC;
  signal inst_n_126 : STD_LOGIC;
  signal inst_n_127 : STD_LOGIC;
  signal inst_n_128 : STD_LOGIC;
  signal inst_n_129 : STD_LOGIC;
  signal inst_n_13 : STD_LOGIC;
  signal inst_n_130 : STD_LOGIC;
  signal inst_n_131 : STD_LOGIC;
  signal inst_n_132 : STD_LOGIC;
  signal inst_n_133 : STD_LOGIC;
  signal inst_n_134 : STD_LOGIC;
  signal inst_n_135 : STD_LOGIC;
  signal inst_n_136 : STD_LOGIC;
  signal inst_n_137 : STD_LOGIC;
  signal inst_n_138 : STD_LOGIC;
  signal inst_n_139 : STD_LOGIC;
  signal inst_n_14 : STD_LOGIC;
  signal inst_n_140 : STD_LOGIC;
  signal inst_n_141 : STD_LOGIC;
  signal inst_n_142 : STD_LOGIC;
  signal inst_n_143 : STD_LOGIC;
  signal inst_n_144 : STD_LOGIC;
  signal inst_n_145 : STD_LOGIC;
  signal inst_n_146 : STD_LOGIC;
  signal inst_n_147 : STD_LOGIC;
  signal inst_n_148 : STD_LOGIC;
  signal inst_n_149 : STD_LOGIC;
  signal inst_n_15 : STD_LOGIC;
  signal inst_n_150 : STD_LOGIC;
  signal inst_n_151 : STD_LOGIC;
  signal inst_n_152 : STD_LOGIC;
  signal inst_n_153 : STD_LOGIC;
  signal inst_n_154 : STD_LOGIC;
  signal inst_n_155 : STD_LOGIC;
  signal inst_n_156 : STD_LOGIC;
  signal inst_n_157 : STD_LOGIC;
  signal inst_n_158 : STD_LOGIC;
  signal inst_n_159 : STD_LOGIC;
  signal inst_n_16 : STD_LOGIC;
  signal inst_n_160 : STD_LOGIC;
  signal inst_n_161 : STD_LOGIC;
  signal inst_n_162 : STD_LOGIC;
  signal inst_n_163 : STD_LOGIC;
  signal inst_n_164 : STD_LOGIC;
  signal inst_n_165 : STD_LOGIC;
  signal inst_n_166 : STD_LOGIC;
  signal inst_n_167 : STD_LOGIC;
  signal inst_n_168 : STD_LOGIC;
  signal inst_n_169 : STD_LOGIC;
  signal inst_n_17 : STD_LOGIC;
  signal inst_n_170 : STD_LOGIC;
  signal inst_n_171 : STD_LOGIC;
  signal inst_n_172 : STD_LOGIC;
  signal inst_n_173 : STD_LOGIC;
  signal inst_n_174 : STD_LOGIC;
  signal inst_n_175 : STD_LOGIC;
  signal inst_n_176 : STD_LOGIC;
  signal inst_n_177 : STD_LOGIC;
  signal inst_n_178 : STD_LOGIC;
  signal inst_n_179 : STD_LOGIC;
  signal inst_n_18 : STD_LOGIC;
  signal inst_n_180 : STD_LOGIC;
  signal inst_n_181 : STD_LOGIC;
  signal inst_n_182 : STD_LOGIC;
  signal inst_n_183 : STD_LOGIC;
  signal inst_n_184 : STD_LOGIC;
  signal inst_n_185 : STD_LOGIC;
  signal inst_n_186 : STD_LOGIC;
  signal inst_n_187 : STD_LOGIC;
  signal inst_n_188 : STD_LOGIC;
  signal inst_n_189 : STD_LOGIC;
  signal inst_n_19 : STD_LOGIC;
  signal inst_n_190 : STD_LOGIC;
  signal inst_n_191 : STD_LOGIC;
  signal inst_n_192 : STD_LOGIC;
  signal inst_n_193 : STD_LOGIC;
  signal inst_n_194 : STD_LOGIC;
  signal inst_n_195 : STD_LOGIC;
  signal inst_n_196 : STD_LOGIC;
  signal inst_n_197 : STD_LOGIC;
  signal inst_n_198 : STD_LOGIC;
  signal inst_n_199 : STD_LOGIC;
  signal inst_n_20 : STD_LOGIC;
  signal inst_n_200 : STD_LOGIC;
  signal inst_n_201 : STD_LOGIC;
  signal inst_n_202 : STD_LOGIC;
  signal inst_n_203 : STD_LOGIC;
  signal inst_n_204 : STD_LOGIC;
  signal inst_n_205 : STD_LOGIC;
  signal inst_n_206 : STD_LOGIC;
  signal inst_n_207 : STD_LOGIC;
  signal inst_n_208 : STD_LOGIC;
  signal inst_n_209 : STD_LOGIC;
  signal inst_n_21 : STD_LOGIC;
  signal inst_n_210 : STD_LOGIC;
  signal inst_n_211 : STD_LOGIC;
  signal inst_n_212 : STD_LOGIC;
  signal inst_n_213 : STD_LOGIC;
  signal inst_n_214 : STD_LOGIC;
  signal inst_n_215 : STD_LOGIC;
  signal inst_n_216 : STD_LOGIC;
  signal inst_n_217 : STD_LOGIC;
  signal inst_n_218 : STD_LOGIC;
  signal inst_n_219 : STD_LOGIC;
  signal inst_n_22 : STD_LOGIC;
  signal inst_n_220 : STD_LOGIC;
  signal inst_n_221 : STD_LOGIC;
  signal inst_n_222 : STD_LOGIC;
  signal inst_n_223 : STD_LOGIC;
  signal inst_n_224 : STD_LOGIC;
  signal inst_n_225 : STD_LOGIC;
  signal inst_n_226 : STD_LOGIC;
  signal inst_n_227 : STD_LOGIC;
  signal inst_n_228 : STD_LOGIC;
  signal inst_n_229 : STD_LOGIC;
  signal inst_n_23 : STD_LOGIC;
  signal inst_n_230 : STD_LOGIC;
  signal inst_n_231 : STD_LOGIC;
  signal inst_n_232 : STD_LOGIC;
  signal inst_n_233 : STD_LOGIC;
  signal inst_n_234 : STD_LOGIC;
  signal inst_n_235 : STD_LOGIC;
  signal inst_n_236 : STD_LOGIC;
  signal inst_n_237 : STD_LOGIC;
  signal inst_n_238 : STD_LOGIC;
  signal inst_n_239 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_240 : STD_LOGIC;
  signal inst_n_241 : STD_LOGIC;
  signal inst_n_242 : STD_LOGIC;
  signal inst_n_243 : STD_LOGIC;
  signal inst_n_244 : STD_LOGIC;
  signal inst_n_245 : STD_LOGIC;
  signal inst_n_246 : STD_LOGIC;
  signal inst_n_247 : STD_LOGIC;
  signal inst_n_248 : STD_LOGIC;
  signal inst_n_249 : STD_LOGIC;
  signal inst_n_25 : STD_LOGIC;
  signal inst_n_250 : STD_LOGIC;
  signal inst_n_251 : STD_LOGIC;
  signal inst_n_252 : STD_LOGIC;
  signal inst_n_253 : STD_LOGIC;
  signal inst_n_254 : STD_LOGIC;
  signal inst_n_255 : STD_LOGIC;
  signal inst_n_256 : STD_LOGIC;
  signal inst_n_257 : STD_LOGIC;
  signal inst_n_258 : STD_LOGIC;
  signal inst_n_259 : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal inst_n_260 : STD_LOGIC;
  signal inst_n_261 : STD_LOGIC;
  signal inst_n_262 : STD_LOGIC;
  signal inst_n_263 : STD_LOGIC;
  signal inst_n_264 : STD_LOGIC;
  signal inst_n_265 : STD_LOGIC;
  signal inst_n_266 : STD_LOGIC;
  signal inst_n_267 : STD_LOGIC;
  signal inst_n_268 : STD_LOGIC;
  signal inst_n_269 : STD_LOGIC;
  signal inst_n_27 : STD_LOGIC;
  signal inst_n_270 : STD_LOGIC;
  signal inst_n_271 : STD_LOGIC;
  signal inst_n_272 : STD_LOGIC;
  signal inst_n_273 : STD_LOGIC;
  signal inst_n_274 : STD_LOGIC;
  signal inst_n_275 : STD_LOGIC;
  signal inst_n_276 : STD_LOGIC;
  signal inst_n_277 : STD_LOGIC;
  signal inst_n_278 : STD_LOGIC;
  signal inst_n_279 : STD_LOGIC;
  signal inst_n_28 : STD_LOGIC;
  signal inst_n_280 : STD_LOGIC;
  signal inst_n_281 : STD_LOGIC;
  signal inst_n_282 : STD_LOGIC;
  signal inst_n_283 : STD_LOGIC;
  signal inst_n_284 : STD_LOGIC;
  signal inst_n_285 : STD_LOGIC;
  signal inst_n_286 : STD_LOGIC;
  signal inst_n_287 : STD_LOGIC;
  signal inst_n_288 : STD_LOGIC;
  signal inst_n_289 : STD_LOGIC;
  signal inst_n_29 : STD_LOGIC;
  signal inst_n_290 : STD_LOGIC;
  signal inst_n_291 : STD_LOGIC;
  signal inst_n_292 : STD_LOGIC;
  signal inst_n_293 : STD_LOGIC;
  signal inst_n_294 : STD_LOGIC;
  signal inst_n_295 : STD_LOGIC;
  signal inst_n_296 : STD_LOGIC;
  signal inst_n_297 : STD_LOGIC;
  signal inst_n_298 : STD_LOGIC;
  signal inst_n_299 : STD_LOGIC;
  signal inst_n_30 : STD_LOGIC;
  signal inst_n_300 : STD_LOGIC;
  signal inst_n_301 : STD_LOGIC;
  signal inst_n_302 : STD_LOGIC;
  signal inst_n_303 : STD_LOGIC;
  signal inst_n_304 : STD_LOGIC;
  signal inst_n_305 : STD_LOGIC;
  signal inst_n_306 : STD_LOGIC;
  signal inst_n_307 : STD_LOGIC;
  signal inst_n_308 : STD_LOGIC;
  signal inst_n_309 : STD_LOGIC;
  signal inst_n_31 : STD_LOGIC;
  signal inst_n_310 : STD_LOGIC;
  signal inst_n_311 : STD_LOGIC;
  signal inst_n_312 : STD_LOGIC;
  signal inst_n_313 : STD_LOGIC;
  signal inst_n_314 : STD_LOGIC;
  signal inst_n_315 : STD_LOGIC;
  signal inst_n_316 : STD_LOGIC;
  signal inst_n_317 : STD_LOGIC;
  signal inst_n_318 : STD_LOGIC;
  signal inst_n_319 : STD_LOGIC;
  signal inst_n_32 : STD_LOGIC;
  signal inst_n_320 : STD_LOGIC;
  signal inst_n_321 : STD_LOGIC;
  signal inst_n_322 : STD_LOGIC;
  signal inst_n_323 : STD_LOGIC;
  signal inst_n_324 : STD_LOGIC;
  signal inst_n_325 : STD_LOGIC;
  signal inst_n_326 : STD_LOGIC;
  signal inst_n_327 : STD_LOGIC;
  signal inst_n_328 : STD_LOGIC;
  signal inst_n_329 : STD_LOGIC;
  signal inst_n_33 : STD_LOGIC;
  signal inst_n_330 : STD_LOGIC;
  signal inst_n_331 : STD_LOGIC;
  signal inst_n_332 : STD_LOGIC;
  signal inst_n_333 : STD_LOGIC;
  signal inst_n_334 : STD_LOGIC;
  signal inst_n_335 : STD_LOGIC;
  signal inst_n_336 : STD_LOGIC;
  signal inst_n_337 : STD_LOGIC;
  signal inst_n_338 : STD_LOGIC;
  signal inst_n_339 : STD_LOGIC;
  signal inst_n_34 : STD_LOGIC;
  signal inst_n_340 : STD_LOGIC;
  signal inst_n_341 : STD_LOGIC;
  signal inst_n_342 : STD_LOGIC;
  signal inst_n_343 : STD_LOGIC;
  signal inst_n_344 : STD_LOGIC;
  signal inst_n_345 : STD_LOGIC;
  signal inst_n_346 : STD_LOGIC;
  signal inst_n_347 : STD_LOGIC;
  signal inst_n_348 : STD_LOGIC;
  signal inst_n_349 : STD_LOGIC;
  signal inst_n_35 : STD_LOGIC;
  signal inst_n_350 : STD_LOGIC;
  signal inst_n_351 : STD_LOGIC;
  signal inst_n_352 : STD_LOGIC;
  signal inst_n_353 : STD_LOGIC;
  signal inst_n_354 : STD_LOGIC;
  signal inst_n_355 : STD_LOGIC;
  signal inst_n_356 : STD_LOGIC;
  signal inst_n_357 : STD_LOGIC;
  signal inst_n_358 : STD_LOGIC;
  signal inst_n_359 : STD_LOGIC;
  signal inst_n_36 : STD_LOGIC;
  signal inst_n_360 : STD_LOGIC;
  signal inst_n_361 : STD_LOGIC;
  signal inst_n_362 : STD_LOGIC;
  signal inst_n_363 : STD_LOGIC;
  signal inst_n_364 : STD_LOGIC;
  signal inst_n_365 : STD_LOGIC;
  signal inst_n_366 : STD_LOGIC;
  signal inst_n_367 : STD_LOGIC;
  signal inst_n_368 : STD_LOGIC;
  signal inst_n_369 : STD_LOGIC;
  signal inst_n_37 : STD_LOGIC;
  signal inst_n_370 : STD_LOGIC;
  signal inst_n_371 : STD_LOGIC;
  signal inst_n_372 : STD_LOGIC;
  signal inst_n_373 : STD_LOGIC;
  signal inst_n_374 : STD_LOGIC;
  signal inst_n_375 : STD_LOGIC;
  signal inst_n_376 : STD_LOGIC;
  signal inst_n_377 : STD_LOGIC;
  signal inst_n_38 : STD_LOGIC;
  signal inst_n_39 : STD_LOGIC;
  signal inst_n_40 : STD_LOGIC;
  signal inst_n_41 : STD_LOGIC;
  signal inst_n_42 : STD_LOGIC;
  signal inst_n_43 : STD_LOGIC;
  signal inst_n_44 : STD_LOGIC;
  signal inst_n_45 : STD_LOGIC;
  signal inst_n_46 : STD_LOGIC;
  signal inst_n_47 : STD_LOGIC;
  signal inst_n_48 : STD_LOGIC;
  signal inst_n_49 : STD_LOGIC;
  signal inst_n_50 : STD_LOGIC;
  signal inst_n_51 : STD_LOGIC;
  signal inst_n_52 : STD_LOGIC;
  signal inst_n_53 : STD_LOGIC;
  signal inst_n_54 : STD_LOGIC;
  signal inst_n_55 : STD_LOGIC;
  signal inst_n_56 : STD_LOGIC;
  signal inst_n_57 : STD_LOGIC;
  signal inst_n_58 : STD_LOGIC;
  signal inst_n_59 : STD_LOGIC;
  signal inst_n_6 : STD_LOGIC;
  signal inst_n_60 : STD_LOGIC;
  signal inst_n_61 : STD_LOGIC;
  signal inst_n_62 : STD_LOGIC;
  signal inst_n_63 : STD_LOGIC;
  signal inst_n_64 : STD_LOGIC;
  signal inst_n_65 : STD_LOGIC;
  signal inst_n_66 : STD_LOGIC;
  signal inst_n_67 : STD_LOGIC;
  signal inst_n_68 : STD_LOGIC;
  signal inst_n_69 : STD_LOGIC;
  signal inst_n_7 : STD_LOGIC;
  signal inst_n_70 : STD_LOGIC;
  signal inst_n_71 : STD_LOGIC;
  signal inst_n_72 : STD_LOGIC;
  signal inst_n_73 : STD_LOGIC;
  signal inst_n_74 : STD_LOGIC;
  signal inst_n_75 : STD_LOGIC;
  signal inst_n_76 : STD_LOGIC;
  signal inst_n_77 : STD_LOGIC;
  signal inst_n_78 : STD_LOGIC;
  signal inst_n_79 : STD_LOGIC;
  signal inst_n_8 : STD_LOGIC;
  signal inst_n_80 : STD_LOGIC;
  signal inst_n_81 : STD_LOGIC;
  signal inst_n_82 : STD_LOGIC;
  signal inst_n_83 : STD_LOGIC;
  signal inst_n_84 : STD_LOGIC;
  signal inst_n_85 : STD_LOGIC;
  signal inst_n_86 : STD_LOGIC;
  signal inst_n_87 : STD_LOGIC;
  signal inst_n_88 : STD_LOGIC;
  signal inst_n_89 : STD_LOGIC;
  signal inst_n_9 : STD_LOGIC;
  signal inst_n_90 : STD_LOGIC;
  signal inst_n_91 : STD_LOGIC;
  signal inst_n_92 : STD_LOGIC;
  signal inst_n_93 : STD_LOGIC;
  signal inst_n_94 : STD_LOGIC;
  signal inst_n_95 : STD_LOGIC;
  signal inst_n_96 : STD_LOGIC;
  signal inst_n_97 : STD_LOGIC;
  signal inst_n_98 : STD_LOGIC;
  signal inst_n_99 : STD_LOGIC;
  signal o_PM_INST_0_i_112_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_122_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_130_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_131_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_132_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_140_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_141_n_0 : STD_LOGIC;
  signal o_PM_INST_0_i_142_n_0 : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_130_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_176_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_282_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_283_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_284_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_319_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_4\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_5\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_6\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_320_n_7\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_336_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_440_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_444_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_445_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_446_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_447_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_448_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_449_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_450_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_451_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_489_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_490_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_491_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_492_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_493_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_494_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_495_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_496_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_580_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_581_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__0_i_582_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1000_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1001_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1003_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1004_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1006_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1007_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1008_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1026_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1029_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1030_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1031_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1032_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1033_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1034_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1035_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1036_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1050_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1053_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1054_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1055_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1056_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1057_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1058_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1059_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1060_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1085_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1086_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1087_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1090_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1091_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1117_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1118_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1119_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1122_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1123_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1145_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1146_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1147_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1149_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1150_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1151_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1180_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1181_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1182_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1184_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1185_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1186_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1212_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1213_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1217_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1232_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1233_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1237_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1248_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1249_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1251_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1252_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1255_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1256_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1258_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_1259_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_221_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_222_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_224_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_225_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_226_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_227_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_235_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_236_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_237_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_238_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_245_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_246_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_247_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_248_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_249_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_250_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_252_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_253_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_254_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_286_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_287_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_289_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_290_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_291_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_292_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_300_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_301_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_302_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_303_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_310_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_311_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_312_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_313_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_314_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_315_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_317_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_318_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_319_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_330_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_331_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_332_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_333_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_334_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_335_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_336_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_337_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_338_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_339_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_340_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_341_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_342_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_343_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_348_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_349_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_350_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_351_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_352_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_353_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_354_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_355_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_360_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_361_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_362_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_363_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_364_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_365_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_366_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_367_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_400_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_401_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_402_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_405_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_406_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_455_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_456_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_457_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_460_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_461_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_484_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_485_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_488_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_489_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_499_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_500_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_503_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_504_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_540_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_541_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_542_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_543_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_544_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_545_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_546_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_547_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_549_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_550_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_551_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_552_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_553_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_559_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_560_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_561_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_562_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_563_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_564_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_606_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_607_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_608_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_609_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_610_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_611_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_612_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_613_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_615_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_616_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_617_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_618_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_619_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_625_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_626_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_627_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_628_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_629_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_630_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_650_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_651_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_651_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_651_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_651_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_654_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_655_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_659_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_671_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_672_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_673_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_674_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_675_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_676_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_677_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_683_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_684_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_685_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_686_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_687_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_688_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_688_n_1\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_688_n_2\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_688_n_3\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_691_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_692_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_696_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_708_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_709_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_710_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_711_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_712_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_713_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_714_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_720_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_721_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_722_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_723_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_760_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_761_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_762_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_763_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_764_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_765_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_766_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_767_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_769_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_770_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_771_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_772_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_773_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_774_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_775_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_776_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_824_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_825_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_826_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_827_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_828_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_829_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_830_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_831_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_833_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_834_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_835_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_836_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_837_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_838_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_839_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_840_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_854_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_855_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_856_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_857_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_858_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_859_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_860_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_863_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_864_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_865_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_866_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_867_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_880_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_881_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_882_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_883_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_884_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_885_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_886_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_889_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_890_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_891_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_892_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_893_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_933_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_934_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_935_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_936_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_937_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_938_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_939_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_940_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_942_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_943_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_945_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_946_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_947_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_994_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_995_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_996_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_997_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_998_n_0\ : STD_LOGIC;
  signal \r_Alarm_Next_State1_carry__1_i_999_n_0\ : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1030_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1031_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1032_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1033_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1034_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1035_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1036_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1050_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1051_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1052_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1053_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1054_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1055_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1056_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1074_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1079_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1110_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1111_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1112_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1113_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1114_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1115_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1116_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1156_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1160_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1179_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1180_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1181_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1182_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1183_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1184_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1185_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_120_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_121_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1225_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_1229_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_122_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_123_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_124_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_125_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_126_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_127_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_128_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_129_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_164_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_165_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_166_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_167_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_168_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_169_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_170_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_171_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_172_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_187_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_188_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_189_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_190_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_191_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_192_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_193_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_194_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_195_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_227_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_228_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_229_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_230_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_231_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_232_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_233_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_234_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_235_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_23_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_240_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_241_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_245_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_24_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_25_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_26_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_28_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_28_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_28_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_28_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_28_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_295_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_300_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_301_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_302_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_303_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_304_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_305_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_306_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_307_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_308_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_339_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_352_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_353_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_354_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_355_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_356_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_357_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_358_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_359_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_360_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_392_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_393_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_394_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_395_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_396_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_397_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_398_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_399_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_400_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_446_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_447_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_448_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_449_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_44_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_450_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_451_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_452_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_453_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_454_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_45_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_45_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_45_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_45_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_45_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_464_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_465_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_466_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_468_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_469_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_470_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_504_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_505_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_506_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_507_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_511_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_512_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_513_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_514_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_515_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_516_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_517_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_518_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_519_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_540_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_541_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_545_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_595_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_596_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_597_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_598_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_5_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_609_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_610_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_611_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_612_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_613_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_614_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_615_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_616_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_617_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_644_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_645_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_649_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_683_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_684_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_685_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_686_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_687_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_688_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_689_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_690_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_691_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_718_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_719_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_723_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_73_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_73_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_73_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_73_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_73_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_74_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_74_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_74_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_74_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_74_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_775_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_776_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_777_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_778_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_779_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_77_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_77_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_77_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_77_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_77_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_780_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_781_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_782_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_783_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_785_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_78_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_78_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_78_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_78_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_78_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_790_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_814_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_815_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_816_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_817_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_818_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_819_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_820_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_821_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_822_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_835_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_836_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_837_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_839_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_840_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_841_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_885_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_886_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_887_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_888_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_889_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_890_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_891_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_892_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_893_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_89_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_90_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_918_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_919_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_91_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_920_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_921_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_922_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_923_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_924_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_925_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_92_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_93_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_1 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_2 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_3 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_4 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_5 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_6 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_949_n_7 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_94_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_950_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_951_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_952_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_953_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_954_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_955_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_956_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_957_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_982_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_983_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_984_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_985_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_986_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_987_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_988_n_0 : STD_LOGIC;
  signal r_Alarm_Next_State1_carry_i_989_n_0 : STD_LOGIC;
  signal \NLW_r_Alarm_Next_State1_carry__0_i_130_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_176_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__0_i_176_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_651_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_Alarm_Next_State1_carry__1_i_688_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_Alarm_Next_State1_carry_i_28_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_45_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_45_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_73_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_73_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_74_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_74_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_77_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_77_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_Alarm_Next_State1_carry_i_78_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_r_Alarm_Next_State1_carry_i_78_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1000\ : label is "lutpair278";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1001\ : label is "lutpair277";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1003\ : label is "lutpair257";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1004\ : label is "lutpair256";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1006\ : label is "lutpair258";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1008\ : label is "lutpair257";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1029\ : label is "lutpair67";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1030\ : label is "lutpair66";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1031\ : label is "lutpair65";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1032\ : label is "lutpair64";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1033\ : label is "lutpair68";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1034\ : label is "lutpair67";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1035\ : label is "lutpair66";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1036\ : label is "lutpair65";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1053\ : label is "lutpair225";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1054\ : label is "lutpair224";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1055\ : label is "lutpair223";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1056\ : label is "lutpair222";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1057\ : label is "lutpair226";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1058\ : label is "lutpair225";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1059\ : label is "lutpair224";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1060\ : label is "lutpair223";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1145\ : label is "lutpair63";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1146\ : label is "lutpair62";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1147\ : label is "lutpair61";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1149\ : label is "lutpair64";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1150\ : label is "lutpair63";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1151\ : label is "lutpair62";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1180\ : label is "lutpair221";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1181\ : label is "lutpair220";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1182\ : label is "lutpair219";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1184\ : label is "lutpair222";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1185\ : label is "lutpair221";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1186\ : label is "lutpair220";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1212\ : label is "lutpair58";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1217\ : label is "lutpair58";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1232\ : label is "lutpair216";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_1237\ : label is "lutpair216";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_221\ : label is "lutpair93";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_222\ : label is "lutpair92";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_224\ : label is "lutpair93";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_226\ : label is "lutpair92";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_227\ : label is "lutpair91";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_245\ : label is "lutpair134";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_248\ : label is "lutpair133";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_249\ : label is "lutpair132";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_250\ : label is "lutpair131";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_252\ : label is "lutpair134";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_253\ : label is "lutpair133";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_254\ : label is "lutpair132";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_286\ : label is "lutpair251";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_287\ : label is "lutpair250";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_289\ : label is "lutpair251";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_291\ : label is "lutpair250";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_292\ : label is "lutpair249";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_310\ : label is "lutpair292";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_313\ : label is "lutpair291";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_314\ : label is "lutpair290";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_315\ : label is "lutpair289";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_317\ : label is "lutpair292";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_318\ : label is "lutpair291";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_319\ : label is "lutpair290";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_330\ : label is "lutpair96";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_331\ : label is "lutpair95";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_332\ : label is "lutpair94";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_334\ : label is "lutpair96";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_335\ : label is "lutpair95";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_336\ : label is "lutpair94";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_337\ : label is "lutpair254";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_338\ : label is "lutpair253";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_339\ : label is "lutpair252";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_341\ : label is "lutpair254";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_342\ : label is "lutpair253";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_343\ : label is "lutpair252";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_348\ : label is "lutpair80";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_349\ : label is "lutpair79";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_350\ : label is "lutpair78";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_351\ : label is "lutpair77";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_353\ : label is "lutpair80";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_354\ : label is "lutpair79";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_355\ : label is "lutpair78";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_360\ : label is "lutpair238";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_361\ : label is "lutpair237";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_362\ : label is "lutpair236";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_363\ : label is "lutpair235";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_365\ : label is "lutpair238";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_366\ : label is "lutpair237";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_367\ : label is "lutpair236";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_400\ : label is "lutpair128";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_401\ : label is "lutpair127";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_402\ : label is "lutpair126";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_405\ : label is "lutpair128";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_406\ : label is "lutpair127";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_455\ : label is "lutpair286";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_456\ : label is "lutpair285";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_457\ : label is "lutpair284";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_460\ : label is "lutpair286";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_461\ : label is "lutpair285";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_484\ : label is "lutpair76";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_485\ : label is "lutpair75";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_488\ : label is "lutpair77";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_489\ : label is "lutpair76";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_499\ : label is "lutpair234";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_500\ : label is "lutpair233";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_503\ : label is "lutpair235";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_504\ : label is "lutpair234";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_540\ : label is "lutpair125";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_543\ : label is "lutpair124";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_544\ : label is "lutpair126";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_545\ : label is "lutpair125";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_549\ : label is "lutpair104";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_550\ : label is "lutpair104";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_606\ : label is "lutpair283";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_609\ : label is "lutpair282";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_610\ : label is "lutpair284";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_611\ : label is "lutpair283";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_615\ : label is "lutpair262";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_616\ : label is "lutpair262";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_654\ : label is "lutpair72";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_659\ : label is "lutpair72";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_671\ : label is "lutpair71";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_672\ : label is "lutpair70";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_673\ : label is "lutpair69";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_675\ : label is "lutpair71";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_676\ : label is "lutpair70";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_677\ : label is "lutpair69";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_691\ : label is "lutpair230";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_696\ : label is "lutpair230";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_708\ : label is "lutpair229";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_709\ : label is "lutpair228";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_710\ : label is "lutpair227";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_712\ : label is "lutpair229";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_713\ : label is "lutpair228";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_714\ : label is "lutpair227";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_760\ : label is "lutpair123";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_763\ : label is "lutpair122";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_764\ : label is "lutpair124";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_765\ : label is "lutpair123";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_769\ : label is "lutpair103";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_770\ : label is "lutpair102";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_771\ : label is "lutpair101";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_772\ : label is "lutpair100";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_774\ : label is "lutpair103";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_775\ : label is "lutpair102";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_776\ : label is "lutpair101";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_824\ : label is "lutpair281";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_827\ : label is "lutpair280";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_828\ : label is "lutpair282";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_829\ : label is "lutpair281";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_833\ : label is "lutpair261";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_834\ : label is "lutpair260";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_835\ : label is "lutpair259";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_836\ : label is "lutpair258";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_838\ : label is "lutpair261";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_839\ : label is "lutpair260";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_840\ : label is "lutpair259";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_863\ : label is "lutpair68";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_889\ : label is "lutpair226";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_933\ : label is "lutpair121";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_934\ : label is "lutpair120";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_935\ : label is "lutpair119";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_936\ : label is "lutpair118";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_937\ : label is "lutpair122";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_938\ : label is "lutpair121";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_939\ : label is "lutpair120";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_940\ : label is "lutpair119";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_942\ : label is "lutpair99";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_943\ : label is "lutpair98";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_945\ : label is "lutpair100";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_947\ : label is "lutpair99";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_994\ : label is "lutpair279";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_995\ : label is "lutpair278";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_996\ : label is "lutpair277";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_997\ : label is "lutpair276";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_998\ : label is "lutpair280";
  attribute HLUTNM of \r_Alarm_Next_State1_carry__1_i_999\ : label is "lutpair279";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1030 : label is "lutpair48";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1031 : label is "lutpair47";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1033 : label is "lutpair49";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1034 : label is "lutpair48";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1035 : label is "lutpair47";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1050 : label is "lutpair206";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1051 : label is "lutpair205";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1053 : label is "lutpair207";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1054 : label is "lutpair206";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1055 : label is "lutpair205";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1074 : label is "lutpair198";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1079 : label is "lutpair198";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1110 : label is "lutpair301";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1111 : label is "lutpair300";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1113 : label is "lutpair302";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1114 : label is "lutpair301";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1115 : label is "lutpair300";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1156 : label is "lutpair333";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1160 : label is "lutpair294";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1179 : label is "lutpair143";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1180 : label is "lutpair142";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1182 : label is "lutpair144";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1183 : label is "lutpair143";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1184 : label is "lutpair142";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1225 : label is "lutpair324";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_1229 : label is "lutpair136";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_229 : label is "lutpair55";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_230 : label is "lutpair54";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_231 : label is "lutpair53";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_234 : label is "lutpair55";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_235 : label is "lutpair54";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_240 : label is "lutpair46";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_241 : label is "lutpair45";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_245 : label is "lutpair46";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_302 : label is "lutpair213";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_303 : label is "lutpair212";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_304 : label is "lutpair211";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_307 : label is "lutpair213";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_308 : label is "lutpair212";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_354 : label is "lutpair312";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_355 : label is "lutpair311";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_356 : label is "lutpair310";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_359 : label is "lutpair312";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_360 : label is "lutpair311";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_394 : label is "lutpair154";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_395 : label is "lutpair153";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_396 : label is "lutpair152";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_399 : label is "lutpair154";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_400 : label is "lutpair153";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_447 : label is "lutpair52";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_450 : label is "lutpair51";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_451 : label is "lutpair53";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_452 : label is "lutpair52";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_464 : label is "lutpair44";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_465 : label is "lutpair43";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_466 : label is "lutpair42";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_468 : label is "lutpair45";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_469 : label is "lutpair44";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_470 : label is "lutpair43";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_512 : label is "lutpair210";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_515 : label is "lutpair209";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_516 : label is "lutpair211";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_517 : label is "lutpair210";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_540 : label is "lutpair204";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_541 : label is "lutpair203";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_545 : label is "lutpair204";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_610 : label is "lutpair309";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_611 : label is "lutpair308";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_612 : label is "lutpair307";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_613 : label is "lutpair306";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_614 : label is "lutpair310";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_615 : label is "lutpair309";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_616 : label is "lutpair308";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_617 : label is "lutpair307";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_644 : label is "lutpair299";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_645 : label is "lutpair298";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_649 : label is "lutpair299";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_684 : label is "lutpair151";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_685 : label is "lutpair150";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_686 : label is "lutpair149";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_687 : label is "lutpair148";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_688 : label is "lutpair152";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_689 : label is "lutpair151";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_690 : label is "lutpair150";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_691 : label is "lutpair149";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_718 : label is "lutpair141";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_719 : label is "lutpair140";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_723 : label is "lutpair141";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_776 : label is "lutpair50";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_779 : label is "lutpair49";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_780 : label is "lutpair51";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_781 : label is "lutpair50";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_785 : label is "lutpair40";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_790 : label is "lutpair40";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_815 : label is "lutpair208";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_818 : label is "lutpair207";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_819 : label is "lutpair209";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_820 : label is "lutpair208";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_835 : label is "lutpair202";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_836 : label is "lutpair201";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_837 : label is "lutpair200";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_839 : label is "lutpair203";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_840 : label is "lutpair202";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_841 : label is "lutpair201";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_886 : label is "lutpair305";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_887 : label is "lutpair304";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_888 : label is "lutpair303";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_889 : label is "lutpair302";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_890 : label is "lutpair306";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_891 : label is "lutpair305";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_892 : label is "lutpair304";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_893 : label is "lutpair303";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_918 : label is "lutpair297";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_919 : label is "lutpair296";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_920 : label is "lutpair295";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_921 : label is "lutpair294";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_922 : label is "lutpair298";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_923 : label is "lutpair297";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_924 : label is "lutpair296";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_925 : label is "lutpair295";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_950 : label is "lutpair147";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_951 : label is "lutpair146";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_952 : label is "lutpair145";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_953 : label is "lutpair144";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_954 : label is "lutpair148";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_955 : label is "lutpair147";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_956 : label is "lutpair146";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_957 : label is "lutpair145";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_982 : label is "lutpair139";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_983 : label is "lutpair138";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_984 : label is "lutpair137";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_985 : label is "lutpair136";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_986 : label is "lutpair140";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_987 : label is "lutpair139";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_988 : label is "lutpair138";
  attribute HLUTNM of r_Alarm_Next_State1_carry_i_989 : label is "lutpair137";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.Alarm_Clock_Alarm_Clock_0_1_Alarm_Clock_v2_0
     port map (
      CO(0) => inst_n_37,
      DI(1) => r_Alarm_Next_State1_carry_i_240_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_241_n_0,
      O(2) => inst_n_6,
      O(1) => inst_n_7,
      O(0) => inst_n_8,
      S(0) => r_Alarm_Next_State1_carry_i_790_n_0,
      i_Alarm_Enable => i_Alarm_Enable,
      i_Change_Alarm => i_Change_Alarm,
      i_Change_Time => i_Change_Time,
      i_Clk_100MHz => i_Clk_100MHz,
      i_Hours_Dec => i_Hours_Dec,
      i_Hours_Inc => i_Hours_Inc,
      i_Minutes_Dec => i_Minutes_Dec,
      i_Minutes_Inc => i_Minutes_Inc,
      i_Reset => i_Reset,
      o_Alarm_Enabled => o_Alarm_Enabled,
      o_Alarm_On => o_Alarm_On,
      o_Anodes(7 downto 0) => o_Anodes(7 downto 0),
      o_PM => o_PM,
      o_Segments(6 downto 0) => o_Segments(6 downto 0),
      r_Alarm_State_reg(3) => inst_n_24,
      r_Alarm_State_reg(2) => inst_n_25,
      r_Alarm_State_reg(1) => inst_n_26,
      r_Alarm_State_reg(0) => inst_n_27,
      r_Alarm_State_reg_0(0) => inst_n_28,
      r_Alarm_State_reg_1(0) => inst_n_38,
      r_Alarm_State_reg_10(2) => inst_n_56,
      r_Alarm_State_reg_10(1) => inst_n_57,
      r_Alarm_State_reg_10(0) => inst_n_58,
      r_Alarm_State_reg_11(0) => inst_n_59,
      r_Alarm_State_reg_12(0) => inst_n_60,
      r_Alarm_State_reg_13(0) => inst_n_61,
      r_Alarm_State_reg_14(0) => inst_n_62,
      r_Alarm_State_reg_15(0) => inst_n_63,
      r_Alarm_State_reg_16(3) => inst_n_64,
      r_Alarm_State_reg_16(2) => inst_n_65,
      r_Alarm_State_reg_16(1) => inst_n_66,
      r_Alarm_State_reg_16(0) => inst_n_67,
      r_Alarm_State_reg_17(0) => inst_n_77,
      r_Alarm_State_reg_18(2) => inst_n_78,
      r_Alarm_State_reg_18(1) => inst_n_79,
      r_Alarm_State_reg_18(0) => inst_n_80,
      r_Alarm_State_reg_19(0) => inst_n_81,
      r_Alarm_State_reg_2(0) => inst_n_39,
      r_Alarm_State_reg_20(0) => inst_n_82,
      r_Alarm_State_reg_21(3) => inst_n_83,
      r_Alarm_State_reg_21(2) => inst_n_84,
      r_Alarm_State_reg_21(1) => inst_n_85,
      r_Alarm_State_reg_21(0) => inst_n_86,
      r_Alarm_State_reg_22(0) => inst_n_87,
      r_Alarm_State_reg_23(0) => inst_n_88,
      r_Alarm_State_reg_24(2) => inst_n_89,
      r_Alarm_State_reg_24(1) => inst_n_90,
      r_Alarm_State_reg_24(0) => inst_n_91,
      r_Alarm_State_reg_25(3) => inst_n_92,
      r_Alarm_State_reg_25(2) => inst_n_93,
      r_Alarm_State_reg_25(1) => inst_n_94,
      r_Alarm_State_reg_25(0) => inst_n_95,
      r_Alarm_State_reg_26(0) => inst_n_96,
      r_Alarm_State_reg_27(2) => inst_n_97,
      r_Alarm_State_reg_27(1) => inst_n_98,
      r_Alarm_State_reg_27(0) => inst_n_99,
      r_Alarm_State_reg_28(0) => inst_n_100,
      r_Alarm_State_reg_29(0) => inst_n_101,
      r_Alarm_State_reg_3(0) => inst_n_40,
      r_Alarm_State_reg_30(3) => inst_n_102,
      r_Alarm_State_reg_30(2) => inst_n_103,
      r_Alarm_State_reg_30(1) => inst_n_104,
      r_Alarm_State_reg_30(0) => inst_n_105,
      r_Alarm_State_reg_31(0) => inst_n_106,
      r_Alarm_State_reg_32(3) => inst_n_107,
      r_Alarm_State_reg_32(2) => inst_n_108,
      r_Alarm_State_reg_32(1) => inst_n_109,
      r_Alarm_State_reg_32(0) => inst_n_110,
      r_Alarm_State_reg_33(0) => inst_n_111,
      r_Alarm_State_reg_34(3) => inst_n_112,
      r_Alarm_State_reg_34(2) => inst_n_113,
      r_Alarm_State_reg_34(1) => inst_n_114,
      r_Alarm_State_reg_34(0) => inst_n_115,
      r_Alarm_State_reg_35(0) => inst_n_116,
      r_Alarm_State_reg_36(0) => inst_n_117,
      r_Alarm_State_reg_37(0) => inst_n_118,
      r_Alarm_State_reg_38(0) => inst_n_119,
      r_Alarm_State_reg_39(0) => inst_n_120,
      r_Alarm_State_reg_4 => inst_n_41,
      r_Alarm_State_reg_40(0) => inst_n_121,
      r_Alarm_State_reg_41(1) => inst_n_122,
      r_Alarm_State_reg_41(0) => inst_n_123,
      r_Alarm_State_reg_42(0) => inst_n_124,
      r_Alarm_State_reg_43(0) => inst_n_125,
      r_Alarm_State_reg_44(0) => inst_n_126,
      r_Alarm_State_reg_45(0) => inst_n_127,
      r_Alarm_State_reg_46(0) => inst_n_128,
      r_Alarm_State_reg_47(0) => inst_n_129,
      r_Alarm_State_reg_48(0) => inst_n_130,
      r_Alarm_State_reg_49(1) => inst_n_131,
      r_Alarm_State_reg_49(0) => inst_n_132,
      r_Alarm_State_reg_5(0) => inst_n_48,
      r_Alarm_State_reg_50(0) => inst_n_133,
      r_Alarm_State_reg_51(0) => inst_n_134,
      r_Alarm_State_reg_52(0) => inst_n_135,
      r_Alarm_State_reg_53(0) => inst_n_136,
      r_Alarm_State_reg_54(0) => inst_n_137,
      r_Alarm_State_reg_55(3) => inst_n_138,
      r_Alarm_State_reg_55(2) => inst_n_139,
      r_Alarm_State_reg_55(1) => inst_n_140,
      r_Alarm_State_reg_55(0) => inst_n_141,
      r_Alarm_State_reg_56(3) => inst_n_142,
      r_Alarm_State_reg_56(2) => inst_n_143,
      r_Alarm_State_reg_56(1) => inst_n_144,
      r_Alarm_State_reg_56(0) => inst_n_145,
      r_Alarm_State_reg_57(3) => inst_n_146,
      r_Alarm_State_reg_57(2) => inst_n_147,
      r_Alarm_State_reg_57(1) => inst_n_148,
      r_Alarm_State_reg_57(0) => inst_n_149,
      r_Alarm_State_reg_58(1) => inst_n_150,
      r_Alarm_State_reg_58(0) => inst_n_151,
      r_Alarm_State_reg_59(1) => inst_n_152,
      r_Alarm_State_reg_59(0) => inst_n_153,
      r_Alarm_State_reg_6(1) => inst_n_49,
      r_Alarm_State_reg_6(0) => inst_n_50,
      r_Alarm_State_reg_60(0) => inst_n_188,
      r_Alarm_State_reg_61(0) => inst_n_236,
      r_Alarm_State_reg_62(1) => inst_n_237,
      r_Alarm_State_reg_62(0) => inst_n_238,
      r_Alarm_State_reg_63(0) => inst_n_239,
      r_Alarm_State_reg_64(2) => inst_n_240,
      r_Alarm_State_reg_64(1) => inst_n_241,
      r_Alarm_State_reg_64(0) => inst_n_242,
      r_Alarm_State_reg_65(0) => inst_n_243,
      r_Alarm_State_reg_66(2) => inst_n_244,
      r_Alarm_State_reg_66(1) => inst_n_245,
      r_Alarm_State_reg_66(0) => inst_n_246,
      r_Alarm_State_reg_67(2) => inst_n_266,
      r_Alarm_State_reg_67(1) => inst_n_267,
      r_Alarm_State_reg_67(0) => inst_n_268,
      r_Alarm_State_reg_68(0) => inst_n_269,
      r_Alarm_State_reg_69(0) => inst_n_270,
      r_Alarm_State_reg_7(0) => inst_n_51,
      r_Alarm_State_reg_70(3) => inst_n_271,
      r_Alarm_State_reg_70(2) => inst_n_272,
      r_Alarm_State_reg_70(1) => inst_n_273,
      r_Alarm_State_reg_70(0) => inst_n_274,
      r_Alarm_State_reg_71(0) => inst_n_275,
      r_Alarm_State_reg_72(0) => inst_n_276,
      r_Alarm_State_reg_73(2) => inst_n_277,
      r_Alarm_State_reg_73(1) => inst_n_278,
      r_Alarm_State_reg_73(0) => inst_n_279,
      r_Alarm_State_reg_74(3) => inst_n_280,
      r_Alarm_State_reg_74(2) => inst_n_281,
      r_Alarm_State_reg_74(1) => inst_n_282,
      r_Alarm_State_reg_74(0) => inst_n_283,
      r_Alarm_State_reg_75(0) => inst_n_284,
      r_Alarm_State_reg_76(2) => inst_n_285,
      r_Alarm_State_reg_76(1) => inst_n_286,
      r_Alarm_State_reg_76(0) => inst_n_287,
      r_Alarm_State_reg_77(0) => inst_n_288,
      r_Alarm_State_reg_78(0) => inst_n_289,
      r_Alarm_State_reg_79(3) => inst_n_290,
      r_Alarm_State_reg_79(2) => inst_n_291,
      r_Alarm_State_reg_79(1) => inst_n_292,
      r_Alarm_State_reg_79(0) => inst_n_293,
      r_Alarm_State_reg_8(2) => inst_n_52,
      r_Alarm_State_reg_8(1) => inst_n_53,
      r_Alarm_State_reg_8(0) => inst_n_54,
      r_Alarm_State_reg_80(0) => inst_n_294,
      r_Alarm_State_reg_81(3) => inst_n_295,
      r_Alarm_State_reg_81(2) => inst_n_296,
      r_Alarm_State_reg_81(1) => inst_n_297,
      r_Alarm_State_reg_81(0) => inst_n_298,
      r_Alarm_State_reg_82(0) => inst_n_299,
      r_Alarm_State_reg_83(3) => inst_n_300,
      r_Alarm_State_reg_83(2) => inst_n_301,
      r_Alarm_State_reg_83(1) => inst_n_302,
      r_Alarm_State_reg_83(0) => inst_n_303,
      r_Alarm_State_reg_84(0) => inst_n_304,
      r_Alarm_State_reg_85(0) => inst_n_377,
      r_Alarm_State_reg_9(0) => inst_n_55,
      \r_BCD_Num_Sel_reg[0]\(2) => inst_n_21,
      \r_BCD_Num_Sel_reg[0]\(1) => inst_n_22,
      \r_BCD_Num_Sel_reg[0]\(0) => inst_n_23,
      \r_BCD_Num_Sel_reg[0]_0\(2) => inst_n_29,
      \r_BCD_Num_Sel_reg[0]_0\(1) => inst_n_30,
      \r_BCD_Num_Sel_reg[0]_0\(0) => inst_n_31,
      \r_BCD_Num_Sel_reg[0]_1\(1) => inst_n_32,
      \r_BCD_Num_Sel_reg[0]_1\(0) => inst_n_33,
      \r_BCD_Num_Sel_reg[0]_10\(2) => inst_n_230,
      \r_BCD_Num_Sel_reg[0]_10\(1) => inst_n_231,
      \r_BCD_Num_Sel_reg[0]_10\(0) => inst_n_232,
      \r_BCD_Num_Sel_reg[0]_11\(2) => inst_n_233,
      \r_BCD_Num_Sel_reg[0]_11\(1) => inst_n_234,
      \r_BCD_Num_Sel_reg[0]_11\(0) => inst_n_235,
      \r_BCD_Num_Sel_reg[0]_12\(1) => inst_n_257,
      \r_BCD_Num_Sel_reg[0]_12\(0) => inst_n_258,
      \r_BCD_Num_Sel_reg[0]_13\(3) => inst_n_259,
      \r_BCD_Num_Sel_reg[0]_13\(2) => inst_n_260,
      \r_BCD_Num_Sel_reg[0]_13\(1) => inst_n_261,
      \r_BCD_Num_Sel_reg[0]_13\(0) => inst_n_262,
      \r_BCD_Num_Sel_reg[0]_14\(1) => inst_n_263,
      \r_BCD_Num_Sel_reg[0]_14\(0) => inst_n_264,
      \r_BCD_Num_Sel_reg[0]_15\(0) => inst_n_265,
      \r_BCD_Num_Sel_reg[0]_2\(2) => inst_n_42,
      \r_BCD_Num_Sel_reg[0]_2\(1) => inst_n_43,
      \r_BCD_Num_Sel_reg[0]_2\(0) => inst_n_44,
      \r_BCD_Num_Sel_reg[0]_3\(2) => inst_n_45,
      \r_BCD_Num_Sel_reg[0]_3\(1) => inst_n_46,
      \r_BCD_Num_Sel_reg[0]_3\(0) => inst_n_47,
      \r_BCD_Num_Sel_reg[0]_4\(1) => inst_n_69,
      \r_BCD_Num_Sel_reg[0]_4\(0) => inst_n_70,
      \r_BCD_Num_Sel_reg[0]_5\(3) => inst_n_71,
      \r_BCD_Num_Sel_reg[0]_5\(2) => inst_n_72,
      \r_BCD_Num_Sel_reg[0]_5\(1) => inst_n_73,
      \r_BCD_Num_Sel_reg[0]_5\(0) => inst_n_74,
      \r_BCD_Num_Sel_reg[0]_6\(1) => inst_n_75,
      \r_BCD_Num_Sel_reg[0]_6\(0) => inst_n_76,
      \r_BCD_Num_Sel_reg[0]_7\(2) => inst_n_204,
      \r_BCD_Num_Sel_reg[0]_7\(1) => inst_n_205,
      \r_BCD_Num_Sel_reg[0]_7\(0) => inst_n_206,
      \r_BCD_Num_Sel_reg[0]_8\(2) => inst_n_217,
      \r_BCD_Num_Sel_reg[0]_8\(1) => inst_n_218,
      \r_BCD_Num_Sel_reg[0]_8\(0) => inst_n_219,
      \r_BCD_Num_Sel_reg[0]_9\(1) => inst_n_220,
      \r_BCD_Num_Sel_reg[0]_9\(0) => inst_n_221,
      \r_BCD_Num_Sel_reg[1]\(3) => inst_n_9,
      \r_BCD_Num_Sel_reg[1]\(2) => inst_n_10,
      \r_BCD_Num_Sel_reg[1]\(1) => inst_n_11,
      \r_BCD_Num_Sel_reg[1]\(0) => inst_n_12,
      \r_BCD_Num_Sel_reg[1]_0\(3) => inst_n_13,
      \r_BCD_Num_Sel_reg[1]_0\(2) => inst_n_14,
      \r_BCD_Num_Sel_reg[1]_0\(1) => inst_n_15,
      \r_BCD_Num_Sel_reg[1]_0\(0) => inst_n_16,
      \r_BCD_Num_Sel_reg[1]_1\(3) => inst_n_17,
      \r_BCD_Num_Sel_reg[1]_1\(2) => inst_n_18,
      \r_BCD_Num_Sel_reg[1]_1\(1) => inst_n_19,
      \r_BCD_Num_Sel_reg[1]_1\(0) => inst_n_20,
      \r_BCD_Num_Sel_reg[1]_10\ => inst_n_229,
      \r_BCD_Num_Sel_reg[1]_11\(0) => inst_n_247,
      \r_BCD_Num_Sel_reg[1]_12\(0) => inst_n_248,
      \r_BCD_Num_Sel_reg[1]_13\(0) => inst_n_251,
      \r_BCD_Num_Sel_reg[1]_14\(3) => inst_n_252,
      \r_BCD_Num_Sel_reg[1]_14\(2) => inst_n_253,
      \r_BCD_Num_Sel_reg[1]_14\(1) => inst_n_254,
      \r_BCD_Num_Sel_reg[1]_14\(0) => inst_n_255,
      \r_BCD_Num_Sel_reg[1]_15\(0) => inst_n_305,
      \r_BCD_Num_Sel_reg[1]_16\(0) => inst_n_306,
      \r_BCD_Num_Sel_reg[1]_17\(1) => inst_n_310,
      \r_BCD_Num_Sel_reg[1]_17\(0) => inst_n_311,
      \r_BCD_Num_Sel_reg[1]_18\(0) => inst_n_312,
      \r_BCD_Num_Sel_reg[1]_19\(0) => inst_n_313,
      \r_BCD_Num_Sel_reg[1]_2\(2) => inst_n_189,
      \r_BCD_Num_Sel_reg[1]_2\(1) => inst_n_190,
      \r_BCD_Num_Sel_reg[1]_2\(0) => inst_n_191,
      \r_BCD_Num_Sel_reg[1]_20\(0) => inst_n_314,
      \r_BCD_Num_Sel_reg[1]_21\(0) => inst_n_315,
      \r_BCD_Num_Sel_reg[1]_22\(0) => inst_n_316,
      \r_BCD_Num_Sel_reg[1]_23\(0) => inst_n_317,
      \r_BCD_Num_Sel_reg[1]_24\(0) => inst_n_318,
      \r_BCD_Num_Sel_reg[1]_25\(1) => inst_n_319,
      \r_BCD_Num_Sel_reg[1]_25\(0) => inst_n_320,
      \r_BCD_Num_Sel_reg[1]_26\(0) => inst_n_321,
      \r_BCD_Num_Sel_reg[1]_27\(0) => inst_n_322,
      \r_BCD_Num_Sel_reg[1]_28\(0) => inst_n_323,
      \r_BCD_Num_Sel_reg[1]_29\(0) => inst_n_324,
      \r_BCD_Num_Sel_reg[1]_3\(3) => inst_n_192,
      \r_BCD_Num_Sel_reg[1]_3\(2) => inst_n_193,
      \r_BCD_Num_Sel_reg[1]_3\(1) => inst_n_194,
      \r_BCD_Num_Sel_reg[1]_3\(0) => inst_n_195,
      \r_BCD_Num_Sel_reg[1]_30\(0) => inst_n_325,
      \r_BCD_Num_Sel_reg[1]_31\(3) => inst_n_326,
      \r_BCD_Num_Sel_reg[1]_31\(2) => inst_n_327,
      \r_BCD_Num_Sel_reg[1]_31\(1) => inst_n_328,
      \r_BCD_Num_Sel_reg[1]_31\(0) => inst_n_329,
      \r_BCD_Num_Sel_reg[1]_32\(3) => inst_n_330,
      \r_BCD_Num_Sel_reg[1]_32\(2) => inst_n_331,
      \r_BCD_Num_Sel_reg[1]_32\(1) => inst_n_332,
      \r_BCD_Num_Sel_reg[1]_32\(0) => inst_n_333,
      \r_BCD_Num_Sel_reg[1]_33\(3) => inst_n_334,
      \r_BCD_Num_Sel_reg[1]_33\(2) => inst_n_335,
      \r_BCD_Num_Sel_reg[1]_33\(1) => inst_n_336,
      \r_BCD_Num_Sel_reg[1]_33\(0) => inst_n_337,
      \r_BCD_Num_Sel_reg[1]_34\(1) => inst_n_338,
      \r_BCD_Num_Sel_reg[1]_34\(0) => inst_n_339,
      \r_BCD_Num_Sel_reg[1]_35\(1) => inst_n_340,
      \r_BCD_Num_Sel_reg[1]_35\(0) => inst_n_341,
      \r_BCD_Num_Sel_reg[1]_4\(3) => inst_n_196,
      \r_BCD_Num_Sel_reg[1]_4\(2) => inst_n_197,
      \r_BCD_Num_Sel_reg[1]_4\(1) => inst_n_198,
      \r_BCD_Num_Sel_reg[1]_4\(0) => inst_n_199,
      \r_BCD_Num_Sel_reg[1]_5\(3) => inst_n_212,
      \r_BCD_Num_Sel_reg[1]_5\(2) => inst_n_213,
      \r_BCD_Num_Sel_reg[1]_5\(1) => inst_n_214,
      \r_BCD_Num_Sel_reg[1]_5\(0) => inst_n_215,
      \r_BCD_Num_Sel_reg[1]_6\(0) => inst_n_216,
      \r_BCD_Num_Sel_reg[1]_7\(0) => inst_n_225,
      \r_BCD_Num_Sel_reg[1]_8\(0) => inst_n_226,
      \r_BCD_Num_Sel_reg[1]_9\(0) => inst_n_227,
      \r_BCD_Num_Sel_reg[2]\(0) => inst_n_68,
      \r_BCD_Num_Sel_reg[2]_0\(0) => inst_n_154,
      \r_BCD_Num_Sel_reg[2]_1\(3) => inst_n_155,
      \r_BCD_Num_Sel_reg[2]_1\(2) => inst_n_156,
      \r_BCD_Num_Sel_reg[2]_1\(1) => inst_n_157,
      \r_BCD_Num_Sel_reg[2]_1\(0) => inst_n_158,
      \r_BCD_Num_Sel_reg[2]_10\(2) => inst_n_185,
      \r_BCD_Num_Sel_reg[2]_10\(1) => inst_n_186,
      \r_BCD_Num_Sel_reg[2]_10\(0) => inst_n_187,
      \r_BCD_Num_Sel_reg[2]_11\(3) => inst_n_200,
      \r_BCD_Num_Sel_reg[2]_11\(2) => inst_n_201,
      \r_BCD_Num_Sel_reg[2]_11\(1) => inst_n_202,
      \r_BCD_Num_Sel_reg[2]_11\(0) => inst_n_203,
      \r_BCD_Num_Sel_reg[2]_12\(3) => inst_n_207,
      \r_BCD_Num_Sel_reg[2]_12\(2) => inst_n_208,
      \r_BCD_Num_Sel_reg[2]_12\(1) => inst_n_209,
      \r_BCD_Num_Sel_reg[2]_12\(0) => inst_n_210,
      \r_BCD_Num_Sel_reg[2]_13\(0) => inst_n_256,
      \r_BCD_Num_Sel_reg[2]_14\(0) => inst_n_342,
      \r_BCD_Num_Sel_reg[2]_15\(3) => inst_n_343,
      \r_BCD_Num_Sel_reg[2]_15\(2) => inst_n_344,
      \r_BCD_Num_Sel_reg[2]_15\(1) => inst_n_345,
      \r_BCD_Num_Sel_reg[2]_15\(0) => inst_n_346,
      \r_BCD_Num_Sel_reg[2]_16\(1) => inst_n_347,
      \r_BCD_Num_Sel_reg[2]_16\(0) => inst_n_348,
      \r_BCD_Num_Sel_reg[2]_17\(2) => inst_n_349,
      \r_BCD_Num_Sel_reg[2]_17\(1) => inst_n_350,
      \r_BCD_Num_Sel_reg[2]_17\(0) => inst_n_351,
      \r_BCD_Num_Sel_reg[2]_18\(3) => inst_n_352,
      \r_BCD_Num_Sel_reg[2]_18\(2) => inst_n_353,
      \r_BCD_Num_Sel_reg[2]_18\(1) => inst_n_354,
      \r_BCD_Num_Sel_reg[2]_18\(0) => inst_n_355,
      \r_BCD_Num_Sel_reg[2]_19\(2) => inst_n_356,
      \r_BCD_Num_Sel_reg[2]_19\(1) => inst_n_357,
      \r_BCD_Num_Sel_reg[2]_19\(0) => inst_n_358,
      \r_BCD_Num_Sel_reg[2]_2\(1) => inst_n_159,
      \r_BCD_Num_Sel_reg[2]_2\(0) => inst_n_160,
      \r_BCD_Num_Sel_reg[2]_20\(1) => inst_n_359,
      \r_BCD_Num_Sel_reg[2]_20\(0) => inst_n_360,
      \r_BCD_Num_Sel_reg[2]_21\(3) => inst_n_361,
      \r_BCD_Num_Sel_reg[2]_21\(2) => inst_n_362,
      \r_BCD_Num_Sel_reg[2]_21\(1) => inst_n_363,
      \r_BCD_Num_Sel_reg[2]_21\(0) => inst_n_364,
      \r_BCD_Num_Sel_reg[2]_22\(3) => inst_n_365,
      \r_BCD_Num_Sel_reg[2]_22\(2) => inst_n_366,
      \r_BCD_Num_Sel_reg[2]_22\(1) => inst_n_367,
      \r_BCD_Num_Sel_reg[2]_22\(0) => inst_n_368,
      \r_BCD_Num_Sel_reg[2]_23\(3) => inst_n_369,
      \r_BCD_Num_Sel_reg[2]_23\(2) => inst_n_370,
      \r_BCD_Num_Sel_reg[2]_23\(1) => inst_n_371,
      \r_BCD_Num_Sel_reg[2]_23\(0) => inst_n_372,
      \r_BCD_Num_Sel_reg[2]_24\(2) => inst_n_373,
      \r_BCD_Num_Sel_reg[2]_24\(1) => inst_n_374,
      \r_BCD_Num_Sel_reg[2]_24\(0) => inst_n_375,
      \r_BCD_Num_Sel_reg[2]_25\(0) => inst_n_376,
      \r_BCD_Num_Sel_reg[2]_3\(2) => inst_n_161,
      \r_BCD_Num_Sel_reg[2]_3\(1) => inst_n_162,
      \r_BCD_Num_Sel_reg[2]_3\(0) => inst_n_163,
      \r_BCD_Num_Sel_reg[2]_4\(3) => inst_n_164,
      \r_BCD_Num_Sel_reg[2]_4\(2) => inst_n_165,
      \r_BCD_Num_Sel_reg[2]_4\(1) => inst_n_166,
      \r_BCD_Num_Sel_reg[2]_4\(0) => inst_n_167,
      \r_BCD_Num_Sel_reg[2]_5\(2) => inst_n_168,
      \r_BCD_Num_Sel_reg[2]_5\(1) => inst_n_169,
      \r_BCD_Num_Sel_reg[2]_5\(0) => inst_n_170,
      \r_BCD_Num_Sel_reg[2]_6\(1) => inst_n_171,
      \r_BCD_Num_Sel_reg[2]_6\(0) => inst_n_172,
      \r_BCD_Num_Sel_reg[2]_7\(3) => inst_n_173,
      \r_BCD_Num_Sel_reg[2]_7\(2) => inst_n_174,
      \r_BCD_Num_Sel_reg[2]_7\(1) => inst_n_175,
      \r_BCD_Num_Sel_reg[2]_7\(0) => inst_n_176,
      \r_BCD_Num_Sel_reg[2]_8\(3) => inst_n_177,
      \r_BCD_Num_Sel_reg[2]_8\(2) => inst_n_178,
      \r_BCD_Num_Sel_reg[2]_8\(1) => inst_n_179,
      \r_BCD_Num_Sel_reg[2]_8\(0) => inst_n_180,
      \r_BCD_Num_Sel_reg[2]_9\(3) => inst_n_181,
      \r_BCD_Num_Sel_reg[2]_9\(2) => inst_n_182,
      \r_BCD_Num_Sel_reg[2]_9\(1) => inst_n_183,
      \r_BCD_Num_Sel_reg[2]_9\(0) => inst_n_184,
      \r_BCD_Num_Sel_reg[3]\(2) => inst_n_34,
      \r_BCD_Num_Sel_reg[3]\(1) => inst_n_35,
      \r_BCD_Num_Sel_reg[3]\(0) => inst_n_36,
      \r_BCD_Num_Sel_reg[3]_0\(0) => inst_n_211,
      \r_BCD_Num_Sel_reg[3]_1\(2) => inst_n_222,
      \r_BCD_Num_Sel_reg[3]_1\(1) => inst_n_223,
      \r_BCD_Num_Sel_reg[3]_1\(0) => inst_n_224,
      \r_BCD_Num_Sel_reg[3]_2\(0) => inst_n_228,
      \r_BCD_Num_Sel_reg[3]_3\(0) => inst_n_249,
      \r_BCD_Num_Sel_reg[3]_4\(0) => inst_n_250,
      \r_BCD_Num_Sel_reg[3]_5\(0) => inst_n_307,
      \r_BCD_Num_Sel_reg[3]_6\(0) => inst_n_308,
      \r_BCD_Num_Sel_reg[3]_7\(0) => inst_n_309,
      \r_Count_reg[0]\(0) => r_Alarm_Next_State1_carry_i_1229_n_0,
      \r_Count_reg[0]_0\(0) => r_Alarm_Next_State1_carry_i_1160_n_0,
      \r_Count_reg[12]\(3) => r_Alarm_Next_State1_carry_i_446_n_4,
      \r_Count_reg[12]\(2) => r_Alarm_Next_State1_carry_i_446_n_5,
      \r_Count_reg[12]\(1) => r_Alarm_Next_State1_carry_i_446_n_6,
      \r_Count_reg[12]\(0) => r_Alarm_Next_State1_carry_i_446_n_7,
      \r_Count_reg[12]_0\(3) => r_Alarm_Next_State1_carry_i_5_n_4,
      \r_Count_reg[12]_0\(2) => r_Alarm_Next_State1_carry_i_5_n_5,
      \r_Count_reg[12]_0\(1) => r_Alarm_Next_State1_carry_i_5_n_6,
      \r_Count_reg[12]_0\(0) => r_Alarm_Next_State1_carry_i_5_n_7,
      \r_Count_reg[12]_1\(3) => r_Alarm_Next_State1_carry_i_683_n_4,
      \r_Count_reg[12]_1\(2) => r_Alarm_Next_State1_carry_i_683_n_5,
      \r_Count_reg[12]_1\(1) => r_Alarm_Next_State1_carry_i_683_n_6,
      \r_Count_reg[12]_1\(0) => r_Alarm_Next_State1_carry_i_683_n_7,
      \r_Count_reg[12]_2\(3) => r_Alarm_Next_State1_carry_i_511_n_4,
      \r_Count_reg[12]_2\(2) => r_Alarm_Next_State1_carry_i_511_n_5,
      \r_Count_reg[12]_2\(1) => r_Alarm_Next_State1_carry_i_511_n_6,
      \r_Count_reg[12]_2\(0) => r_Alarm_Next_State1_carry_i_511_n_7,
      \r_Count_reg[12]_3\(3) => r_Alarm_Next_State1_carry_i_44_n_4,
      \r_Count_reg[12]_3\(2) => r_Alarm_Next_State1_carry_i_44_n_5,
      \r_Count_reg[12]_3\(1) => r_Alarm_Next_State1_carry_i_44_n_6,
      \r_Count_reg[12]_3\(0) => r_Alarm_Next_State1_carry_i_44_n_7,
      \r_Count_reg[12]_4\(3) => r_Alarm_Next_State1_carry_i_609_n_4,
      \r_Count_reg[12]_4\(2) => r_Alarm_Next_State1_carry_i_609_n_5,
      \r_Count_reg[12]_4\(1) => r_Alarm_Next_State1_carry_i_609_n_6,
      \r_Count_reg[12]_4\(0) => r_Alarm_Next_State1_carry_i_609_n_7,
      \r_Count_reg[16]\(3) => r_Alarm_Next_State1_carry_i_227_n_4,
      \r_Count_reg[16]\(2) => r_Alarm_Next_State1_carry_i_227_n_5,
      \r_Count_reg[16]\(1) => r_Alarm_Next_State1_carry_i_227_n_6,
      \r_Count_reg[16]\(0) => r_Alarm_Next_State1_carry_i_227_n_7,
      \r_Count_reg[16]_0\(3) => r_Alarm_Next_State1_carry_i_295_n_4,
      \r_Count_reg[16]_0\(2) => r_Alarm_Next_State1_carry_i_295_n_5,
      \r_Count_reg[16]_0\(1) => r_Alarm_Next_State1_carry_i_295_n_6,
      \r_Count_reg[16]_0\(0) => r_Alarm_Next_State1_carry_i_295_n_7,
      \r_Count_reg[16]_1\(3) => r_Alarm_Next_State1_carry_i_392_n_4,
      \r_Count_reg[16]_1\(2) => r_Alarm_Next_State1_carry_i_392_n_5,
      \r_Count_reg[16]_1\(1) => r_Alarm_Next_State1_carry_i_392_n_6,
      \r_Count_reg[16]_1\(0) => r_Alarm_Next_State1_carry_i_392_n_7,
      \r_Count_reg[16]_2\(3) => r_Alarm_Next_State1_carry_i_300_n_4,
      \r_Count_reg[16]_2\(2) => r_Alarm_Next_State1_carry_i_300_n_5,
      \r_Count_reg[16]_2\(1) => r_Alarm_Next_State1_carry_i_300_n_6,
      \r_Count_reg[16]_2\(0) => r_Alarm_Next_State1_carry_i_300_n_7,
      \r_Count_reg[16]_3\(3) => r_Alarm_Next_State1_carry_i_339_n_4,
      \r_Count_reg[16]_3\(2) => r_Alarm_Next_State1_carry_i_339_n_5,
      \r_Count_reg[16]_3\(1) => r_Alarm_Next_State1_carry_i_339_n_6,
      \r_Count_reg[16]_3\(0) => r_Alarm_Next_State1_carry_i_339_n_7,
      \r_Count_reg[16]_4\(3) => r_Alarm_Next_State1_carry_i_352_n_4,
      \r_Count_reg[16]_4\(2) => r_Alarm_Next_State1_carry_i_352_n_5,
      \r_Count_reg[16]_4\(1) => r_Alarm_Next_State1_carry_i_352_n_6,
      \r_Count_reg[16]_4\(0) => r_Alarm_Next_State1_carry_i_352_n_7,
      \r_Count_reg[1]\(2) => r_Alarm_Next_State1_carry_i_464_n_0,
      \r_Count_reg[1]\(1) => r_Alarm_Next_State1_carry_i_465_n_0,
      \r_Count_reg[1]\(0) => r_Alarm_Next_State1_carry_i_466_n_0,
      \r_Count_reg[1]_0\(3) => r_Alarm_Next_State1_carry_i_982_n_0,
      \r_Count_reg[1]_0\(2) => r_Alarm_Next_State1_carry_i_983_n_0,
      \r_Count_reg[1]_0\(1) => r_Alarm_Next_State1_carry_i_984_n_0,
      \r_Count_reg[1]_0\(0) => r_Alarm_Next_State1_carry_i_985_n_0,
      \r_Count_reg[1]_1\(2) => r_Alarm_Next_State1_carry_i_835_n_0,
      \r_Count_reg[1]_1\(1) => r_Alarm_Next_State1_carry_i_836_n_0,
      \r_Count_reg[1]_1\(0) => r_Alarm_Next_State1_carry_i_837_n_0,
      \r_Count_reg[1]_2\(3) => r_Alarm_Next_State1_carry_i_918_n_0,
      \r_Count_reg[1]_2\(2) => r_Alarm_Next_State1_carry_i_919_n_0,
      \r_Count_reg[1]_2\(1) => r_Alarm_Next_State1_carry_i_920_n_0,
      \r_Count_reg[1]_2\(0) => r_Alarm_Next_State1_carry_i_921_n_0,
      \r_Count_reg[20]\(3) => r_Alarm_Next_State1_carry_i_89_n_4,
      \r_Count_reg[20]\(2) => r_Alarm_Next_State1_carry_i_89_n_5,
      \r_Count_reg[20]\(1) => r_Alarm_Next_State1_carry_i_89_n_6,
      \r_Count_reg[20]\(0) => r_Alarm_Next_State1_carry_i_89_n_7,
      \r_Count_reg[20]_0\(2) => r_Alarm_Next_State1_carry_i_28_n_5,
      \r_Count_reg[20]_0\(1) => r_Alarm_Next_State1_carry_i_28_n_6,
      \r_Count_reg[20]_0\(0) => r_Alarm_Next_State1_carry_i_28_n_7,
      \r_Count_reg[20]_1\(3) => \r_Alarm_Next_State1_carry__0_i_319_n_4\,
      \r_Count_reg[20]_1\(2) => \r_Alarm_Next_State1_carry__0_i_319_n_5\,
      \r_Count_reg[20]_1\(1) => \r_Alarm_Next_State1_carry__0_i_319_n_6\,
      \r_Count_reg[20]_1\(0) => \r_Alarm_Next_State1_carry__0_i_319_n_7\,
      \r_Count_reg[20]_2\(3) => r_Alarm_Next_State1_carry_i_190_n_4,
      \r_Count_reg[20]_2\(2) => r_Alarm_Next_State1_carry_i_190_n_5,
      \r_Count_reg[20]_2\(1) => r_Alarm_Next_State1_carry_i_190_n_6,
      \r_Count_reg[20]_2\(0) => r_Alarm_Next_State1_carry_i_190_n_7,
      \r_Count_reg[20]_3\(2) => r_Alarm_Next_State1_carry_i_78_n_5,
      \r_Count_reg[20]_3\(1) => r_Alarm_Next_State1_carry_i_78_n_6,
      \r_Count_reg[20]_3\(0) => r_Alarm_Next_State1_carry_i_78_n_7,
      \r_Count_reg[20]_4\(3) => r_Alarm_Next_State1_carry_i_124_n_4,
      \r_Count_reg[20]_4\(2) => r_Alarm_Next_State1_carry_i_124_n_5,
      \r_Count_reg[20]_4\(1) => r_Alarm_Next_State1_carry_i_124_n_6,
      \r_Count_reg[20]_4\(0) => r_Alarm_Next_State1_carry_i_124_n_7,
      \r_Count_reg[20]_5\(2) => r_Alarm_Next_State1_carry_i_45_n_5,
      \r_Count_reg[20]_5\(1) => r_Alarm_Next_State1_carry_i_45_n_6,
      \r_Count_reg[20]_5\(0) => r_Alarm_Next_State1_carry_i_45_n_7,
      \r_Count_reg[20]_6\(3) => \r_Alarm_Next_State1_carry__0_i_284_n_4\,
      \r_Count_reg[20]_6\(2) => \r_Alarm_Next_State1_carry__0_i_284_n_5\,
      \r_Count_reg[20]_6\(1) => \r_Alarm_Next_State1_carry__0_i_284_n_6\,
      \r_Count_reg[20]_6\(0) => \r_Alarm_Next_State1_carry__0_i_284_n_7\,
      \r_Count_reg[20]_7\(3) => r_Alarm_Next_State1_carry_i_167_n_4,
      \r_Count_reg[20]_7\(2) => r_Alarm_Next_State1_carry_i_167_n_5,
      \r_Count_reg[20]_7\(1) => r_Alarm_Next_State1_carry_i_167_n_6,
      \r_Count_reg[20]_7\(0) => r_Alarm_Next_State1_carry_i_167_n_7,
      \r_Count_reg[20]_8\(2) => r_Alarm_Next_State1_carry_i_74_n_5,
      \r_Count_reg[20]_8\(1) => r_Alarm_Next_State1_carry_i_74_n_6,
      \r_Count_reg[20]_8\(0) => r_Alarm_Next_State1_carry_i_74_n_7,
      \r_Count_reg[22]\(0) => \r_Alarm_Next_State1_carry__0_i_176_n_7\,
      \r_Count_reg[22]_0\(3) => \r_Alarm_Next_State1_carry__0_i_320_n_4\,
      \r_Count_reg[22]_0\(2) => \r_Alarm_Next_State1_carry__0_i_320_n_5\,
      \r_Count_reg[22]_0\(1) => \r_Alarm_Next_State1_carry__0_i_320_n_6\,
      \r_Count_reg[22]_0\(0) => \r_Alarm_Next_State1_carry__0_i_320_n_7\,
      \r_Count_reg[22]_1\(0) => \r_Alarm_Next_State1_carry__0_i_130_n_7\,
      \r_Count_reg[22]_2\(3) => \r_Alarm_Next_State1_carry__0_i_282_n_4\,
      \r_Count_reg[22]_2\(2) => \r_Alarm_Next_State1_carry__0_i_282_n_5\,
      \r_Count_reg[22]_2\(1) => \r_Alarm_Next_State1_carry__0_i_282_n_6\,
      \r_Count_reg[22]_2\(0) => \r_Alarm_Next_State1_carry__0_i_282_n_7\,
      \r_Count_reg[23]\ => o_PM_INST_0_i_142_n_0,
      \r_Count_reg[23]_0\ => o_PM_INST_0_i_140_n_0,
      \r_Count_reg[23]_1\ => o_PM_INST_0_i_122_n_0,
      \r_Count_reg[23]_10\(2) => \r_Alarm_Next_State1_carry__1_i_1149_n_0\,
      \r_Count_reg[23]_10\(1) => \r_Alarm_Next_State1_carry__1_i_1150_n_0\,
      \r_Count_reg[23]_10\(0) => \r_Alarm_Next_State1_carry__1_i_1151_n_0\,
      \r_Count_reg[23]_100\(3) => \r_Alarm_Next_State1_carry__1_i_994_n_0\,
      \r_Count_reg[23]_100\(2) => \r_Alarm_Next_State1_carry__1_i_995_n_0\,
      \r_Count_reg[23]_100\(1) => \r_Alarm_Next_State1_carry__1_i_996_n_0\,
      \r_Count_reg[23]_100\(0) => \r_Alarm_Next_State1_carry__1_i_997_n_0\,
      \r_Count_reg[23]_101\(3) => \r_Alarm_Next_State1_carry__1_i_998_n_0\,
      \r_Count_reg[23]_101\(2) => \r_Alarm_Next_State1_carry__1_i_999_n_0\,
      \r_Count_reg[23]_101\(1) => \r_Alarm_Next_State1_carry__1_i_1000_n_0\,
      \r_Count_reg[23]_101\(0) => \r_Alarm_Next_State1_carry__1_i_1001_n_0\,
      \r_Count_reg[23]_102\(3) => \r_Alarm_Next_State1_carry__1_i_824_n_0\,
      \r_Count_reg[23]_102\(2) => \r_Alarm_Next_State1_carry__1_i_825_n_0\,
      \r_Count_reg[23]_102\(1) => \r_Alarm_Next_State1_carry__1_i_826_n_0\,
      \r_Count_reg[23]_102\(0) => \r_Alarm_Next_State1_carry__1_i_827_n_0\,
      \r_Count_reg[23]_103\(3) => \r_Alarm_Next_State1_carry__1_i_828_n_0\,
      \r_Count_reg[23]_103\(2) => \r_Alarm_Next_State1_carry__1_i_829_n_0\,
      \r_Count_reg[23]_103\(1) => \r_Alarm_Next_State1_carry__1_i_830_n_0\,
      \r_Count_reg[23]_103\(0) => \r_Alarm_Next_State1_carry__1_i_831_n_0\,
      \r_Count_reg[23]_104\(3) => \r_Alarm_Next_State1_carry__1_i_606_n_0\,
      \r_Count_reg[23]_104\(2) => \r_Alarm_Next_State1_carry__1_i_607_n_0\,
      \r_Count_reg[23]_104\(1) => \r_Alarm_Next_State1_carry__1_i_608_n_0\,
      \r_Count_reg[23]_104\(0) => \r_Alarm_Next_State1_carry__1_i_609_n_0\,
      \r_Count_reg[23]_105\(3) => \r_Alarm_Next_State1_carry__1_i_610_n_0\,
      \r_Count_reg[23]_105\(2) => \r_Alarm_Next_State1_carry__1_i_611_n_0\,
      \r_Count_reg[23]_105\(1) => \r_Alarm_Next_State1_carry__1_i_612_n_0\,
      \r_Count_reg[23]_105\(0) => \r_Alarm_Next_State1_carry__1_i_613_n_0\,
      \r_Count_reg[23]_106\(1) => \r_Alarm_Next_State1_carry__1_i_460_n_0\,
      \r_Count_reg[23]_106\(0) => \r_Alarm_Next_State1_carry__1_i_461_n_0\,
      \r_Count_reg[23]_107\(2) => \r_Alarm_Next_State1_carry__1_i_313_n_0\,
      \r_Count_reg[23]_107\(1) => \r_Alarm_Next_State1_carry__1_i_314_n_0\,
      \r_Count_reg[23]_107\(0) => \r_Alarm_Next_State1_carry__1_i_315_n_0\,
      \r_Count_reg[23]_108\(2) => \r_Alarm_Next_State1_carry__1_i_317_n_0\,
      \r_Count_reg[23]_108\(1) => \r_Alarm_Next_State1_carry__1_i_318_n_0\,
      \r_Count_reg[23]_108\(0) => \r_Alarm_Next_State1_carry__1_i_319_n_0\,
      \r_Count_reg[23]_109\(0) => \r_Alarm_Next_State1_carry__1_i_310_n_0\,
      \r_Count_reg[23]_11\(3) => \r_Alarm_Next_State1_carry__1_i_1029_n_0\,
      \r_Count_reg[23]_11\(2) => \r_Alarm_Next_State1_carry__1_i_1030_n_0\,
      \r_Count_reg[23]_11\(1) => \r_Alarm_Next_State1_carry__1_i_1031_n_0\,
      \r_Count_reg[23]_11\(0) => \r_Alarm_Next_State1_carry__1_i_1032_n_0\,
      \r_Count_reg[23]_110\(1) => \r_Alarm_Next_State1_carry__1_i_311_n_0\,
      \r_Count_reg[23]_110\(0) => \r_Alarm_Next_State1_carry__1_i_312_n_0\,
      \r_Count_reg[23]_12\(3) => \r_Alarm_Next_State1_carry__1_i_1033_n_0\,
      \r_Count_reg[23]_12\(2) => \r_Alarm_Next_State1_carry__1_i_1034_n_0\,
      \r_Count_reg[23]_12\(1) => \r_Alarm_Next_State1_carry__1_i_1035_n_0\,
      \r_Count_reg[23]_12\(0) => \r_Alarm_Next_State1_carry__1_i_1036_n_0\,
      \r_Count_reg[23]_13\ => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      \r_Count_reg[23]_14\(0) => \r_Alarm_Next_State1_carry__1_i_863_n_0\,
      \r_Count_reg[23]_15\(3) => \r_Alarm_Next_State1_carry__1_i_864_n_0\,
      \r_Count_reg[23]_15\(2) => \r_Alarm_Next_State1_carry__1_i_865_n_0\,
      \r_Count_reg[23]_15\(1) => \r_Alarm_Next_State1_carry__1_i_866_n_0\,
      \r_Count_reg[23]_15\(0) => \r_Alarm_Next_State1_carry__1_i_867_n_0\,
      \r_Count_reg[23]_16\(3) => \r_Alarm_Next_State1_carry__1_i_683_n_0\,
      \r_Count_reg[23]_16\(2) => \r_Alarm_Next_State1_carry__1_i_684_n_0\,
      \r_Count_reg[23]_16\(1) => \r_Alarm_Next_State1_carry__1_i_685_n_0\,
      \r_Count_reg[23]_16\(0) => \r_Alarm_Next_State1_carry__1_i_686_n_0\,
      \r_Count_reg[23]_17\(1) => \r_Alarm_Next_State1_carry__1_i_671_n_0\,
      \r_Count_reg[23]_17\(0) => \r_Alarm_Next_State1_carry__1_i_672_n_0\,
      \r_Count_reg[23]_18\(3) => \r_Alarm_Next_State1_carry__1_i_674_n_0\,
      \r_Count_reg[23]_18\(2) => \r_Alarm_Next_State1_carry__1_i_675_n_0\,
      \r_Count_reg[23]_18\(1) => \r_Alarm_Next_State1_carry__1_i_676_n_0\,
      \r_Count_reg[23]_18\(0) => \r_Alarm_Next_State1_carry__1_i_677_n_0\,
      \r_Count_reg[23]_19\(0) => \r_Alarm_Next_State1_carry__1_i_1026_n_0\,
      \r_Count_reg[23]_2\(2) => \r_Alarm_Next_State1_carry__1_i_1085_n_0\,
      \r_Count_reg[23]_2\(1) => \r_Alarm_Next_State1_carry__1_i_1086_n_0\,
      \r_Count_reg[23]_2\(0) => \r_Alarm_Next_State1_carry__1_i_1087_n_0\,
      \r_Count_reg[23]_20\(0) => \r_Alarm_Next_State1_carry__1_i_651_n_0\,
      \r_Count_reg[23]_21\(1) => \r_Alarm_Next_State1_carry__1_i_654_n_0\,
      \r_Count_reg[23]_21\(0) => \r_Alarm_Next_State1_carry__1_i_655_n_0\,
      \r_Count_reg[23]_22\(0) => \r_Alarm_Next_State1_carry__1_i_659_n_0\,
      \r_Count_reg[23]_23\(1) => \r_Alarm_Next_State1_carry__1_i_484_n_0\,
      \r_Count_reg[23]_23\(0) => \r_Alarm_Next_State1_carry__1_i_485_n_0\,
      \r_Count_reg[23]_24\(1) => \r_Alarm_Next_State1_carry__1_i_488_n_0\,
      \r_Count_reg[23]_24\(0) => \r_Alarm_Next_State1_carry__1_i_489_n_0\,
      \r_Count_reg[23]_25\(3) => \r_Alarm_Next_State1_carry__1_i_348_n_0\,
      \r_Count_reg[23]_25\(2) => \r_Alarm_Next_State1_carry__1_i_349_n_0\,
      \r_Count_reg[23]_25\(1) => \r_Alarm_Next_State1_carry__1_i_350_n_0\,
      \r_Count_reg[23]_25\(0) => \r_Alarm_Next_State1_carry__1_i_351_n_0\,
      \r_Count_reg[23]_26\(3) => \r_Alarm_Next_State1_carry__1_i_352_n_0\,
      \r_Count_reg[23]_26\(2) => \r_Alarm_Next_State1_carry__1_i_353_n_0\,
      \r_Count_reg[23]_26\(1) => \r_Alarm_Next_State1_carry__1_i_354_n_0\,
      \r_Count_reg[23]_26\(0) => \r_Alarm_Next_State1_carry__1_i_355_n_0\,
      \r_Count_reg[23]_27\(0) => \r_Alarm_Next_State1_carry__1_i_650_n_0\,
      \r_Count_reg[23]_28\(3) => \r_Alarm_Next_State1_carry__1_i_235_n_0\,
      \r_Count_reg[23]_28\(2) => \r_Alarm_Next_State1_carry__1_i_236_n_0\,
      \r_Count_reg[23]_28\(1) => \r_Alarm_Next_State1_carry__1_i_237_n_0\,
      \r_Count_reg[23]_28\(0) => \r_Alarm_Next_State1_carry__1_i_238_n_0\,
      \r_Count_reg[23]_29\(3) => \r_Alarm_Next_State1_carry__1_i_330_n_0\,
      \r_Count_reg[23]_29\(2) => \r_Alarm_Next_State1_carry__1_i_331_n_0\,
      \r_Count_reg[23]_29\(1) => \r_Alarm_Next_State1_carry__1_i_332_n_0\,
      \r_Count_reg[23]_29\(0) => \r_Alarm_Next_State1_carry__1_i_221_n_0\,
      \r_Count_reg[23]_3\ => o_PM_INST_0_i_141_n_0,
      \r_Count_reg[23]_30\(0) => \r_Alarm_Next_State1_carry__1_i_222_n_0\,
      \r_Count_reg[23]_31\(3) => \r_Alarm_Next_State1_carry__1_i_224_n_0\,
      \r_Count_reg[23]_31\(2) => \r_Alarm_Next_State1_carry__1_i_225_n_0\,
      \r_Count_reg[23]_31\(1) => \r_Alarm_Next_State1_carry__1_i_226_n_0\,
      \r_Count_reg[23]_31\(0) => \r_Alarm_Next_State1_carry__1_i_227_n_0\,
      \r_Count_reg[23]_32\(3) => \r_Alarm_Next_State1_carry__1_i_333_n_0\,
      \r_Count_reg[23]_32\(2) => \r_Alarm_Next_State1_carry__1_i_334_n_0\,
      \r_Count_reg[23]_32\(1) => \r_Alarm_Next_State1_carry__1_i_335_n_0\,
      \r_Count_reg[23]_32\(0) => \r_Alarm_Next_State1_carry__1_i_336_n_0\,
      \r_Count_reg[23]_33\(1) => \r_Alarm_Next_State1_carry__1_i_1090_n_0\,
      \r_Count_reg[23]_33\(0) => \r_Alarm_Next_State1_carry__1_i_1091_n_0\,
      \r_Count_reg[23]_34\(3) => \r_Alarm_Next_State1_carry__1_i_769_n_0\,
      \r_Count_reg[23]_34\(2) => \r_Alarm_Next_State1_carry__1_i_770_n_0\,
      \r_Count_reg[23]_34\(1) => \r_Alarm_Next_State1_carry__1_i_771_n_0\,
      \r_Count_reg[23]_34\(0) => \r_Alarm_Next_State1_carry__1_i_772_n_0\,
      \r_Count_reg[23]_35\(1) => \r_Alarm_Next_State1_carry__1_i_942_n_0\,
      \r_Count_reg[23]_35\(0) => \r_Alarm_Next_State1_carry__1_i_943_n_0\,
      \r_Count_reg[23]_36\(2) => \r_Alarm_Next_State1_carry__1_i_945_n_0\,
      \r_Count_reg[23]_36\(1) => \r_Alarm_Next_State1_carry__1_i_946_n_0\,
      \r_Count_reg[23]_36\(0) => \r_Alarm_Next_State1_carry__1_i_947_n_0\,
      \r_Count_reg[23]_37\(3) => \r_Alarm_Next_State1_carry__1_i_773_n_0\,
      \r_Count_reg[23]_37\(2) => \r_Alarm_Next_State1_carry__1_i_774_n_0\,
      \r_Count_reg[23]_37\(1) => \r_Alarm_Next_State1_carry__1_i_775_n_0\,
      \r_Count_reg[23]_37\(0) => \r_Alarm_Next_State1_carry__1_i_776_n_0\,
      \r_Count_reg[23]_38\ => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      \r_Count_reg[23]_39\(3) => \r_Alarm_Next_State1_carry__1_i_561_n_0\,
      \r_Count_reg[23]_39\(2) => \r_Alarm_Next_State1_carry__1_i_562_n_0\,
      \r_Count_reg[23]_39\(1) => \r_Alarm_Next_State1_carry__1_i_563_n_0\,
      \r_Count_reg[23]_39\(0) => \r_Alarm_Next_State1_carry__1_i_564_n_0\,
      \r_Count_reg[23]_4\(2) => \r_Alarm_Next_State1_carry__1_i_400_n_0\,
      \r_Count_reg[23]_4\(1) => \r_Alarm_Next_State1_carry__1_i_401_n_0\,
      \r_Count_reg[23]_4\(0) => \r_Alarm_Next_State1_carry__1_i_402_n_0\,
      \r_Count_reg[23]_40\(3) => \r_Alarm_Next_State1_carry__1_i_550_n_0\,
      \r_Count_reg[23]_40\(2) => \r_Alarm_Next_State1_carry__1_i_551_n_0\,
      \r_Count_reg[23]_40\(1) => \r_Alarm_Next_State1_carry__1_i_552_n_0\,
      \r_Count_reg[23]_40\(0) => \r_Alarm_Next_State1_carry__1_i_553_n_0\,
      \r_Count_reg[23]_41\(1) => \r_Alarm_Next_State1_carry__1_i_559_n_0\,
      \r_Count_reg[23]_41\(0) => \r_Alarm_Next_State1_carry__1_i_560_n_0\,
      \r_Count_reg[23]_42\(3) => \r_Alarm_Next_State1_carry__1_i_933_n_0\,
      \r_Count_reg[23]_42\(2) => \r_Alarm_Next_State1_carry__1_i_934_n_0\,
      \r_Count_reg[23]_42\(1) => \r_Alarm_Next_State1_carry__1_i_935_n_0\,
      \r_Count_reg[23]_42\(0) => \r_Alarm_Next_State1_carry__1_i_936_n_0\,
      \r_Count_reg[23]_43\(3) => \r_Alarm_Next_State1_carry__1_i_937_n_0\,
      \r_Count_reg[23]_43\(2) => \r_Alarm_Next_State1_carry__1_i_938_n_0\,
      \r_Count_reg[23]_43\(1) => \r_Alarm_Next_State1_carry__1_i_939_n_0\,
      \r_Count_reg[23]_43\(0) => \r_Alarm_Next_State1_carry__1_i_940_n_0\,
      \r_Count_reg[23]_44\(3) => \r_Alarm_Next_State1_carry__1_i_760_n_0\,
      \r_Count_reg[23]_44\(2) => \r_Alarm_Next_State1_carry__1_i_761_n_0\,
      \r_Count_reg[23]_44\(1) => \r_Alarm_Next_State1_carry__1_i_762_n_0\,
      \r_Count_reg[23]_44\(0) => \r_Alarm_Next_State1_carry__1_i_763_n_0\,
      \r_Count_reg[23]_45\(3) => \r_Alarm_Next_State1_carry__1_i_764_n_0\,
      \r_Count_reg[23]_45\(2) => \r_Alarm_Next_State1_carry__1_i_765_n_0\,
      \r_Count_reg[23]_45\(1) => \r_Alarm_Next_State1_carry__1_i_766_n_0\,
      \r_Count_reg[23]_45\(0) => \r_Alarm_Next_State1_carry__1_i_767_n_0\,
      \r_Count_reg[23]_46\(3) => \r_Alarm_Next_State1_carry__1_i_540_n_0\,
      \r_Count_reg[23]_46\(2) => \r_Alarm_Next_State1_carry__1_i_541_n_0\,
      \r_Count_reg[23]_46\(1) => \r_Alarm_Next_State1_carry__1_i_542_n_0\,
      \r_Count_reg[23]_46\(0) => \r_Alarm_Next_State1_carry__1_i_543_n_0\,
      \r_Count_reg[23]_47\(3) => \r_Alarm_Next_State1_carry__1_i_544_n_0\,
      \r_Count_reg[23]_47\(2) => \r_Alarm_Next_State1_carry__1_i_545_n_0\,
      \r_Count_reg[23]_47\(1) => \r_Alarm_Next_State1_carry__1_i_546_n_0\,
      \r_Count_reg[23]_47\(0) => \r_Alarm_Next_State1_carry__1_i_547_n_0\,
      \r_Count_reg[23]_48\(1) => \r_Alarm_Next_State1_carry__1_i_405_n_0\,
      \r_Count_reg[23]_48\(0) => \r_Alarm_Next_State1_carry__1_i_406_n_0\,
      \r_Count_reg[23]_49\(2) => \r_Alarm_Next_State1_carry__1_i_248_n_0\,
      \r_Count_reg[23]_49\(1) => \r_Alarm_Next_State1_carry__1_i_249_n_0\,
      \r_Count_reg[23]_49\(0) => \r_Alarm_Next_State1_carry__1_i_250_n_0\,
      \r_Count_reg[23]_5\(1) => \r_Alarm_Next_State1_carry__1_i_1248_n_0\,
      \r_Count_reg[23]_5\(0) => \r_Alarm_Next_State1_carry__1_i_1249_n_0\,
      \r_Count_reg[23]_50\(2) => \r_Alarm_Next_State1_carry__1_i_252_n_0\,
      \r_Count_reg[23]_50\(1) => \r_Alarm_Next_State1_carry__1_i_253_n_0\,
      \r_Count_reg[23]_50\(0) => \r_Alarm_Next_State1_carry__1_i_254_n_0\,
      \r_Count_reg[23]_51\(0) => \r_Alarm_Next_State1_carry__1_i_245_n_0\,
      \r_Count_reg[23]_52\(1) => \r_Alarm_Next_State1_carry__1_i_246_n_0\,
      \r_Count_reg[23]_52\(0) => \r_Alarm_Next_State1_carry__1_i_247_n_0\,
      \r_Count_reg[23]_53\ => o_PM_INST_0_i_132_n_0,
      \r_Count_reg[23]_54\ => o_PM_INST_0_i_130_n_0,
      \r_Count_reg[23]_55\ => o_PM_INST_0_i_112_n_0,
      \r_Count_reg[23]_56\(2) => \r_Alarm_Next_State1_carry__1_i_1117_n_0\,
      \r_Count_reg[23]_56\(1) => \r_Alarm_Next_State1_carry__1_i_1118_n_0\,
      \r_Count_reg[23]_56\(0) => \r_Alarm_Next_State1_carry__1_i_1119_n_0\,
      \r_Count_reg[23]_57\ => \r_Alarm_Next_State1_carry__0_i_582_n_0\,
      \r_Count_reg[23]_58\ => \r_Alarm_Next_State1_carry__0_i_580_n_0\,
      \r_Count_reg[23]_59\ => \r_Alarm_Next_State1_carry__0_i_440_n_0\,
      \r_Count_reg[23]_6\(1) => \r_Alarm_Next_State1_carry__1_i_1251_n_0\,
      \r_Count_reg[23]_6\(0) => \r_Alarm_Next_State1_carry__1_i_1252_n_0\,
      \r_Count_reg[23]_60\ => o_PM_INST_0_i_131_n_0,
      \r_Count_reg[23]_61\(2) => \r_Alarm_Next_State1_carry__1_i_455_n_0\,
      \r_Count_reg[23]_61\(1) => \r_Alarm_Next_State1_carry__1_i_456_n_0\,
      \r_Count_reg[23]_61\(0) => \r_Alarm_Next_State1_carry__1_i_457_n_0\,
      \r_Count_reg[23]_62\ => \r_Alarm_Next_State1_carry__0_i_581_n_0\,
      \r_Count_reg[23]_63\(1) => \r_Alarm_Next_State1_carry__1_i_1255_n_0\,
      \r_Count_reg[23]_63\(0) => \r_Alarm_Next_State1_carry__1_i_1256_n_0\,
      \r_Count_reg[23]_64\(1) => \r_Alarm_Next_State1_carry__1_i_1258_n_0\,
      \r_Count_reg[23]_64\(0) => \r_Alarm_Next_State1_carry__1_i_1259_n_0\,
      \r_Count_reg[23]_65\(1) => \r_Alarm_Next_State1_carry__1_i_1232_n_0\,
      \r_Count_reg[23]_65\(0) => \r_Alarm_Next_State1_carry__1_i_1233_n_0\,
      \r_Count_reg[23]_66\(0) => \r_Alarm_Next_State1_carry__1_i_1237_n_0\,
      \r_Count_reg[23]_67\(2) => \r_Alarm_Next_State1_carry__1_i_1180_n_0\,
      \r_Count_reg[23]_67\(1) => \r_Alarm_Next_State1_carry__1_i_1181_n_0\,
      \r_Count_reg[23]_67\(0) => \r_Alarm_Next_State1_carry__1_i_1182_n_0\,
      \r_Count_reg[23]_68\(2) => \r_Alarm_Next_State1_carry__1_i_1184_n_0\,
      \r_Count_reg[23]_68\(1) => \r_Alarm_Next_State1_carry__1_i_1185_n_0\,
      \r_Count_reg[23]_68\(0) => \r_Alarm_Next_State1_carry__1_i_1186_n_0\,
      \r_Count_reg[23]_69\(3) => \r_Alarm_Next_State1_carry__1_i_1053_n_0\,
      \r_Count_reg[23]_69\(2) => \r_Alarm_Next_State1_carry__1_i_1054_n_0\,
      \r_Count_reg[23]_69\(1) => \r_Alarm_Next_State1_carry__1_i_1055_n_0\,
      \r_Count_reg[23]_69\(0) => \r_Alarm_Next_State1_carry__1_i_1056_n_0\,
      \r_Count_reg[23]_7\(1) => \r_Alarm_Next_State1_carry__1_i_1212_n_0\,
      \r_Count_reg[23]_7\(0) => \r_Alarm_Next_State1_carry__1_i_1213_n_0\,
      \r_Count_reg[23]_70\(3) => \r_Alarm_Next_State1_carry__1_i_1057_n_0\,
      \r_Count_reg[23]_70\(2) => \r_Alarm_Next_State1_carry__1_i_1058_n_0\,
      \r_Count_reg[23]_70\(1) => \r_Alarm_Next_State1_carry__1_i_1059_n_0\,
      \r_Count_reg[23]_70\(0) => \r_Alarm_Next_State1_carry__1_i_1060_n_0\,
      \r_Count_reg[23]_71\ => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      \r_Count_reg[23]_72\(0) => \r_Alarm_Next_State1_carry__1_i_889_n_0\,
      \r_Count_reg[23]_73\(3) => \r_Alarm_Next_State1_carry__1_i_890_n_0\,
      \r_Count_reg[23]_73\(2) => \r_Alarm_Next_State1_carry__1_i_891_n_0\,
      \r_Count_reg[23]_73\(1) => \r_Alarm_Next_State1_carry__1_i_892_n_0\,
      \r_Count_reg[23]_73\(0) => \r_Alarm_Next_State1_carry__1_i_893_n_0\,
      \r_Count_reg[23]_74\(3) => \r_Alarm_Next_State1_carry__1_i_720_n_0\,
      \r_Count_reg[23]_74\(2) => \r_Alarm_Next_State1_carry__1_i_721_n_0\,
      \r_Count_reg[23]_74\(1) => \r_Alarm_Next_State1_carry__1_i_722_n_0\,
      \r_Count_reg[23]_74\(0) => \r_Alarm_Next_State1_carry__1_i_723_n_0\,
      \r_Count_reg[23]_75\(1) => \r_Alarm_Next_State1_carry__1_i_708_n_0\,
      \r_Count_reg[23]_75\(0) => \r_Alarm_Next_State1_carry__1_i_709_n_0\,
      \r_Count_reg[23]_76\(3) => \r_Alarm_Next_State1_carry__1_i_711_n_0\,
      \r_Count_reg[23]_76\(2) => \r_Alarm_Next_State1_carry__1_i_712_n_0\,
      \r_Count_reg[23]_76\(1) => \r_Alarm_Next_State1_carry__1_i_713_n_0\,
      \r_Count_reg[23]_76\(0) => \r_Alarm_Next_State1_carry__1_i_714_n_0\,
      \r_Count_reg[23]_77\(0) => \r_Alarm_Next_State1_carry__1_i_1050_n_0\,
      \r_Count_reg[23]_78\(0) => \r_Alarm_Next_State1_carry__1_i_688_n_0\,
      \r_Count_reg[23]_79\(1) => \r_Alarm_Next_State1_carry__1_i_691_n_0\,
      \r_Count_reg[23]_79\(0) => \r_Alarm_Next_State1_carry__1_i_692_n_0\,
      \r_Count_reg[23]_8\(0) => \r_Alarm_Next_State1_carry__1_i_1217_n_0\,
      \r_Count_reg[23]_80\(0) => \r_Alarm_Next_State1_carry__1_i_696_n_0\,
      \r_Count_reg[23]_81\(1) => \r_Alarm_Next_State1_carry__1_i_499_n_0\,
      \r_Count_reg[23]_81\(0) => \r_Alarm_Next_State1_carry__1_i_500_n_0\,
      \r_Count_reg[23]_82\(1) => \r_Alarm_Next_State1_carry__1_i_503_n_0\,
      \r_Count_reg[23]_82\(0) => \r_Alarm_Next_State1_carry__1_i_504_n_0\,
      \r_Count_reg[23]_83\(3) => \r_Alarm_Next_State1_carry__1_i_360_n_0\,
      \r_Count_reg[23]_83\(2) => \r_Alarm_Next_State1_carry__1_i_361_n_0\,
      \r_Count_reg[23]_83\(1) => \r_Alarm_Next_State1_carry__1_i_362_n_0\,
      \r_Count_reg[23]_83\(0) => \r_Alarm_Next_State1_carry__1_i_363_n_0\,
      \r_Count_reg[23]_84\(3) => \r_Alarm_Next_State1_carry__1_i_364_n_0\,
      \r_Count_reg[23]_84\(2) => \r_Alarm_Next_State1_carry__1_i_365_n_0\,
      \r_Count_reg[23]_84\(1) => \r_Alarm_Next_State1_carry__1_i_366_n_0\,
      \r_Count_reg[23]_84\(0) => \r_Alarm_Next_State1_carry__1_i_367_n_0\,
      \r_Count_reg[23]_85\(0) => \r_Alarm_Next_State1_carry__1_i_687_n_0\,
      \r_Count_reg[23]_86\(3) => \r_Alarm_Next_State1_carry__1_i_300_n_0\,
      \r_Count_reg[23]_86\(2) => \r_Alarm_Next_State1_carry__1_i_301_n_0\,
      \r_Count_reg[23]_86\(1) => \r_Alarm_Next_State1_carry__1_i_302_n_0\,
      \r_Count_reg[23]_86\(0) => \r_Alarm_Next_State1_carry__1_i_303_n_0\,
      \r_Count_reg[23]_87\(3) => \r_Alarm_Next_State1_carry__1_i_337_n_0\,
      \r_Count_reg[23]_87\(2) => \r_Alarm_Next_State1_carry__1_i_338_n_0\,
      \r_Count_reg[23]_87\(1) => \r_Alarm_Next_State1_carry__1_i_339_n_0\,
      \r_Count_reg[23]_87\(0) => \r_Alarm_Next_State1_carry__1_i_286_n_0\,
      \r_Count_reg[23]_88\(0) => \r_Alarm_Next_State1_carry__1_i_287_n_0\,
      \r_Count_reg[23]_89\(3) => \r_Alarm_Next_State1_carry__1_i_289_n_0\,
      \r_Count_reg[23]_89\(2) => \r_Alarm_Next_State1_carry__1_i_290_n_0\,
      \r_Count_reg[23]_89\(1) => \r_Alarm_Next_State1_carry__1_i_291_n_0\,
      \r_Count_reg[23]_89\(0) => \r_Alarm_Next_State1_carry__1_i_292_n_0\,
      \r_Count_reg[23]_9\(2) => \r_Alarm_Next_State1_carry__1_i_1145_n_0\,
      \r_Count_reg[23]_9\(1) => \r_Alarm_Next_State1_carry__1_i_1146_n_0\,
      \r_Count_reg[23]_9\(0) => \r_Alarm_Next_State1_carry__1_i_1147_n_0\,
      \r_Count_reg[23]_90\(3) => \r_Alarm_Next_State1_carry__1_i_340_n_0\,
      \r_Count_reg[23]_90\(2) => \r_Alarm_Next_State1_carry__1_i_341_n_0\,
      \r_Count_reg[23]_90\(1) => \r_Alarm_Next_State1_carry__1_i_342_n_0\,
      \r_Count_reg[23]_90\(0) => \r_Alarm_Next_State1_carry__1_i_343_n_0\,
      \r_Count_reg[23]_91\(1) => \r_Alarm_Next_State1_carry__1_i_1122_n_0\,
      \r_Count_reg[23]_91\(0) => \r_Alarm_Next_State1_carry__1_i_1123_n_0\,
      \r_Count_reg[23]_92\(3) => \r_Alarm_Next_State1_carry__1_i_833_n_0\,
      \r_Count_reg[23]_92\(2) => \r_Alarm_Next_State1_carry__1_i_834_n_0\,
      \r_Count_reg[23]_92\(1) => \r_Alarm_Next_State1_carry__1_i_835_n_0\,
      \r_Count_reg[23]_92\(0) => \r_Alarm_Next_State1_carry__1_i_836_n_0\,
      \r_Count_reg[23]_93\(1) => \r_Alarm_Next_State1_carry__1_i_1003_n_0\,
      \r_Count_reg[23]_93\(0) => \r_Alarm_Next_State1_carry__1_i_1004_n_0\,
      \r_Count_reg[23]_94\(2) => \r_Alarm_Next_State1_carry__1_i_1006_n_0\,
      \r_Count_reg[23]_94\(1) => \r_Alarm_Next_State1_carry__1_i_1007_n_0\,
      \r_Count_reg[23]_94\(0) => \r_Alarm_Next_State1_carry__1_i_1008_n_0\,
      \r_Count_reg[23]_95\(3) => \r_Alarm_Next_State1_carry__1_i_837_n_0\,
      \r_Count_reg[23]_95\(2) => \r_Alarm_Next_State1_carry__1_i_838_n_0\,
      \r_Count_reg[23]_95\(1) => \r_Alarm_Next_State1_carry__1_i_839_n_0\,
      \r_Count_reg[23]_95\(0) => \r_Alarm_Next_State1_carry__1_i_840_n_0\,
      \r_Count_reg[23]_96\ => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      \r_Count_reg[23]_97\(3) => \r_Alarm_Next_State1_carry__1_i_627_n_0\,
      \r_Count_reg[23]_97\(2) => \r_Alarm_Next_State1_carry__1_i_628_n_0\,
      \r_Count_reg[23]_97\(1) => \r_Alarm_Next_State1_carry__1_i_629_n_0\,
      \r_Count_reg[23]_97\(0) => \r_Alarm_Next_State1_carry__1_i_630_n_0\,
      \r_Count_reg[23]_98\(3) => \r_Alarm_Next_State1_carry__1_i_616_n_0\,
      \r_Count_reg[23]_98\(2) => \r_Alarm_Next_State1_carry__1_i_617_n_0\,
      \r_Count_reg[23]_98\(1) => \r_Alarm_Next_State1_carry__1_i_618_n_0\,
      \r_Count_reg[23]_98\(0) => \r_Alarm_Next_State1_carry__1_i_619_n_0\,
      \r_Count_reg[23]_99\(1) => \r_Alarm_Next_State1_carry__1_i_625_n_0\,
      \r_Count_reg[23]_99\(0) => \r_Alarm_Next_State1_carry__1_i_626_n_0\,
      \r_Count_reg[3]\(1) => r_Alarm_Next_State1_carry_i_718_n_0,
      \r_Count_reg[3]\(0) => r_Alarm_Next_State1_carry_i_719_n_0,
      \r_Count_reg[3]_0\(2) => r_Alarm_Next_State1_carry_i_468_n_0,
      \r_Count_reg[3]_0\(1) => r_Alarm_Next_State1_carry_i_469_n_0,
      \r_Count_reg[3]_0\(0) => r_Alarm_Next_State1_carry_i_470_n_0,
      \r_Count_reg[3]_1\(0) => r_Alarm_Next_State1_carry_i_245_n_0,
      \r_Count_reg[3]_2\(3) => r_Alarm_Next_State1_carry_i_986_n_0,
      \r_Count_reg[3]_2\(2) => r_Alarm_Next_State1_carry_i_987_n_0,
      \r_Count_reg[3]_2\(1) => r_Alarm_Next_State1_carry_i_988_n_0,
      \r_Count_reg[3]_2\(0) => r_Alarm_Next_State1_carry_i_989_n_0,
      \r_Count_reg[3]_3\(0) => r_Alarm_Next_State1_carry_i_723_n_0,
      \r_Count_reg[3]_4\(1) => r_Alarm_Next_State1_carry_i_540_n_0,
      \r_Count_reg[3]_4\(0) => r_Alarm_Next_State1_carry_i_541_n_0,
      \r_Count_reg[3]_5\(1) => r_Alarm_Next_State1_carry_i_644_n_0,
      \r_Count_reg[3]_5\(0) => r_Alarm_Next_State1_carry_i_645_n_0,
      \r_Count_reg[3]_6\(2) => r_Alarm_Next_State1_carry_i_839_n_0,
      \r_Count_reg[3]_6\(1) => r_Alarm_Next_State1_carry_i_840_n_0,
      \r_Count_reg[3]_6\(0) => r_Alarm_Next_State1_carry_i_841_n_0,
      \r_Count_reg[3]_7\(0) => r_Alarm_Next_State1_carry_i_545_n_0,
      \r_Count_reg[3]_8\(3) => r_Alarm_Next_State1_carry_i_922_n_0,
      \r_Count_reg[3]_8\(2) => r_Alarm_Next_State1_carry_i_923_n_0,
      \r_Count_reg[3]_8\(1) => r_Alarm_Next_State1_carry_i_924_n_0,
      \r_Count_reg[3]_8\(0) => r_Alarm_Next_State1_carry_i_925_n_0,
      \r_Count_reg[3]_9\(0) => r_Alarm_Next_State1_carry_i_649_n_0,
      \r_Count_reg[4]\(0) => r_Alarm_Next_State1_carry_i_785_n_0,
      \r_Count_reg[4]_0\(0) => r_Alarm_Next_State1_carry_i_1225_n_0,
      \r_Count_reg[4]_1\(0) => r_Alarm_Next_State1_carry_i_1074_n_0,
      \r_Count_reg[4]_2\(0) => r_Alarm_Next_State1_carry_i_1079_n_0,
      \r_Count_reg[4]_3\(0) => r_Alarm_Next_State1_carry_i_1156_n_0,
      \r_Count_reg[8]\(3) => r_Alarm_Next_State1_carry_i_775_n_4,
      \r_Count_reg[8]\(2) => r_Alarm_Next_State1_carry_i_775_n_5,
      \r_Count_reg[8]\(1) => r_Alarm_Next_State1_carry_i_775_n_6,
      \r_Count_reg[8]\(0) => r_Alarm_Next_State1_carry_i_775_n_7,
      \r_Count_reg[8]_0\(3) => r_Alarm_Next_State1_carry_i_949_n_4,
      \r_Count_reg[8]_0\(2) => r_Alarm_Next_State1_carry_i_949_n_5,
      \r_Count_reg[8]_0\(1) => r_Alarm_Next_State1_carry_i_949_n_6,
      \r_Count_reg[8]_0\(0) => r_Alarm_Next_State1_carry_i_949_n_7,
      \r_Count_reg[8]_1\(2) => r_Alarm_Next_State1_carry_i_77_n_5,
      \r_Count_reg[8]_1\(1) => r_Alarm_Next_State1_carry_i_77_n_6,
      \r_Count_reg[8]_1\(0) => r_Alarm_Next_State1_carry_i_77_n_7,
      \r_Count_reg[8]_2\(3) => r_Alarm_Next_State1_carry_i_814_n_4,
      \r_Count_reg[8]_2\(2) => r_Alarm_Next_State1_carry_i_814_n_5,
      \r_Count_reg[8]_2\(1) => r_Alarm_Next_State1_carry_i_814_n_6,
      \r_Count_reg[8]_2\(0) => r_Alarm_Next_State1_carry_i_814_n_7,
      \r_Count_reg[8]_3\(3) => r_Alarm_Next_State1_carry_i_885_n_4,
      \r_Count_reg[8]_3\(2) => r_Alarm_Next_State1_carry_i_885_n_5,
      \r_Count_reg[8]_3\(1) => r_Alarm_Next_State1_carry_i_885_n_6,
      \r_Count_reg[8]_3\(0) => r_Alarm_Next_State1_carry_i_885_n_7,
      \r_Count_reg[8]_4\(2) => r_Alarm_Next_State1_carry_i_73_n_5,
      \r_Count_reg[8]_4\(1) => r_Alarm_Next_State1_carry_i_73_n_6,
      \r_Count_reg[8]_4\(0) => r_Alarm_Next_State1_carry_i_73_n_7,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
o_PM_INST_0_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => inst_n_212,
      I1 => inst_n_214,
      I2 => inst_n_216,
      I3 => inst_n_215,
      I4 => inst_n_213,
      I5 => inst_n_265,
      O => o_PM_INST_0_i_112_n_0
    );
o_PM_INST_0_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => inst_n_24,
      I1 => inst_n_26,
      I2 => inst_n_28,
      I3 => inst_n_27,
      I4 => inst_n_25,
      I5 => inst_n_77,
      O => o_PM_INST_0_i_122_n_0
    );
o_PM_INST_0_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => inst_n_265,
      I1 => inst_n_213,
      I2 => inst_n_215,
      I3 => inst_n_216,
      I4 => inst_n_214,
      I5 => inst_n_212,
      O => o_PM_INST_0_i_130_n_0
    );
o_PM_INST_0_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_216,
      I2 => inst_n_214,
      I3 => inst_n_212,
      I4 => inst_n_265,
      I5 => inst_n_215,
      O => o_PM_INST_0_i_131_n_0
    );
o_PM_INST_0_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => inst_n_212,
      I1 => inst_n_214,
      I2 => inst_n_216,
      I3 => inst_n_215,
      I4 => inst_n_213,
      O => o_PM_INST_0_i_132_n_0
    );
o_PM_INST_0_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => inst_n_77,
      I1 => inst_n_25,
      I2 => inst_n_27,
      I3 => inst_n_28,
      I4 => inst_n_26,
      I5 => inst_n_24,
      O => o_PM_INST_0_i_140_n_0
    );
o_PM_INST_0_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => inst_n_25,
      I1 => inst_n_28,
      I2 => inst_n_26,
      I3 => inst_n_24,
      I4 => inst_n_77,
      I5 => inst_n_27,
      O => o_PM_INST_0_i_141_n_0
    );
o_PM_INST_0_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => inst_n_24,
      I1 => inst_n_26,
      I2 => inst_n_28,
      I3 => inst_n_27,
      I4 => inst_n_25,
      O => o_PM_INST_0_i_142_n_0
    );
\r_Alarm_Next_State1_carry__0_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_282_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_130_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__0_i_130_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_Alarm_Next_State1_carry__0_i_130_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \r_Alarm_Next_State1_carry__0_i_283_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_176\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_320_n_0\,
      CO(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__0_i_176_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_Alarm_Next_State1_carry__0_i_176_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_Alarm_Next_State1_carry__0_i_176_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \r_Alarm_Next_State1_carry__0_i_336_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_282\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_284_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_282_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_282_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_282_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_282_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Alarm_Next_State1_carry__0_i_282_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__0_i_282_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_282_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_282_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__0_i_444_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_445_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_446_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_447_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_283\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_205,
      O => \r_Alarm_Next_State1_carry__0_i_283_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_284\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_339_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_284_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_284_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_284_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_284_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Alarm_Next_State1_carry__0_i_284_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__0_i_284_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_284_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_284_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__0_i_448_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_449_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_450_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_451_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_319\: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_295_n_0,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_319_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_319_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_319_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_319_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Alarm_Next_State1_carry__0_i_319_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__0_i_319_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_319_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_319_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__0_i_489_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_490_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_491_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_492_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_320\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_Alarm_Next_State1_carry__0_i_319_n_0\,
      CO(3) => \r_Alarm_Next_State1_carry__0_i_320_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__0_i_320_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__0_i_320_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__0_i_320_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_Alarm_Next_State1_carry__0_i_320_n_4\,
      O(2) => \r_Alarm_Next_State1_carry__0_i_320_n_5\,
      O(1) => \r_Alarm_Next_State1_carry__0_i_320_n_6\,
      O(0) => \r_Alarm_Next_State1_carry__0_i_320_n_7\,
      S(3) => \r_Alarm_Next_State1_carry__0_i_493_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__0_i_494_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__0_i_495_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__0_i_496_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_336\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_22,
      O => \r_Alarm_Next_State1_carry__0_i_336_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333DCCC0023FFDD"
    )
        port map (
      I0 => inst_n_207,
      I1 => inst_n_209,
      I2 => inst_n_211,
      I3 => inst_n_210,
      I4 => inst_n_208,
      I5 => inst_n_376,
      O => \r_Alarm_Next_State1_carry__0_i_440_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_444\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_206,
      O => \r_Alarm_Next_State1_carry__0_i_444_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_445\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_200,
      O => \r_Alarm_Next_State1_carry__0_i_445_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_446\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_201,
      O => \r_Alarm_Next_State1_carry__0_i_446_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_447\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_202,
      O => \r_Alarm_Next_State1_carry__0_i_447_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_448\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_203,
      O => \r_Alarm_Next_State1_carry__0_i_448_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_449\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_196,
      O => \r_Alarm_Next_State1_carry__0_i_449_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_450\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_197,
      O => \r_Alarm_Next_State1_carry__0_i_450_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_451\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_198,
      O => \r_Alarm_Next_State1_carry__0_i_451_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_489\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_20,
      O => \r_Alarm_Next_State1_carry__0_i_489_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_490\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_13,
      O => \r_Alarm_Next_State1_carry__0_i_490_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_491\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_14,
      O => \r_Alarm_Next_State1_carry__0_i_491_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_492\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_15,
      O => \r_Alarm_Next_State1_carry__0_i_492_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_493\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_23,
      O => \r_Alarm_Next_State1_carry__0_i_493_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_494\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_17,
      O => \r_Alarm_Next_State1_carry__0_i_494_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_495\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_18,
      O => \r_Alarm_Next_State1_carry__0_i_495_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_496\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_19,
      O => \r_Alarm_Next_State1_carry__0_i_496_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF50500AAFF551"
    )
        port map (
      I0 => inst_n_376,
      I1 => inst_n_208,
      I2 => inst_n_210,
      I3 => inst_n_211,
      I4 => inst_n_209,
      I5 => inst_n_207,
      O => \r_Alarm_Next_State1_carry__0_i_580_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3300CC00CDFF32"
    )
        port map (
      I0 => inst_n_208,
      I1 => inst_n_211,
      I2 => inst_n_209,
      I3 => inst_n_207,
      I4 => inst_n_376,
      I5 => inst_n_210,
      O => \r_Alarm_Next_State1_carry__0_i_581_n_0\
    );
\r_Alarm_Next_State1_carry__0_i_582\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A5A5A6"
    )
        port map (
      I0 => inst_n_207,
      I1 => inst_n_209,
      I2 => inst_n_211,
      I3 => inst_n_210,
      I4 => inst_n_208,
      O => \r_Alarm_Next_State1_carry__0_i_582_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1000\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_328,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_996_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1000_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1001\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_329,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_997_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1001_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1003\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_314,
      O => \r_Alarm_Next_State1_carry__1_i_1003_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1004\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_247,
      I1 => inst_n_225,
      I2 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_1004_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1006\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_313,
      I3 => \r_Alarm_Next_State1_carry__1_i_836_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1006_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1007\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_1003_n_0\,
      I1 => inst_n_312,
      I2 => inst_n_313,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_1007_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1008\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_314,
      I3 => \r_Alarm_Next_State1_carry__1_i_1004_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1008_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1026\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => inst_n_81,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_188,
      O => \r_Alarm_Next_State1_carry__1_i_1026_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1029\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_93,
      I1 => inst_n_48,
      I2 => inst_n_88,
      O => \r_Alarm_Next_State1_carry__1_i_1029_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1030\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_94,
      I1 => inst_n_48,
      I2 => inst_n_88,
      O => \r_Alarm_Next_State1_carry__1_i_1030_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1031\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_95,
      I1 => inst_n_48,
      I2 => inst_n_88,
      O => \r_Alarm_Next_State1_carry__1_i_1031_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1032\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_89,
      I1 => inst_n_48,
      I2 => inst_n_88,
      O => \r_Alarm_Next_State1_carry__1_i_1032_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1033\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_92,
      I1 => inst_n_48,
      I2 => inst_n_88,
      I3 => \r_Alarm_Next_State1_carry__1_i_1029_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1033_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1034\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_93,
      I1 => inst_n_48,
      I2 => inst_n_88,
      I3 => \r_Alarm_Next_State1_carry__1_i_1030_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1034_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1035\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_94,
      I1 => inst_n_48,
      I2 => inst_n_88,
      I3 => \r_Alarm_Next_State1_carry__1_i_1031_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1035_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1036\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_95,
      I1 => inst_n_48,
      I2 => inst_n_88,
      I3 => \r_Alarm_Next_State1_carry__1_i_1032_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1036_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1050\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => inst_n_269,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_377,
      O => \r_Alarm_Next_State1_carry__1_i_1050_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1053\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_281,
      I1 => inst_n_236,
      I2 => inst_n_276,
      O => \r_Alarm_Next_State1_carry__1_i_1053_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1054\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_282,
      I1 => inst_n_236,
      I2 => inst_n_276,
      O => \r_Alarm_Next_State1_carry__1_i_1054_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1055\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_283,
      I1 => inst_n_236,
      I2 => inst_n_276,
      O => \r_Alarm_Next_State1_carry__1_i_1055_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1056\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_277,
      I1 => inst_n_236,
      I2 => inst_n_276,
      O => \r_Alarm_Next_State1_carry__1_i_1056_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1057\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_280,
      I1 => inst_n_236,
      I2 => inst_n_276,
      I3 => \r_Alarm_Next_State1_carry__1_i_1053_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1057_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1058\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_281,
      I1 => inst_n_236,
      I2 => inst_n_276,
      I3 => \r_Alarm_Next_State1_carry__1_i_1054_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1058_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1059\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_282,
      I1 => inst_n_236,
      I2 => inst_n_276,
      I3 => \r_Alarm_Next_State1_carry__1_i_1055_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1059_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1060\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_283,
      I1 => inst_n_236,
      I2 => inst_n_276,
      I3 => \r_Alarm_Next_State1_carry__1_i_1056_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1060_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1085\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_122,
      I1 => inst_n_37,
      I2 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_1085_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1086\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_123,
      I1 => inst_n_37,
      I2 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_1086_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1087\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_1087_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1090\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_122,
      I1 => inst_n_37,
      I2 => inst_n_40,
      I3 => \r_Alarm_Next_State1_carry__1_i_1086_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1090_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1091\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_123,
      I1 => inst_n_37,
      I2 => inst_n_40,
      I3 => \r_Alarm_Next_State1_carry__1_i_1087_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1091_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_310,
      I1 => inst_n_225,
      I2 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_1117_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_311,
      I1 => inst_n_225,
      I2 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_1118_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_1119_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_310,
      I1 => inst_n_225,
      I2 => inst_n_228,
      I3 => \r_Alarm_Next_State1_carry__1_i_1118_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1122_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_311,
      I1 => inst_n_225,
      I2 => inst_n_228,
      I3 => \r_Alarm_Next_State1_carry__1_i_1119_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1123_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_90,
      I1 => inst_n_48,
      I2 => inst_n_88,
      O => \r_Alarm_Next_State1_carry__1_i_1145_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_49,
      I1 => inst_n_48,
      I2 => inst_n_91,
      O => \r_Alarm_Next_State1_carry__1_i_1146_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_50,
      I1 => inst_n_48,
      I2 => inst_n_51,
      O => \r_Alarm_Next_State1_carry__1_i_1147_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_89,
      I1 => inst_n_48,
      I2 => inst_n_88,
      I3 => \r_Alarm_Next_State1_carry__1_i_1145_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1149_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_90,
      I1 => inst_n_48,
      I2 => inst_n_88,
      I3 => \r_Alarm_Next_State1_carry__1_i_1146_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1150_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_49,
      I1 => inst_n_48,
      I2 => inst_n_91,
      I3 => \r_Alarm_Next_State1_carry__1_i_1147_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1151_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_278,
      I1 => inst_n_236,
      I2 => inst_n_276,
      O => \r_Alarm_Next_State1_carry__1_i_1180_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_237,
      I1 => inst_n_236,
      I2 => inst_n_279,
      O => \r_Alarm_Next_State1_carry__1_i_1181_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_238,
      I1 => inst_n_236,
      I2 => inst_n_239,
      O => \r_Alarm_Next_State1_carry__1_i_1182_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_277,
      I1 => inst_n_236,
      I2 => inst_n_276,
      I3 => \r_Alarm_Next_State1_carry__1_i_1180_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1184_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_278,
      I1 => inst_n_236,
      I2 => inst_n_276,
      I3 => \r_Alarm_Next_State1_carry__1_i_1181_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1185_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_237,
      I1 => inst_n_236,
      I2 => inst_n_279,
      I3 => \r_Alarm_Next_State1_carry__1_i_1182_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_1186_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_87,
      I1 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_1212_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_83,
      I1 => inst_n_78,
      O => \r_Alarm_Next_State1_carry__1_i_1213_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => inst_n_87,
      I1 => inst_n_48,
      I2 => inst_n_78,
      I3 => inst_n_83,
      O => \r_Alarm_Next_State1_carry__1_i_1217_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_275,
      I1 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_1232_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_271,
      I1 => inst_n_266,
      O => \r_Alarm_Next_State1_carry__1_i_1233_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => inst_n_275,
      I1 => inst_n_236,
      I2 => inst_n_266,
      I3 => inst_n_271,
      O => \r_Alarm_Next_State1_carry__1_i_1237_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_84,
      I1 => inst_n_79,
      O => \r_Alarm_Next_State1_carry__1_i_1248_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_85,
      I1 => inst_n_80,
      O => \r_Alarm_Next_State1_carry__1_i_1249_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_79,
      I1 => inst_n_84,
      I2 => inst_n_78,
      I3 => inst_n_83,
      O => \r_Alarm_Next_State1_carry__1_i_1251_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_80,
      I1 => inst_n_85,
      I2 => inst_n_79,
      I3 => inst_n_84,
      O => \r_Alarm_Next_State1_carry__1_i_1252_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_272,
      I1 => inst_n_267,
      O => \r_Alarm_Next_State1_carry__1_i_1255_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_273,
      I1 => inst_n_268,
      O => \r_Alarm_Next_State1_carry__1_i_1256_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_267,
      I1 => inst_n_272,
      I2 => inst_n_266,
      I3 => inst_n_271,
      O => \r_Alarm_Next_State1_carry__1_i_1258_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_1259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_268,
      I1 => inst_n_273,
      I2 => inst_n_267,
      I3 => inst_n_272,
      O => \r_Alarm_Next_State1_carry__1_i_1259_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_117,
      O => \r_Alarm_Next_State1_carry__1_i_221_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_118,
      O => \r_Alarm_Next_State1_carry__1_i_222_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_117,
      I3 => \r_Alarm_Next_State1_carry__1_i_221_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_224_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_222_n_0\,
      I1 => inst_n_37,
      I2 => inst_n_38,
      I3 => inst_n_117,
      O => \r_Alarm_Next_State1_carry__1_i_225_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_118,
      I3 => inst_n_41,
      O => \r_Alarm_Next_State1_carry__1_i_226_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_39,
      I3 => inst_n_41,
      O => \r_Alarm_Next_State1_carry__1_i_227_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_41,
      I1 => inst_n_37,
      I2 => inst_n_38,
      I3 => inst_n_39,
      O => \r_Alarm_Next_State1_carry__1_i_235_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_41,
      I1 => inst_n_37,
      I2 => inst_n_38,
      I3 => inst_n_39,
      O => \r_Alarm_Next_State1_carry__1_i_236_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_41,
      I1 => inst_n_37,
      I2 => inst_n_38,
      I3 => inst_n_39,
      O => \r_Alarm_Next_State1_carry__1_i_237_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_41,
      I1 => inst_n_37,
      I2 => inst_n_38,
      I3 => inst_n_39,
      O => \r_Alarm_Next_State1_carry__1_i_238_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_134,
      I2 => inst_n_133,
      O => \r_Alarm_Next_State1_carry__1_i_245_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_246\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999996"
    )
        port map (
      I0 => inst_n_136,
      I1 => inst_n_152,
      I2 => inst_n_153,
      I3 => inst_n_133,
      I4 => inst_n_137,
      O => \r_Alarm_Next_State1_carry__1_i_246_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_245_n_0\,
      I1 => inst_n_137,
      I2 => inst_n_133,
      I3 => inst_n_153,
      O => \r_Alarm_Next_State1_carry__1_i_247_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_65,
      I1 => inst_n_134,
      I2 => inst_n_133,
      O => \r_Alarm_Next_State1_carry__1_i_248_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_135,
      I1 => inst_n_133,
      I2 => inst_n_66,
      O => \r_Alarm_Next_State1_carry__1_i_249_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_63,
      I1 => inst_n_61,
      I2 => inst_n_67,
      O => \r_Alarm_Next_State1_carry__1_i_250_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_134,
      I2 => inst_n_133,
      I3 => \r_Alarm_Next_State1_carry__1_i_248_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_252_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_65,
      I1 => inst_n_134,
      I2 => inst_n_133,
      I3 => \r_Alarm_Next_State1_carry__1_i_249_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_253_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_135,
      I1 => inst_n_133,
      I2 => inst_n_66,
      I3 => \r_Alarm_Next_State1_carry__1_i_250_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_254_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_305,
      O => \r_Alarm_Next_State1_carry__1_i_286_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_287\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_306,
      O => \r_Alarm_Next_State1_carry__1_i_287_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_305,
      I3 => \r_Alarm_Next_State1_carry__1_i_286_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_289_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_287_n_0\,
      I1 => inst_n_225,
      I2 => inst_n_226,
      I3 => inst_n_305,
      O => \r_Alarm_Next_State1_carry__1_i_290_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_306,
      I3 => inst_n_229,
      O => \r_Alarm_Next_State1_carry__1_i_291_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_227,
      I3 => inst_n_229,
      O => \r_Alarm_Next_State1_carry__1_i_292_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_229,
      I1 => inst_n_225,
      I2 => inst_n_226,
      I3 => inst_n_227,
      O => \r_Alarm_Next_State1_carry__1_i_300_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_229,
      I1 => inst_n_225,
      I2 => inst_n_226,
      I3 => inst_n_227,
      O => \r_Alarm_Next_State1_carry__1_i_301_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_229,
      I1 => inst_n_225,
      I2 => inst_n_226,
      I3 => inst_n_227,
      O => \r_Alarm_Next_State1_carry__1_i_302_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_229,
      I1 => inst_n_225,
      I2 => inst_n_226,
      I3 => inst_n_227,
      O => \r_Alarm_Next_State1_carry__1_i_303_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_252,
      I1 => inst_n_322,
      I2 => inst_n_321,
      O => \r_Alarm_Next_State1_carry__1_i_310_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_311\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999996"
    )
        port map (
      I0 => inst_n_324,
      I1 => inst_n_340,
      I2 => inst_n_341,
      I3 => inst_n_321,
      I4 => inst_n_325,
      O => \r_Alarm_Next_State1_carry__1_i_311_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_310_n_0\,
      I1 => inst_n_325,
      I2 => inst_n_321,
      I3 => inst_n_341,
      O => \r_Alarm_Next_State1_carry__1_i_312_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_313\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_253,
      I1 => inst_n_322,
      I2 => inst_n_321,
      O => \r_Alarm_Next_State1_carry__1_i_313_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_314\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_323,
      I1 => inst_n_321,
      I2 => inst_n_254,
      O => \r_Alarm_Next_State1_carry__1_i_314_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_251,
      I1 => inst_n_249,
      I2 => inst_n_255,
      O => \r_Alarm_Next_State1_carry__1_i_315_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_252,
      I1 => inst_n_322,
      I2 => inst_n_321,
      I3 => \r_Alarm_Next_State1_carry__1_i_313_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_317_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_253,
      I1 => inst_n_322,
      I2 => inst_n_321,
      I3 => \r_Alarm_Next_State1_carry__1_i_314_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_318_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_323,
      I1 => inst_n_321,
      I2 => inst_n_254,
      I3 => \r_Alarm_Next_State1_carry__1_i_315_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_319_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_330\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_121,
      O => \r_Alarm_Next_State1_carry__1_i_330_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_119,
      O => \r_Alarm_Next_State1_carry__1_i_331_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_332\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_120,
      O => \r_Alarm_Next_State1_carry__1_i_332_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_333\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_40,
      I3 => \r_Alarm_Next_State1_carry__1_i_330_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_333_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_334\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_121,
      I3 => \r_Alarm_Next_State1_carry__1_i_331_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_334_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_119,
      I3 => \r_Alarm_Next_State1_carry__1_i_332_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_335_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_38,
      I2 => inst_n_120,
      I3 => \r_Alarm_Next_State1_carry__1_i_221_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_336_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_337\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_309,
      O => \r_Alarm_Next_State1_carry__1_i_337_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_338\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_307,
      O => \r_Alarm_Next_State1_carry__1_i_338_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_308,
      O => \r_Alarm_Next_State1_carry__1_i_339_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_340\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_228,
      I3 => \r_Alarm_Next_State1_carry__1_i_337_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_340_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_341\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_309,
      I3 => \r_Alarm_Next_State1_carry__1_i_338_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_341_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_342\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_307,
      I3 => \r_Alarm_Next_State1_carry__1_i_339_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_342_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_226,
      I2 => inst_n_308,
      I3 => \r_Alarm_Next_State1_carry__1_i_286_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_343_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_103,
      I1 => inst_n_101,
      I2 => inst_n_113,
      O => \r_Alarm_Next_State1_carry__1_i_348_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_104,
      I1 => inst_n_101,
      I2 => inst_n_114,
      O => \r_Alarm_Next_State1_carry__1_i_349_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_105,
      I1 => inst_n_101,
      I2 => inst_n_115,
      O => \r_Alarm_Next_State1_carry__1_i_350_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_351\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_56,
      I1 => inst_n_101,
      I2 => inst_n_52,
      O => \r_Alarm_Next_State1_carry__1_i_351_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_348_n_0\,
      I1 => inst_n_102,
      I2 => inst_n_101,
      I3 => inst_n_112,
      O => \r_Alarm_Next_State1_carry__1_i_352_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_103,
      I1 => inst_n_101,
      I2 => inst_n_113,
      I3 => \r_Alarm_Next_State1_carry__1_i_349_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_353_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_104,
      I1 => inst_n_101,
      I2 => inst_n_114,
      I3 => \r_Alarm_Next_State1_carry__1_i_350_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_354_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_355\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_105,
      I1 => inst_n_101,
      I2 => inst_n_115,
      I3 => \r_Alarm_Next_State1_carry__1_i_351_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_355_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_360\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_291,
      I1 => inst_n_289,
      I2 => inst_n_301,
      O => \r_Alarm_Next_State1_carry__1_i_360_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_361\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_292,
      I1 => inst_n_289,
      I2 => inst_n_302,
      O => \r_Alarm_Next_State1_carry__1_i_361_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_362\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_293,
      I1 => inst_n_289,
      I2 => inst_n_303,
      O => \r_Alarm_Next_State1_carry__1_i_362_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_244,
      I1 => inst_n_289,
      I2 => inst_n_240,
      O => \r_Alarm_Next_State1_carry__1_i_363_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_364\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_360_n_0\,
      I1 => inst_n_290,
      I2 => inst_n_289,
      I3 => inst_n_300,
      O => \r_Alarm_Next_State1_carry__1_i_364_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_365\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_291,
      I1 => inst_n_289,
      I2 => inst_n_301,
      I3 => \r_Alarm_Next_State1_carry__1_i_361_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_365_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_366\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_292,
      I1 => inst_n_289,
      I2 => inst_n_302,
      I3 => \r_Alarm_Next_State1_carry__1_i_362_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_366_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_293,
      I1 => inst_n_289,
      I2 => inst_n_303,
      I3 => \r_Alarm_Next_State1_carry__1_i_363_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_367_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_400\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_131,
      I1 => inst_n_61,
      I2 => inst_n_150,
      O => \r_Alarm_Next_State1_carry__1_i_400_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_132,
      I1 => inst_n_61,
      I2 => inst_n_151,
      O => \r_Alarm_Next_State1_carry__1_i_401_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_402\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_146,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_402_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_405\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_131,
      I1 => inst_n_61,
      I2 => inst_n_150,
      I3 => \r_Alarm_Next_State1_carry__1_i_401_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_405_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_132,
      I1 => inst_n_61,
      I2 => inst_n_151,
      I3 => \r_Alarm_Next_State1_carry__1_i_402_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_406_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_455\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_319,
      I1 => inst_n_249,
      I2 => inst_n_338,
      O => \r_Alarm_Next_State1_carry__1_i_455_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_456\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_320,
      I1 => inst_n_249,
      I2 => inst_n_339,
      O => \r_Alarm_Next_State1_carry__1_i_456_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_334,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_457_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_460\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_319,
      I1 => inst_n_249,
      I2 => inst_n_338,
      I3 => \r_Alarm_Next_State1_carry__1_i_456_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_460_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_461\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_320,
      I1 => inst_n_249,
      I2 => inst_n_339,
      I3 => \r_Alarm_Next_State1_carry__1_i_457_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_461_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_484\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_57,
      I1 => inst_n_101,
      I2 => inst_n_53,
      O => \r_Alarm_Next_State1_carry__1_i_484_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_485\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_54,
      I1 => inst_n_55,
      I2 => inst_n_58,
      O => \r_Alarm_Next_State1_carry__1_i_485_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_488\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_56,
      I1 => inst_n_101,
      I2 => inst_n_52,
      I3 => \r_Alarm_Next_State1_carry__1_i_484_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_488_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_489\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_57,
      I1 => inst_n_101,
      I2 => inst_n_53,
      I3 => \r_Alarm_Next_State1_carry__1_i_485_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_489_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_499\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_245,
      I1 => inst_n_289,
      I2 => inst_n_241,
      O => \r_Alarm_Next_State1_carry__1_i_499_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_500\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_242,
      I1 => inst_n_243,
      I2 => inst_n_246,
      O => \r_Alarm_Next_State1_carry__1_i_500_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_503\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_244,
      I1 => inst_n_289,
      I2 => inst_n_240,
      I3 => \r_Alarm_Next_State1_carry__1_i_499_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_503_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_504\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_245,
      I1 => inst_n_289,
      I2 => inst_n_241,
      I3 => \r_Alarm_Next_State1_carry__1_i_500_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_504_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_540\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_147,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_540_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_541\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_148,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_541_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_542\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_149,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_542_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_543\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_142,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_543_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_544\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_146,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_540_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_544_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_147,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_541_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_545_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_546\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_148,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_542_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_546_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_547\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_149,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_543_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_547_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_549\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_129,
      O => \r_Alarm_Next_State1_carry__1_i_549_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_550\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_129,
      I3 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_550_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_551\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_551_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_552\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_552_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_553\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_553_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_559\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_559_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_560\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_560_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_561\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_561_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_562\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_562_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_563\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_563_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_564\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_549_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_564_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_606\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_335,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_606_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_607\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_336,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_607_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_608\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_337,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_608_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_609\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_330,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_609_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_610\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_334,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_606_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_610_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_611\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_607_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_611_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_612\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_336,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_608_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_612_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_613\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_337,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_609_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_613_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_615\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_317,
      O => \r_Alarm_Next_State1_carry__1_i_615_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_616\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_317,
      I3 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_616_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_617\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_617_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_618\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_618_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_619\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_619_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_625\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_625_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_626\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_626_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_627\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_627_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_628\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_628_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_629\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_629_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_630\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_615_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_630_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_650\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78E1871E"
    )
        port map (
      I0 => inst_n_112,
      I1 => inst_n_102,
      I2 => inst_n_116,
      I3 => inst_n_101,
      I4 => inst_n_106,
      O => \r_Alarm_Next_State1_carry__1_i_650_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_651\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_651_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_651_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_651_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_651_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_854_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_855_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_856_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_651_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_857_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_858_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_859_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_860_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_654\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_111,
      I1 => inst_n_100,
      O => \r_Alarm_Next_State1_carry__1_i_654_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_655\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_107,
      I1 => inst_n_97,
      O => \r_Alarm_Next_State1_carry__1_i_655_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_659\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_111,
      I1 => inst_n_100,
      I2 => inst_n_97,
      I3 => inst_n_107,
      O => \r_Alarm_Next_State1_carry__1_i_659_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_671\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_96,
      I1 => inst_n_88,
      I2 => inst_n_81,
      O => \r_Alarm_Next_State1_carry__1_i_671_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_672\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_96,
      I1 => inst_n_88,
      I2 => inst_n_82,
      O => \r_Alarm_Next_State1_carry__1_i_672_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_673\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_96,
      I1 => inst_n_88,
      I2 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_673_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_674\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_671_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_81,
      O => \r_Alarm_Next_State1_carry__1_i_674_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_675\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_96,
      I1 => inst_n_88,
      I2 => inst_n_81,
      I3 => \r_Alarm_Next_State1_carry__1_i_672_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_675_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_96,
      I1 => inst_n_88,
      I2 => inst_n_82,
      I3 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_676_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_677\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_96,
      I1 => inst_n_88,
      I2 => inst_n_48,
      I3 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_677_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_683\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_683_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_684\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_684_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_685\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_685_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_686_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_687\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78E1871E"
    )
        port map (
      I0 => inst_n_300,
      I1 => inst_n_290,
      I2 => inst_n_304,
      I3 => inst_n_289,
      I4 => inst_n_294,
      O => \r_Alarm_Next_State1_carry__1_i_687_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_688\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_Alarm_Next_State1_carry__1_i_688_n_0\,
      CO(2) => \r_Alarm_Next_State1_carry__1_i_688_n_1\,
      CO(1) => \r_Alarm_Next_State1_carry__1_i_688_n_2\,
      CO(0) => \r_Alarm_Next_State1_carry__1_i_688_n_3\,
      CYINIT => '0',
      DI(3) => \r_Alarm_Next_State1_carry__1_i_880_n_0\,
      DI(2) => \r_Alarm_Next_State1_carry__1_i_881_n_0\,
      DI(1) => \r_Alarm_Next_State1_carry__1_i_882_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_r_Alarm_Next_State1_carry__1_i_688_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_Alarm_Next_State1_carry__1_i_883_n_0\,
      S(2) => \r_Alarm_Next_State1_carry__1_i_884_n_0\,
      S(1) => \r_Alarm_Next_State1_carry__1_i_885_n_0\,
      S(0) => \r_Alarm_Next_State1_carry__1_i_886_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_691\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_299,
      I1 => inst_n_288,
      O => \r_Alarm_Next_State1_carry__1_i_691_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_692\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_295,
      I1 => inst_n_285,
      O => \r_Alarm_Next_State1_carry__1_i_692_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_696\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_299,
      I1 => inst_n_288,
      I2 => inst_n_285,
      I3 => inst_n_295,
      O => \r_Alarm_Next_State1_carry__1_i_696_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_708\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_276,
      I2 => inst_n_269,
      O => \r_Alarm_Next_State1_carry__1_i_708_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_709\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_276,
      I2 => inst_n_270,
      O => \r_Alarm_Next_State1_carry__1_i_709_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_710\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_276,
      I2 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_710_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_711\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_708_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_269,
      O => \r_Alarm_Next_State1_carry__1_i_711_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_712\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_276,
      I2 => inst_n_269,
      I3 => \r_Alarm_Next_State1_carry__1_i_709_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_712_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_713\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_276,
      I2 => inst_n_270,
      I3 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_713_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_714\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_284,
      I1 => inst_n_276,
      I2 => inst_n_236,
      I3 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_714_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_720\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_720_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_721\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_721_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_722\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_722_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_723\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_723_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_760\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_143,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_760_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_761\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_144,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_761_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_762\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_145,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_762_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_763\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_138,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_763_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_764\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_142,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_760_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_764_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_765\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_143,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_761_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_765_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_766\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_144,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_762_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_766_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_767\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_145,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_763_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_767_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_769\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_130,
      O => \r_Alarm_Next_State1_carry__1_i_769_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_770\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_127,
      O => \r_Alarm_Next_State1_carry__1_i_770_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_771\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_128,
      O => \r_Alarm_Next_State1_carry__1_i_771_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_772\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_125,
      O => \r_Alarm_Next_State1_carry__1_i_772_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_773\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_769_n_0\,
      I1 => inst_n_129,
      I2 => inst_n_124,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_773_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_774\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_130,
      I3 => \r_Alarm_Next_State1_carry__1_i_770_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_774_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_775\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_127,
      I3 => \r_Alarm_Next_State1_carry__1_i_771_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_775_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_776\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_128,
      I3 => \r_Alarm_Next_State1_carry__1_i_772_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_776_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_824\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_331,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_824_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_825\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_332,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_825_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_826\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_333,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_826_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_827\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_326,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_827_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_828\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_330,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_824_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_828_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_829\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_331,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_825_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_829_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_830\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_332,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_826_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_830_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_831\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_333,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_827_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_831_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_833\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_318,
      O => \r_Alarm_Next_State1_carry__1_i_833_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_834\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_315,
      O => \r_Alarm_Next_State1_carry__1_i_834_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_835\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_316,
      O => \r_Alarm_Next_State1_carry__1_i_835_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_836\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_313,
      O => \r_Alarm_Next_State1_carry__1_i_836_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_837\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_833_n_0\,
      I1 => inst_n_317,
      I2 => inst_n_312,
      I3 => inst_n_228,
      O => \r_Alarm_Next_State1_carry__1_i_837_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_838\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_318,
      I3 => \r_Alarm_Next_State1_carry__1_i_834_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_838_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_839\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_315,
      I3 => \r_Alarm_Next_State1_carry__1_i_835_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_839_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_840\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_228,
      I2 => inst_n_316,
      I3 => \r_Alarm_Next_State1_carry__1_i_836_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_840_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_854\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_108,
      I1 => inst_n_98,
      O => \r_Alarm_Next_State1_carry__1_i_854_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_855\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_109,
      I1 => inst_n_99,
      O => \r_Alarm_Next_State1_carry__1_i_855_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_856\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_86,
      I1 => inst_n_110,
      O => \r_Alarm_Next_State1_carry__1_i_856_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_857\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_98,
      I1 => inst_n_108,
      I2 => inst_n_97,
      I3 => inst_n_107,
      O => \r_Alarm_Next_State1_carry__1_i_857_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_858\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_99,
      I1 => inst_n_109,
      I2 => inst_n_98,
      I3 => inst_n_108,
      O => \r_Alarm_Next_State1_carry__1_i_858_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_859\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_110,
      I1 => inst_n_86,
      I2 => inst_n_99,
      I3 => inst_n_109,
      O => \r_Alarm_Next_State1_carry__1_i_859_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_860\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_86,
      I1 => inst_n_110,
      O => \r_Alarm_Next_State1_carry__1_i_860_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_863\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_92,
      I1 => inst_n_48,
      I2 => inst_n_88,
      O => \r_Alarm_Next_State1_carry__1_i_863_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_864\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_864_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_865\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_865_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_866\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_673_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_866_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_867\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_863_n_0\,
      I1 => inst_n_96,
      I2 => inst_n_88,
      I3 => inst_n_48,
      O => \r_Alarm_Next_State1_carry__1_i_867_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_880\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_296,
      I1 => inst_n_286,
      O => \r_Alarm_Next_State1_carry__1_i_880_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_881\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_297,
      I1 => inst_n_287,
      O => \r_Alarm_Next_State1_carry__1_i_881_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_882\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_274,
      I1 => inst_n_298,
      O => \r_Alarm_Next_State1_carry__1_i_882_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_883\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_286,
      I1 => inst_n_296,
      I2 => inst_n_285,
      I3 => inst_n_295,
      O => \r_Alarm_Next_State1_carry__1_i_883_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_884\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_287,
      I1 => inst_n_297,
      I2 => inst_n_286,
      I3 => inst_n_296,
      O => \r_Alarm_Next_State1_carry__1_i_884_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_885\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_298,
      I1 => inst_n_274,
      I2 => inst_n_287,
      I3 => inst_n_297,
      O => \r_Alarm_Next_State1_carry__1_i_885_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_886\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_274,
      I1 => inst_n_298,
      O => \r_Alarm_Next_State1_carry__1_i_886_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_889\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_280,
      I1 => inst_n_236,
      I2 => inst_n_276,
      O => \r_Alarm_Next_State1_carry__1_i_889_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_890\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_890_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_891\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_891_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_892\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_710_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_892_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_893\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_889_n_0\,
      I1 => inst_n_284,
      I2 => inst_n_276,
      I3 => inst_n_236,
      O => \r_Alarm_Next_State1_carry__1_i_893_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_933\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_139,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_933_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_934\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_140,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_934_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_935\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_141,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_935_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_936\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_60,
      I2 => inst_n_61,
      O => \r_Alarm_Next_State1_carry__1_i_936_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_937\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_138,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_933_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_937_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_938\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_139,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_934_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_938_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_939\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_140,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_935_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_939_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_940\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_141,
      I1 => inst_n_60,
      I2 => inst_n_61,
      I3 => \r_Alarm_Next_State1_carry__1_i_936_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_940_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_942\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_126,
      O => \r_Alarm_Next_State1_carry__1_i_942_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_943\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_59,
      I1 => inst_n_37,
      I2 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_943_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_945\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_125,
      I3 => \r_Alarm_Next_State1_carry__1_i_772_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_945_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_946\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_Alarm_Next_State1_carry__1_i_942_n_0\,
      I1 => inst_n_124,
      I2 => inst_n_125,
      I3 => inst_n_40,
      O => \r_Alarm_Next_State1_carry__1_i_946_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_947\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_124,
      I1 => inst_n_40,
      I2 => inst_n_126,
      I3 => \r_Alarm_Next_State1_carry__1_i_943_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_947_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_994\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_327,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_994_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_995\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_328,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_995_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_996\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_329,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_996_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_997\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => inst_n_250,
      I1 => inst_n_248,
      I2 => inst_n_249,
      O => \r_Alarm_Next_State1_carry__1_i_997_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_998\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_326,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_994_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_998_n_0\
    );
\r_Alarm_Next_State1_carry__1_i_999\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_327,
      I1 => inst_n_248,
      I2 => inst_n_249,
      I3 => \r_Alarm_Next_State1_carry__1_i_995_n_0\,
      O => \r_Alarm_Next_State1_carry__1_i_999_n_0\
    );
r_Alarm_Next_State1_carry_i_1030: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_8,
      I1 => inst_n_6,
      I2 => inst_n_10,
      O => r_Alarm_Next_State1_carry_i_1030_n_0
    );
r_Alarm_Next_State1_carry_i_1031: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_11,
      I1 => inst_n_7,
      O => r_Alarm_Next_State1_carry_i_1031_n_0
    );
r_Alarm_Next_State1_carry_i_1032: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_12,
      I1 => inst_n_8,
      O => r_Alarm_Next_State1_carry_i_1032_n_0
    );
r_Alarm_Next_State1_carry_i_1033: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_7,
      I1 => inst_n_12,
      I2 => inst_n_9,
      I3 => r_Alarm_Next_State1_carry_i_1030_n_0,
      O => r_Alarm_Next_State1_carry_i_1033_n_0
    );
r_Alarm_Next_State1_carry_i_1034: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_8,
      I1 => inst_n_6,
      I2 => inst_n_10,
      I3 => r_Alarm_Next_State1_carry_i_1031_n_0,
      O => r_Alarm_Next_State1_carry_i_1034_n_0
    );
r_Alarm_Next_State1_carry_i_1035: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_11,
      I1 => inst_n_7,
      I2 => inst_n_8,
      I3 => inst_n_12,
      O => r_Alarm_Next_State1_carry_i_1035_n_0
    );
r_Alarm_Next_State1_carry_i_1036: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_12,
      I1 => inst_n_8,
      O => r_Alarm_Next_State1_carry_i_1036_n_0
    );
r_Alarm_Next_State1_carry_i_1050: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_191,
      I1 => inst_n_189,
      I2 => inst_n_193,
      O => r_Alarm_Next_State1_carry_i_1050_n_0
    );
r_Alarm_Next_State1_carry_i_1051: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_194,
      I1 => inst_n_190,
      O => r_Alarm_Next_State1_carry_i_1051_n_0
    );
r_Alarm_Next_State1_carry_i_1052: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_195,
      I1 => inst_n_191,
      O => r_Alarm_Next_State1_carry_i_1052_n_0
    );
r_Alarm_Next_State1_carry_i_1053: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_190,
      I1 => inst_n_195,
      I2 => inst_n_192,
      I3 => r_Alarm_Next_State1_carry_i_1050_n_0,
      O => r_Alarm_Next_State1_carry_i_1053_n_0
    );
r_Alarm_Next_State1_carry_i_1054: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_191,
      I1 => inst_n_189,
      I2 => inst_n_193,
      I3 => r_Alarm_Next_State1_carry_i_1051_n_0,
      O => r_Alarm_Next_State1_carry_i_1054_n_0
    );
r_Alarm_Next_State1_carry_i_1055: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_194,
      I1 => inst_n_190,
      I2 => inst_n_191,
      I3 => inst_n_195,
      O => r_Alarm_Next_State1_carry_i_1055_n_0
    );
r_Alarm_Next_State1_carry_i_1056: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_195,
      I1 => inst_n_191,
      O => r_Alarm_Next_State1_carry_i_1056_n_0
    );
r_Alarm_Next_State1_carry_i_1074: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_218,
      I1 => inst_n_220,
      O => r_Alarm_Next_State1_carry_i_1074_n_0
    );
r_Alarm_Next_State1_carry_i_1079: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_218,
      I1 => inst_n_220,
      I2 => inst_n_221,
      I3 => inst_n_219,
      O => r_Alarm_Next_State1_carry_i_1079_n_0
    );
r_Alarm_Next_State1_carry_i_1110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_224,
      I1 => inst_n_222,
      I2 => inst_n_362,
      O => r_Alarm_Next_State1_carry_i_1110_n_0
    );
r_Alarm_Next_State1_carry_i_1111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_363,
      I1 => inst_n_223,
      O => r_Alarm_Next_State1_carry_i_1111_n_0
    );
r_Alarm_Next_State1_carry_i_1112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_364,
      I1 => inst_n_224,
      O => r_Alarm_Next_State1_carry_i_1112_n_0
    );
r_Alarm_Next_State1_carry_i_1113: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_223,
      I1 => inst_n_364,
      I2 => inst_n_361,
      I3 => r_Alarm_Next_State1_carry_i_1110_n_0,
      O => r_Alarm_Next_State1_carry_i_1113_n_0
    );
r_Alarm_Next_State1_carry_i_1114: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_224,
      I1 => inst_n_222,
      I2 => inst_n_362,
      I3 => r_Alarm_Next_State1_carry_i_1111_n_0,
      O => r_Alarm_Next_State1_carry_i_1114_n_0
    );
r_Alarm_Next_State1_carry_i_1115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_363,
      I1 => inst_n_223,
      I2 => inst_n_224,
      I3 => inst_n_364,
      O => r_Alarm_Next_State1_carry_i_1115_n_0
    );
r_Alarm_Next_State1_carry_i_1116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_364,
      I1 => inst_n_224,
      O => r_Alarm_Next_State1_carry_i_1116_n_0
    );
r_Alarm_Next_State1_carry_i_1156: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_351,
      I1 => inst_n_342,
      O => r_Alarm_Next_State1_carry_i_1156_n_0
    );
r_Alarm_Next_State1_carry_i_1160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_256,
      I1 => inst_n_346,
      I2 => inst_n_350,
      I3 => r_Alarm_Next_State1_carry_i_1156_n_0,
      O => r_Alarm_Next_State1_carry_i_1160_n_0
    );
r_Alarm_Next_State1_carry_i_1179: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_36,
      I1 => inst_n_34,
      I2 => inst_n_174,
      O => r_Alarm_Next_State1_carry_i_1179_n_0
    );
r_Alarm_Next_State1_carry_i_1180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_175,
      I1 => inst_n_35,
      O => r_Alarm_Next_State1_carry_i_1180_n_0
    );
r_Alarm_Next_State1_carry_i_1181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_176,
      I1 => inst_n_36,
      O => r_Alarm_Next_State1_carry_i_1181_n_0
    );
r_Alarm_Next_State1_carry_i_1182: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_35,
      I1 => inst_n_176,
      I2 => inst_n_173,
      I3 => r_Alarm_Next_State1_carry_i_1179_n_0,
      O => r_Alarm_Next_State1_carry_i_1182_n_0
    );
r_Alarm_Next_State1_carry_i_1183: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_36,
      I1 => inst_n_34,
      I2 => inst_n_174,
      I3 => r_Alarm_Next_State1_carry_i_1180_n_0,
      O => r_Alarm_Next_State1_carry_i_1183_n_0
    );
r_Alarm_Next_State1_carry_i_1184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_175,
      I1 => inst_n_35,
      I2 => inst_n_36,
      I3 => inst_n_176,
      O => r_Alarm_Next_State1_carry_i_1184_n_0
    );
r_Alarm_Next_State1_carry_i_1185: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_176,
      I1 => inst_n_36,
      O => r_Alarm_Next_State1_carry_i_1185_n_0
    );
r_Alarm_Next_State1_carry_i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_195,
      O => r_Alarm_Next_State1_carry_i_120_n_0
    );
r_Alarm_Next_State1_carry_i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_189,
      O => r_Alarm_Next_State1_carry_i_121_n_0
    );
r_Alarm_Next_State1_carry_i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_190,
      O => r_Alarm_Next_State1_carry_i_122_n_0
    );
r_Alarm_Next_State1_carry_i_1225: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_163,
      I1 => inst_n_154,
      O => r_Alarm_Next_State1_carry_i_1225_n_0
    );
r_Alarm_Next_State1_carry_i_1229: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_68,
      I1 => inst_n_158,
      I2 => inst_n_162,
      I3 => r_Alarm_Next_State1_carry_i_1225_n_0,
      O => r_Alarm_Next_State1_carry_i_1229_n_0
    );
r_Alarm_Next_State1_carry_i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_191,
      O => r_Alarm_Next_State1_carry_i_123_n_0
    );
r_Alarm_Next_State1_carry_i_124: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_300_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_124_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_124_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_124_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_124_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_301_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_302_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_303_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_304_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_124_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_124_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_124_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_124_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_305_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_306_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_307_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_308_n_0
    );
r_Alarm_Next_State1_carry_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_200,
      I1 => inst_n_205,
      O => r_Alarm_Next_State1_carry_i_125_n_0
    );
r_Alarm_Next_State1_carry_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_201,
      I1 => inst_n_206,
      O => r_Alarm_Next_State1_carry_i_126_n_0
    );
r_Alarm_Next_State1_carry_i_127: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_205,
      I1 => inst_n_204,
      I2 => inst_n_206,
      O => r_Alarm_Next_State1_carry_i_127_n_0
    );
r_Alarm_Next_State1_carry_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_205,
      I1 => inst_n_200,
      I2 => inst_n_204,
      I3 => inst_n_206,
      O => r_Alarm_Next_State1_carry_i_128_n_0
    );
r_Alarm_Next_State1_carry_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_206,
      I1 => inst_n_201,
      I2 => inst_n_205,
      I3 => inst_n_200,
      O => r_Alarm_Next_State1_carry_i_129_n_0
    );
r_Alarm_Next_State1_carry_i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_222,
      O => r_Alarm_Next_State1_carry_i_164_n_0
    );
r_Alarm_Next_State1_carry_i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_223,
      O => r_Alarm_Next_State1_carry_i_165_n_0
    );
r_Alarm_Next_State1_carry_i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_224,
      O => r_Alarm_Next_State1_carry_i_166_n_0
    );
r_Alarm_Next_State1_carry_i_167: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_352_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_167_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_167_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_167_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_167_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_353_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_354_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_355_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_356_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_167_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_167_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_167_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_167_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_357_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_358_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_359_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_360_n_0
    );
r_Alarm_Next_State1_carry_i_168: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_369,
      I1 => inst_n_374,
      O => r_Alarm_Next_State1_carry_i_168_n_0
    );
r_Alarm_Next_State1_carry_i_169: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_370,
      I1 => inst_n_375,
      O => r_Alarm_Next_State1_carry_i_169_n_0
    );
r_Alarm_Next_State1_carry_i_170: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_374,
      I1 => inst_n_373,
      I2 => inst_n_375,
      O => r_Alarm_Next_State1_carry_i_170_n_0
    );
r_Alarm_Next_State1_carry_i_171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_374,
      I1 => inst_n_369,
      I2 => inst_n_373,
      I3 => inst_n_375,
      O => r_Alarm_Next_State1_carry_i_171_n_0
    );
r_Alarm_Next_State1_carry_i_172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_375,
      I1 => inst_n_370,
      I2 => inst_n_374,
      I3 => inst_n_369,
      O => r_Alarm_Next_State1_carry_i_172_n_0
    );
r_Alarm_Next_State1_carry_i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_34,
      O => r_Alarm_Next_State1_carry_i_187_n_0
    );
r_Alarm_Next_State1_carry_i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_35,
      O => r_Alarm_Next_State1_carry_i_188_n_0
    );
r_Alarm_Next_State1_carry_i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_36,
      O => r_Alarm_Next_State1_carry_i_189_n_0
    );
r_Alarm_Next_State1_carry_i_190: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_392_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_190_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_190_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_190_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_190_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_393_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_394_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_395_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_396_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_190_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_190_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_190_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_190_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_397_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_398_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_399_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_400_n_0
    );
r_Alarm_Next_State1_carry_i_191: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_181,
      I1 => inst_n_186,
      O => r_Alarm_Next_State1_carry_i_191_n_0
    );
r_Alarm_Next_State1_carry_i_192: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_182,
      I1 => inst_n_187,
      O => r_Alarm_Next_State1_carry_i_192_n_0
    );
r_Alarm_Next_State1_carry_i_193: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_186,
      I1 => inst_n_185,
      I2 => inst_n_187,
      O => r_Alarm_Next_State1_carry_i_193_n_0
    );
r_Alarm_Next_State1_carry_i_194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_186,
      I1 => inst_n_181,
      I2 => inst_n_185,
      I3 => inst_n_187,
      O => r_Alarm_Next_State1_carry_i_194_n_0
    );
r_Alarm_Next_State1_carry_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_187,
      I1 => inst_n_182,
      I2 => inst_n_186,
      I3 => inst_n_181,
      O => r_Alarm_Next_State1_carry_i_195_n_0
    );
r_Alarm_Next_State1_carry_i_227: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_446_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_227_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_227_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_227_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_227_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_447_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_448_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_449_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_450_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_227_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_227_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_227_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_227_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_451_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_452_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_453_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_454_n_0
    );
r_Alarm_Next_State1_carry_i_228: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_19,
      I1 => inst_n_17,
      I2 => inst_n_21,
      O => r_Alarm_Next_State1_carry_i_228_n_0
    );
r_Alarm_Next_State1_carry_i_229: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_20,
      I1 => inst_n_18,
      I2 => inst_n_22,
      O => r_Alarm_Next_State1_carry_i_229_n_0
    );
r_Alarm_Next_State1_carry_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_12,
      O => r_Alarm_Next_State1_carry_i_23_n_0
    );
r_Alarm_Next_State1_carry_i_230: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_13,
      I1 => inst_n_19,
      I2 => inst_n_23,
      O => r_Alarm_Next_State1_carry_i_230_n_0
    );
r_Alarm_Next_State1_carry_i_231: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_14,
      I1 => inst_n_20,
      I2 => inst_n_17,
      O => r_Alarm_Next_State1_carry_i_231_n_0
    );
r_Alarm_Next_State1_carry_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_21,
      I1 => inst_n_17,
      I2 => inst_n_19,
      I3 => inst_n_23,
      I4 => inst_n_18,
      O => r_Alarm_Next_State1_carry_i_232_n_0
    );
r_Alarm_Next_State1_carry_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_229_n_0,
      I1 => inst_n_19,
      I2 => inst_n_17,
      I3 => inst_n_21,
      O => r_Alarm_Next_State1_carry_i_233_n_0
    );
r_Alarm_Next_State1_carry_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_20,
      I1 => inst_n_18,
      I2 => inst_n_22,
      I3 => r_Alarm_Next_State1_carry_i_230_n_0,
      O => r_Alarm_Next_State1_carry_i_234_n_0
    );
r_Alarm_Next_State1_carry_i_235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_13,
      I1 => inst_n_19,
      I2 => inst_n_23,
      I3 => r_Alarm_Next_State1_carry_i_231_n_0,
      O => r_Alarm_Next_State1_carry_i_235_n_0
    );
r_Alarm_Next_State1_carry_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_6,
      O => r_Alarm_Next_State1_carry_i_24_n_0
    );
r_Alarm_Next_State1_carry_i_240: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_75,
      I1 => inst_n_69,
      I2 => inst_n_71,
      O => r_Alarm_Next_State1_carry_i_240_n_0
    );
r_Alarm_Next_State1_carry_i_241: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_76,
      I1 => inst_n_70,
      I2 => inst_n_72,
      O => r_Alarm_Next_State1_carry_i_241_n_0
    );
r_Alarm_Next_State1_carry_i_245: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_75,
      I1 => inst_n_69,
      I2 => inst_n_71,
      I3 => r_Alarm_Next_State1_carry_i_241_n_0,
      O => r_Alarm_Next_State1_carry_i_245_n_0
    );
r_Alarm_Next_State1_carry_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_7,
      O => r_Alarm_Next_State1_carry_i_25_n_0
    );
r_Alarm_Next_State1_carry_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_8,
      O => r_Alarm_Next_State1_carry_i_26_n_0
    );
r_Alarm_Next_State1_carry_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_89_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_28_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_28_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_28_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_90_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_91_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_28_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_28_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_28_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_28_n_7,
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_92_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_93_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_94_n_0
    );
r_Alarm_Next_State1_carry_i_295: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_5_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_295_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_295_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_295_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_295_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => r_Alarm_Next_State1_carry_i_295_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_295_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_295_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_295_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_504_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_505_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_506_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_507_n_0
    );
r_Alarm_Next_State1_carry_i_300: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_511_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_300_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_300_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_300_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_300_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_512_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_513_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_514_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_515_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_300_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_300_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_300_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_300_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_516_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_517_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_518_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_519_n_0
    );
r_Alarm_Next_State1_carry_i_301: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_202,
      I1 => inst_n_200,
      I2 => inst_n_204,
      O => r_Alarm_Next_State1_carry_i_301_n_0
    );
r_Alarm_Next_State1_carry_i_302: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_203,
      I1 => inst_n_201,
      I2 => inst_n_205,
      O => r_Alarm_Next_State1_carry_i_302_n_0
    );
r_Alarm_Next_State1_carry_i_303: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_196,
      I1 => inst_n_202,
      I2 => inst_n_206,
      O => r_Alarm_Next_State1_carry_i_303_n_0
    );
r_Alarm_Next_State1_carry_i_304: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_197,
      I1 => inst_n_203,
      I2 => inst_n_200,
      O => r_Alarm_Next_State1_carry_i_304_n_0
    );
r_Alarm_Next_State1_carry_i_305: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_204,
      I1 => inst_n_200,
      I2 => inst_n_202,
      I3 => inst_n_206,
      I4 => inst_n_201,
      O => r_Alarm_Next_State1_carry_i_305_n_0
    );
r_Alarm_Next_State1_carry_i_306: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_302_n_0,
      I1 => inst_n_202,
      I2 => inst_n_200,
      I3 => inst_n_204,
      O => r_Alarm_Next_State1_carry_i_306_n_0
    );
r_Alarm_Next_State1_carry_i_307: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_203,
      I1 => inst_n_201,
      I2 => inst_n_205,
      I3 => r_Alarm_Next_State1_carry_i_303_n_0,
      O => r_Alarm_Next_State1_carry_i_307_n_0
    );
r_Alarm_Next_State1_carry_i_308: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_196,
      I1 => inst_n_202,
      I2 => inst_n_206,
      I3 => r_Alarm_Next_State1_carry_i_304_n_0,
      O => r_Alarm_Next_State1_carry_i_308_n_0
    );
r_Alarm_Next_State1_carry_i_339: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_44_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_339_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_339_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_339_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_339_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => r_Alarm_Next_State1_carry_i_339_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_339_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_339_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_339_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_595_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_596_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_597_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_598_n_0
    );
r_Alarm_Next_State1_carry_i_352: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_609_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_352_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_352_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_352_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_352_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_610_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_611_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_612_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_613_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_352_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_352_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_352_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_352_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_614_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_615_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_616_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_617_n_0
    );
r_Alarm_Next_State1_carry_i_353: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_371,
      I1 => inst_n_369,
      I2 => inst_n_373,
      O => r_Alarm_Next_State1_carry_i_353_n_0
    );
r_Alarm_Next_State1_carry_i_354: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_372,
      I1 => inst_n_370,
      I2 => inst_n_374,
      O => r_Alarm_Next_State1_carry_i_354_n_0
    );
r_Alarm_Next_State1_carry_i_355: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_371,
      I2 => inst_n_375,
      O => r_Alarm_Next_State1_carry_i_355_n_0
    );
r_Alarm_Next_State1_carry_i_356: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_366,
      I1 => inst_n_372,
      I2 => inst_n_369,
      O => r_Alarm_Next_State1_carry_i_356_n_0
    );
r_Alarm_Next_State1_carry_i_357: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_373,
      I1 => inst_n_369,
      I2 => inst_n_371,
      I3 => inst_n_375,
      I4 => inst_n_370,
      O => r_Alarm_Next_State1_carry_i_357_n_0
    );
r_Alarm_Next_State1_carry_i_358: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_354_n_0,
      I1 => inst_n_371,
      I2 => inst_n_369,
      I3 => inst_n_373,
      O => r_Alarm_Next_State1_carry_i_358_n_0
    );
r_Alarm_Next_State1_carry_i_359: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_372,
      I1 => inst_n_370,
      I2 => inst_n_374,
      I3 => r_Alarm_Next_State1_carry_i_355_n_0,
      O => r_Alarm_Next_State1_carry_i_359_n_0
    );
r_Alarm_Next_State1_carry_i_360: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_371,
      I2 => inst_n_375,
      I3 => r_Alarm_Next_State1_carry_i_356_n_0,
      O => r_Alarm_Next_State1_carry_i_360_n_0
    );
r_Alarm_Next_State1_carry_i_392: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_683_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_392_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_392_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_392_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_392_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_684_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_685_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_686_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_687_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_392_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_392_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_392_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_392_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_688_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_689_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_690_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_691_n_0
    );
r_Alarm_Next_State1_carry_i_393: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_183,
      I1 => inst_n_181,
      I2 => inst_n_185,
      O => r_Alarm_Next_State1_carry_i_393_n_0
    );
r_Alarm_Next_State1_carry_i_394: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_184,
      I1 => inst_n_182,
      I2 => inst_n_186,
      O => r_Alarm_Next_State1_carry_i_394_n_0
    );
r_Alarm_Next_State1_carry_i_395: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_177,
      I1 => inst_n_183,
      I2 => inst_n_187,
      O => r_Alarm_Next_State1_carry_i_395_n_0
    );
r_Alarm_Next_State1_carry_i_396: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_178,
      I1 => inst_n_184,
      I2 => inst_n_181,
      O => r_Alarm_Next_State1_carry_i_396_n_0
    );
r_Alarm_Next_State1_carry_i_397: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => inst_n_185,
      I1 => inst_n_181,
      I2 => inst_n_183,
      I3 => inst_n_187,
      I4 => inst_n_182,
      O => r_Alarm_Next_State1_carry_i_397_n_0
    );
r_Alarm_Next_State1_carry_i_398: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => r_Alarm_Next_State1_carry_i_394_n_0,
      I1 => inst_n_183,
      I2 => inst_n_181,
      I3 => inst_n_185,
      O => r_Alarm_Next_State1_carry_i_398_n_0
    );
r_Alarm_Next_State1_carry_i_399: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_184,
      I1 => inst_n_182,
      I2 => inst_n_186,
      I3 => r_Alarm_Next_State1_carry_i_395_n_0,
      O => r_Alarm_Next_State1_carry_i_399_n_0
    );
r_Alarm_Next_State1_carry_i_400: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_177,
      I1 => inst_n_183,
      I2 => inst_n_187,
      I3 => r_Alarm_Next_State1_carry_i_396_n_0,
      O => r_Alarm_Next_State1_carry_i_400_n_0
    );
r_Alarm_Next_State1_carry_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_44_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_44_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_44_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_44_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => r_Alarm_Next_State1_carry_i_44_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_44_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_44_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_44_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_120_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_121_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_122_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_123_n_0
    );
r_Alarm_Next_State1_carry_i_446: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_775_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_446_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_446_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_446_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_446_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_776_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_777_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_778_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_779_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_446_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_446_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_446_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_446_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_780_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_781_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_782_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_783_n_0
    );
r_Alarm_Next_State1_carry_i_447: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_15,
      I1 => inst_n_13,
      I2 => inst_n_18,
      O => r_Alarm_Next_State1_carry_i_447_n_0
    );
r_Alarm_Next_State1_carry_i_448: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_16,
      I1 => inst_n_14,
      I2 => inst_n_19,
      O => r_Alarm_Next_State1_carry_i_448_n_0
    );
r_Alarm_Next_State1_carry_i_449: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_9,
      I1 => inst_n_15,
      I2 => inst_n_20,
      O => r_Alarm_Next_State1_carry_i_449_n_0
    );
r_Alarm_Next_State1_carry_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_124_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_45_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_45_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_45_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_125_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_126_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_45_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_45_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_45_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_45_n_7,
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_127_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_128_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_129_n_0
    );
r_Alarm_Next_State1_carry_i_450: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_10,
      I1 => inst_n_16,
      I2 => inst_n_13,
      O => r_Alarm_Next_State1_carry_i_450_n_0
    );
r_Alarm_Next_State1_carry_i_451: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_14,
      I1 => inst_n_20,
      I2 => inst_n_17,
      I3 => r_Alarm_Next_State1_carry_i_447_n_0,
      O => r_Alarm_Next_State1_carry_i_451_n_0
    );
r_Alarm_Next_State1_carry_i_452: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_15,
      I1 => inst_n_13,
      I2 => inst_n_18,
      I3 => r_Alarm_Next_State1_carry_i_448_n_0,
      O => r_Alarm_Next_State1_carry_i_452_n_0
    );
r_Alarm_Next_State1_carry_i_453: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_16,
      I1 => inst_n_14,
      I2 => inst_n_19,
      I3 => r_Alarm_Next_State1_carry_i_449_n_0,
      O => r_Alarm_Next_State1_carry_i_453_n_0
    );
r_Alarm_Next_State1_carry_i_454: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_9,
      I1 => inst_n_15,
      I2 => inst_n_20,
      I3 => r_Alarm_Next_State1_carry_i_450_n_0,
      O => r_Alarm_Next_State1_carry_i_454_n_0
    );
r_Alarm_Next_State1_carry_i_464: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_42,
      I1 => inst_n_45,
      I2 => inst_n_73,
      O => r_Alarm_Next_State1_carry_i_464_n_0
    );
r_Alarm_Next_State1_carry_i_465: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_43,
      I1 => inst_n_46,
      I2 => inst_n_74,
      O => r_Alarm_Next_State1_carry_i_465_n_0
    );
r_Alarm_Next_State1_carry_i_466: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_44,
      I1 => inst_n_47,
      I2 => inst_n_29,
      O => r_Alarm_Next_State1_carry_i_466_n_0
    );
r_Alarm_Next_State1_carry_i_468: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_76,
      I1 => inst_n_70,
      I2 => inst_n_72,
      I3 => r_Alarm_Next_State1_carry_i_464_n_0,
      O => r_Alarm_Next_State1_carry_i_468_n_0
    );
r_Alarm_Next_State1_carry_i_469: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_42,
      I1 => inst_n_45,
      I2 => inst_n_73,
      I3 => r_Alarm_Next_State1_carry_i_465_n_0,
      O => r_Alarm_Next_State1_carry_i_469_n_0
    );
r_Alarm_Next_State1_carry_i_470: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_43,
      I1 => inst_n_46,
      I2 => inst_n_74,
      I3 => r_Alarm_Next_State1_carry_i_466_n_0,
      O => r_Alarm_Next_State1_carry_i_470_n_0
    );
r_Alarm_Next_State1_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_5_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_5_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_5_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => r_Alarm_Next_State1_carry_i_5_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_5_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_5_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_5_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_23_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_24_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_25_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_26_n_0
    );
r_Alarm_Next_State1_carry_i_504: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_16,
      O => r_Alarm_Next_State1_carry_i_504_n_0
    );
r_Alarm_Next_State1_carry_i_505: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_9,
      O => r_Alarm_Next_State1_carry_i_505_n_0
    );
r_Alarm_Next_State1_carry_i_506: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_10,
      O => r_Alarm_Next_State1_carry_i_506_n_0
    );
r_Alarm_Next_State1_carry_i_507: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_11,
      O => r_Alarm_Next_State1_carry_i_507_n_0
    );
r_Alarm_Next_State1_carry_i_511: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_814_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_511_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_511_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_511_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_511_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_815_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_816_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_817_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_818_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_511_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_511_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_511_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_511_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_819_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_820_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_821_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_822_n_0
    );
r_Alarm_Next_State1_carry_i_512: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_198,
      I1 => inst_n_196,
      I2 => inst_n_201,
      O => r_Alarm_Next_State1_carry_i_512_n_0
    );
r_Alarm_Next_State1_carry_i_513: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_199,
      I1 => inst_n_197,
      I2 => inst_n_202,
      O => r_Alarm_Next_State1_carry_i_513_n_0
    );
r_Alarm_Next_State1_carry_i_514: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_192,
      I1 => inst_n_198,
      I2 => inst_n_203,
      O => r_Alarm_Next_State1_carry_i_514_n_0
    );
r_Alarm_Next_State1_carry_i_515: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_193,
      I1 => inst_n_199,
      I2 => inst_n_196,
      O => r_Alarm_Next_State1_carry_i_515_n_0
    );
r_Alarm_Next_State1_carry_i_516: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_197,
      I1 => inst_n_203,
      I2 => inst_n_200,
      I3 => r_Alarm_Next_State1_carry_i_512_n_0,
      O => r_Alarm_Next_State1_carry_i_516_n_0
    );
r_Alarm_Next_State1_carry_i_517: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_198,
      I1 => inst_n_196,
      I2 => inst_n_201,
      I3 => r_Alarm_Next_State1_carry_i_513_n_0,
      O => r_Alarm_Next_State1_carry_i_517_n_0
    );
r_Alarm_Next_State1_carry_i_518: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_199,
      I1 => inst_n_197,
      I2 => inst_n_202,
      I3 => r_Alarm_Next_State1_carry_i_514_n_0,
      O => r_Alarm_Next_State1_carry_i_518_n_0
    );
r_Alarm_Next_State1_carry_i_519: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_192,
      I1 => inst_n_198,
      I2 => inst_n_203,
      I3 => r_Alarm_Next_State1_carry_i_515_n_0,
      O => r_Alarm_Next_State1_carry_i_519_n_0
    );
r_Alarm_Next_State1_carry_i_540: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_263,
      I1 => inst_n_257,
      I2 => inst_n_259,
      O => r_Alarm_Next_State1_carry_i_540_n_0
    );
r_Alarm_Next_State1_carry_i_541: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_264,
      I1 => inst_n_258,
      I2 => inst_n_260,
      O => r_Alarm_Next_State1_carry_i_541_n_0
    );
r_Alarm_Next_State1_carry_i_545: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_263,
      I1 => inst_n_257,
      I2 => inst_n_259,
      I3 => r_Alarm_Next_State1_carry_i_541_n_0,
      O => r_Alarm_Next_State1_carry_i_545_n_0
    );
r_Alarm_Next_State1_carry_i_595: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_199,
      O => r_Alarm_Next_State1_carry_i_595_n_0
    );
r_Alarm_Next_State1_carry_i_596: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_192,
      O => r_Alarm_Next_State1_carry_i_596_n_0
    );
r_Alarm_Next_State1_carry_i_597: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_193,
      O => r_Alarm_Next_State1_carry_i_597_n_0
    );
r_Alarm_Next_State1_carry_i_598: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_194,
      O => r_Alarm_Next_State1_carry_i_598_n_0
    );
r_Alarm_Next_State1_carry_i_609: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_885_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_609_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_609_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_609_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_609_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_886_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_887_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_888_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_889_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_609_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_609_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_609_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_609_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_890_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_891_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_892_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_893_n_0
    );
r_Alarm_Next_State1_carry_i_610: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_367,
      I1 => inst_n_365,
      I2 => inst_n_370,
      O => r_Alarm_Next_State1_carry_i_610_n_0
    );
r_Alarm_Next_State1_carry_i_611: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_368,
      I1 => inst_n_366,
      I2 => inst_n_371,
      O => r_Alarm_Next_State1_carry_i_611_n_0
    );
r_Alarm_Next_State1_carry_i_612: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_361,
      I1 => inst_n_367,
      I2 => inst_n_372,
      O => r_Alarm_Next_State1_carry_i_612_n_0
    );
r_Alarm_Next_State1_carry_i_613: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_362,
      I1 => inst_n_368,
      I2 => inst_n_365,
      O => r_Alarm_Next_State1_carry_i_613_n_0
    );
r_Alarm_Next_State1_carry_i_614: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_366,
      I1 => inst_n_372,
      I2 => inst_n_369,
      I3 => r_Alarm_Next_State1_carry_i_610_n_0,
      O => r_Alarm_Next_State1_carry_i_614_n_0
    );
r_Alarm_Next_State1_carry_i_615: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_367,
      I1 => inst_n_365,
      I2 => inst_n_370,
      I3 => r_Alarm_Next_State1_carry_i_611_n_0,
      O => r_Alarm_Next_State1_carry_i_615_n_0
    );
r_Alarm_Next_State1_carry_i_616: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_368,
      I1 => inst_n_366,
      I2 => inst_n_371,
      I3 => r_Alarm_Next_State1_carry_i_612_n_0,
      O => r_Alarm_Next_State1_carry_i_616_n_0
    );
r_Alarm_Next_State1_carry_i_617: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_361,
      I1 => inst_n_367,
      I2 => inst_n_372,
      I3 => r_Alarm_Next_State1_carry_i_613_n_0,
      O => r_Alarm_Next_State1_carry_i_617_n_0
    );
r_Alarm_Next_State1_carry_i_644: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_359,
      I1 => inst_n_347,
      I2 => inst_n_352,
      O => r_Alarm_Next_State1_carry_i_644_n_0
    );
r_Alarm_Next_State1_carry_i_645: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_360,
      I1 => inst_n_348,
      I2 => inst_n_353,
      O => r_Alarm_Next_State1_carry_i_645_n_0
    );
r_Alarm_Next_State1_carry_i_649: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_359,
      I1 => inst_n_347,
      I2 => inst_n_352,
      I3 => r_Alarm_Next_State1_carry_i_645_n_0,
      O => r_Alarm_Next_State1_carry_i_649_n_0
    );
r_Alarm_Next_State1_carry_i_683: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_949_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_683_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_683_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_683_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_683_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_950_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_951_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_952_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_953_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_683_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_683_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_683_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_683_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_954_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_955_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_956_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_957_n_0
    );
r_Alarm_Next_State1_carry_i_684: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_179,
      I1 => inst_n_177,
      I2 => inst_n_182,
      O => r_Alarm_Next_State1_carry_i_684_n_0
    );
r_Alarm_Next_State1_carry_i_685: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_180,
      I1 => inst_n_178,
      I2 => inst_n_183,
      O => r_Alarm_Next_State1_carry_i_685_n_0
    );
r_Alarm_Next_State1_carry_i_686: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_173,
      I1 => inst_n_179,
      I2 => inst_n_184,
      O => r_Alarm_Next_State1_carry_i_686_n_0
    );
r_Alarm_Next_State1_carry_i_687: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_174,
      I1 => inst_n_180,
      I2 => inst_n_177,
      O => r_Alarm_Next_State1_carry_i_687_n_0
    );
r_Alarm_Next_State1_carry_i_688: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_178,
      I1 => inst_n_184,
      I2 => inst_n_181,
      I3 => r_Alarm_Next_State1_carry_i_684_n_0,
      O => r_Alarm_Next_State1_carry_i_688_n_0
    );
r_Alarm_Next_State1_carry_i_689: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_179,
      I1 => inst_n_177,
      I2 => inst_n_182,
      I3 => r_Alarm_Next_State1_carry_i_685_n_0,
      O => r_Alarm_Next_State1_carry_i_689_n_0
    );
r_Alarm_Next_State1_carry_i_690: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_180,
      I1 => inst_n_178,
      I2 => inst_n_183,
      I3 => r_Alarm_Next_State1_carry_i_686_n_0,
      O => r_Alarm_Next_State1_carry_i_690_n_0
    );
r_Alarm_Next_State1_carry_i_691: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_173,
      I1 => inst_n_179,
      I2 => inst_n_184,
      I3 => r_Alarm_Next_State1_carry_i_687_n_0,
      O => r_Alarm_Next_State1_carry_i_691_n_0
    );
r_Alarm_Next_State1_carry_i_718: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_171,
      I1 => inst_n_159,
      I2 => inst_n_164,
      O => r_Alarm_Next_State1_carry_i_718_n_0
    );
r_Alarm_Next_State1_carry_i_719: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_172,
      I1 => inst_n_160,
      I2 => inst_n_165,
      O => r_Alarm_Next_State1_carry_i_719_n_0
    );
r_Alarm_Next_State1_carry_i_723: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_171,
      I1 => inst_n_159,
      I2 => inst_n_164,
      I3 => r_Alarm_Next_State1_carry_i_719_n_0,
      O => r_Alarm_Next_State1_carry_i_723_n_0
    );
r_Alarm_Next_State1_carry_i_73: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_73_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_73_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_73_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => NLW_r_Alarm_Next_State1_carry_i_73_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_73_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_73_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_73_n_7,
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_164_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_165_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_166_n_0
    );
r_Alarm_Next_State1_carry_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_167_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_74_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_74_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_74_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_168_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_169_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_74_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_74_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_74_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_74_n_7,
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_170_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_171_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_172_n_0
    );
r_Alarm_Next_State1_carry_i_77: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_77_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_77_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_77_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => NLW_r_Alarm_Next_State1_carry_i_77_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_77_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_77_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_77_n_7,
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_187_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_188_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_189_n_0
    );
r_Alarm_Next_State1_carry_i_775: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_775_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_775_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_775_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_775_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1030_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1031_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1032_n_0,
      DI(0) => '0',
      O(3) => r_Alarm_Next_State1_carry_i_775_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_775_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_775_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_775_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1033_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1034_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1035_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1036_n_0
    );
r_Alarm_Next_State1_carry_i_776: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_11,
      I1 => inst_n_9,
      I2 => inst_n_14,
      O => r_Alarm_Next_State1_carry_i_776_n_0
    );
r_Alarm_Next_State1_carry_i_777: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_12,
      I1 => inst_n_10,
      I2 => inst_n_15,
      O => r_Alarm_Next_State1_carry_i_777_n_0
    );
r_Alarm_Next_State1_carry_i_778: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_6,
      I1 => inst_n_11,
      I2 => inst_n_16,
      O => r_Alarm_Next_State1_carry_i_778_n_0
    );
r_Alarm_Next_State1_carry_i_779: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_7,
      I1 => inst_n_12,
      I2 => inst_n_9,
      O => r_Alarm_Next_State1_carry_i_779_n_0
    );
r_Alarm_Next_State1_carry_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_190_n_0,
      CO(3 downto 2) => NLW_r_Alarm_Next_State1_carry_i_78_CO_UNCONNECTED(3 downto 2),
      CO(1) => r_Alarm_Next_State1_carry_i_78_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_78_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_Alarm_Next_State1_carry_i_191_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_192_n_0,
      O(3) => NLW_r_Alarm_Next_State1_carry_i_78_O_UNCONNECTED(3),
      O(2) => r_Alarm_Next_State1_carry_i_78_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_78_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_78_n_7,
      S(3) => '0',
      S(2) => r_Alarm_Next_State1_carry_i_193_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_194_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_195_n_0
    );
r_Alarm_Next_State1_carry_i_780: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_10,
      I1 => inst_n_16,
      I2 => inst_n_13,
      I3 => r_Alarm_Next_State1_carry_i_776_n_0,
      O => r_Alarm_Next_State1_carry_i_780_n_0
    );
r_Alarm_Next_State1_carry_i_781: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_11,
      I1 => inst_n_9,
      I2 => inst_n_14,
      I3 => r_Alarm_Next_State1_carry_i_777_n_0,
      O => r_Alarm_Next_State1_carry_i_781_n_0
    );
r_Alarm_Next_State1_carry_i_782: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_12,
      I1 => inst_n_10,
      I2 => inst_n_15,
      I3 => r_Alarm_Next_State1_carry_i_778_n_0,
      O => r_Alarm_Next_State1_carry_i_782_n_0
    );
r_Alarm_Next_State1_carry_i_783: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_6,
      I1 => inst_n_11,
      I2 => inst_n_16,
      I3 => r_Alarm_Next_State1_carry_i_779_n_0,
      O => r_Alarm_Next_State1_carry_i_783_n_0
    );
r_Alarm_Next_State1_carry_i_785: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_30,
      I1 => inst_n_32,
      O => r_Alarm_Next_State1_carry_i_785_n_0
    );
r_Alarm_Next_State1_carry_i_790: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_30,
      I1 => inst_n_32,
      I2 => inst_n_33,
      I3 => inst_n_31,
      O => r_Alarm_Next_State1_carry_i_790_n_0
    );
r_Alarm_Next_State1_carry_i_814: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_814_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_814_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_814_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_814_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1050_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1051_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1052_n_0,
      DI(0) => '0',
      O(3) => r_Alarm_Next_State1_carry_i_814_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_814_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_814_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_814_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1053_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1054_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1055_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1056_n_0
    );
r_Alarm_Next_State1_carry_i_815: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_194,
      I1 => inst_n_192,
      I2 => inst_n_197,
      O => r_Alarm_Next_State1_carry_i_815_n_0
    );
r_Alarm_Next_State1_carry_i_816: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_195,
      I1 => inst_n_193,
      I2 => inst_n_198,
      O => r_Alarm_Next_State1_carry_i_816_n_0
    );
r_Alarm_Next_State1_carry_i_817: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_189,
      I1 => inst_n_194,
      I2 => inst_n_199,
      O => r_Alarm_Next_State1_carry_i_817_n_0
    );
r_Alarm_Next_State1_carry_i_818: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_190,
      I1 => inst_n_195,
      I2 => inst_n_192,
      O => r_Alarm_Next_State1_carry_i_818_n_0
    );
r_Alarm_Next_State1_carry_i_819: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_193,
      I1 => inst_n_199,
      I2 => inst_n_196,
      I3 => r_Alarm_Next_State1_carry_i_815_n_0,
      O => r_Alarm_Next_State1_carry_i_819_n_0
    );
r_Alarm_Next_State1_carry_i_820: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_194,
      I1 => inst_n_192,
      I2 => inst_n_197,
      I3 => r_Alarm_Next_State1_carry_i_816_n_0,
      O => r_Alarm_Next_State1_carry_i_820_n_0
    );
r_Alarm_Next_State1_carry_i_821: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_195,
      I1 => inst_n_193,
      I2 => inst_n_198,
      I3 => r_Alarm_Next_State1_carry_i_817_n_0,
      O => r_Alarm_Next_State1_carry_i_821_n_0
    );
r_Alarm_Next_State1_carry_i_822: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_189,
      I1 => inst_n_194,
      I2 => inst_n_199,
      I3 => r_Alarm_Next_State1_carry_i_818_n_0,
      O => r_Alarm_Next_State1_carry_i_822_n_0
    );
r_Alarm_Next_State1_carry_i_835: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_230,
      I1 => inst_n_233,
      I2 => inst_n_261,
      O => r_Alarm_Next_State1_carry_i_835_n_0
    );
r_Alarm_Next_State1_carry_i_836: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_231,
      I1 => inst_n_234,
      I2 => inst_n_262,
      O => r_Alarm_Next_State1_carry_i_836_n_0
    );
r_Alarm_Next_State1_carry_i_837: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_232,
      I1 => inst_n_235,
      I2 => inst_n_217,
      O => r_Alarm_Next_State1_carry_i_837_n_0
    );
r_Alarm_Next_State1_carry_i_839: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_264,
      I1 => inst_n_258,
      I2 => inst_n_260,
      I3 => r_Alarm_Next_State1_carry_i_835_n_0,
      O => r_Alarm_Next_State1_carry_i_839_n_0
    );
r_Alarm_Next_State1_carry_i_840: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_230,
      I1 => inst_n_233,
      I2 => inst_n_261,
      I3 => r_Alarm_Next_State1_carry_i_836_n_0,
      O => r_Alarm_Next_State1_carry_i_840_n_0
    );
r_Alarm_Next_State1_carry_i_841: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_231,
      I1 => inst_n_234,
      I2 => inst_n_262,
      I3 => r_Alarm_Next_State1_carry_i_837_n_0,
      O => r_Alarm_Next_State1_carry_i_841_n_0
    );
r_Alarm_Next_State1_carry_i_885: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_885_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_885_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_885_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_885_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1110_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1111_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1112_n_0,
      DI(0) => '0',
      O(3) => r_Alarm_Next_State1_carry_i_885_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_885_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_885_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_885_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1113_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1114_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1115_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1116_n_0
    );
r_Alarm_Next_State1_carry_i_886: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_363,
      I1 => inst_n_361,
      I2 => inst_n_366,
      O => r_Alarm_Next_State1_carry_i_886_n_0
    );
r_Alarm_Next_State1_carry_i_887: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_364,
      I1 => inst_n_362,
      I2 => inst_n_367,
      O => r_Alarm_Next_State1_carry_i_887_n_0
    );
r_Alarm_Next_State1_carry_i_888: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_222,
      I1 => inst_n_363,
      I2 => inst_n_368,
      O => r_Alarm_Next_State1_carry_i_888_n_0
    );
r_Alarm_Next_State1_carry_i_889: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_223,
      I1 => inst_n_364,
      I2 => inst_n_361,
      O => r_Alarm_Next_State1_carry_i_889_n_0
    );
r_Alarm_Next_State1_carry_i_89: unisim.vcomponents.CARRY4
     port map (
      CI => r_Alarm_Next_State1_carry_i_227_n_0,
      CO(3) => r_Alarm_Next_State1_carry_i_89_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_89_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_89_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_89_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_228_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_229_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_230_n_0,
      DI(0) => r_Alarm_Next_State1_carry_i_231_n_0,
      O(3) => r_Alarm_Next_State1_carry_i_89_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_89_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_89_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_89_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_232_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_233_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_234_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_235_n_0
    );
r_Alarm_Next_State1_carry_i_890: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_362,
      I1 => inst_n_368,
      I2 => inst_n_365,
      I3 => r_Alarm_Next_State1_carry_i_886_n_0,
      O => r_Alarm_Next_State1_carry_i_890_n_0
    );
r_Alarm_Next_State1_carry_i_891: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_363,
      I1 => inst_n_361,
      I2 => inst_n_366,
      I3 => r_Alarm_Next_State1_carry_i_887_n_0,
      O => r_Alarm_Next_State1_carry_i_891_n_0
    );
r_Alarm_Next_State1_carry_i_892: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_364,
      I1 => inst_n_362,
      I2 => inst_n_367,
      I3 => r_Alarm_Next_State1_carry_i_888_n_0,
      O => r_Alarm_Next_State1_carry_i_892_n_0
    );
r_Alarm_Next_State1_carry_i_893: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_222,
      I1 => inst_n_363,
      I2 => inst_n_368,
      I3 => r_Alarm_Next_State1_carry_i_889_n_0,
      O => r_Alarm_Next_State1_carry_i_893_n_0
    );
r_Alarm_Next_State1_carry_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_17,
      I1 => inst_n_22,
      O => r_Alarm_Next_State1_carry_i_90_n_0
    );
r_Alarm_Next_State1_carry_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_18,
      I1 => inst_n_23,
      O => r_Alarm_Next_State1_carry_i_91_n_0
    );
r_Alarm_Next_State1_carry_i_918: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_356,
      I1 => inst_n_343,
      I2 => inst_n_354,
      O => r_Alarm_Next_State1_carry_i_918_n_0
    );
r_Alarm_Next_State1_carry_i_919: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_357,
      I1 => inst_n_344,
      I2 => inst_n_355,
      O => r_Alarm_Next_State1_carry_i_919_n_0
    );
r_Alarm_Next_State1_carry_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => inst_n_22,
      I1 => inst_n_21,
      I2 => inst_n_23,
      O => r_Alarm_Next_State1_carry_i_92_n_0
    );
r_Alarm_Next_State1_carry_i_920: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_358,
      I1 => inst_n_345,
      I2 => inst_n_349,
      O => r_Alarm_Next_State1_carry_i_920_n_0
    );
r_Alarm_Next_State1_carry_i_921: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_256,
      I1 => inst_n_346,
      I2 => inst_n_350,
      O => r_Alarm_Next_State1_carry_i_921_n_0
    );
r_Alarm_Next_State1_carry_i_922: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_360,
      I1 => inst_n_348,
      I2 => inst_n_353,
      I3 => r_Alarm_Next_State1_carry_i_918_n_0,
      O => r_Alarm_Next_State1_carry_i_922_n_0
    );
r_Alarm_Next_State1_carry_i_923: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_356,
      I1 => inst_n_343,
      I2 => inst_n_354,
      I3 => r_Alarm_Next_State1_carry_i_919_n_0,
      O => r_Alarm_Next_State1_carry_i_923_n_0
    );
r_Alarm_Next_State1_carry_i_924: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_357,
      I1 => inst_n_344,
      I2 => inst_n_355,
      I3 => r_Alarm_Next_State1_carry_i_920_n_0,
      O => r_Alarm_Next_State1_carry_i_924_n_0
    );
r_Alarm_Next_State1_carry_i_925: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_358,
      I1 => inst_n_345,
      I2 => inst_n_349,
      I3 => r_Alarm_Next_State1_carry_i_921_n_0,
      O => r_Alarm_Next_State1_carry_i_925_n_0
    );
r_Alarm_Next_State1_carry_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_22,
      I1 => inst_n_17,
      I2 => inst_n_21,
      I3 => inst_n_23,
      O => r_Alarm_Next_State1_carry_i_93_n_0
    );
r_Alarm_Next_State1_carry_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => inst_n_23,
      I1 => inst_n_18,
      I2 => inst_n_22,
      I3 => inst_n_17,
      O => r_Alarm_Next_State1_carry_i_94_n_0
    );
r_Alarm_Next_State1_carry_i_949: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_Alarm_Next_State1_carry_i_949_n_0,
      CO(2) => r_Alarm_Next_State1_carry_i_949_n_1,
      CO(1) => r_Alarm_Next_State1_carry_i_949_n_2,
      CO(0) => r_Alarm_Next_State1_carry_i_949_n_3,
      CYINIT => '0',
      DI(3) => r_Alarm_Next_State1_carry_i_1179_n_0,
      DI(2) => r_Alarm_Next_State1_carry_i_1180_n_0,
      DI(1) => r_Alarm_Next_State1_carry_i_1181_n_0,
      DI(0) => '0',
      O(3) => r_Alarm_Next_State1_carry_i_949_n_4,
      O(2) => r_Alarm_Next_State1_carry_i_949_n_5,
      O(1) => r_Alarm_Next_State1_carry_i_949_n_6,
      O(0) => r_Alarm_Next_State1_carry_i_949_n_7,
      S(3) => r_Alarm_Next_State1_carry_i_1182_n_0,
      S(2) => r_Alarm_Next_State1_carry_i_1183_n_0,
      S(1) => r_Alarm_Next_State1_carry_i_1184_n_0,
      S(0) => r_Alarm_Next_State1_carry_i_1185_n_0
    );
r_Alarm_Next_State1_carry_i_950: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_175,
      I1 => inst_n_173,
      I2 => inst_n_178,
      O => r_Alarm_Next_State1_carry_i_950_n_0
    );
r_Alarm_Next_State1_carry_i_951: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_176,
      I1 => inst_n_174,
      I2 => inst_n_179,
      O => r_Alarm_Next_State1_carry_i_951_n_0
    );
r_Alarm_Next_State1_carry_i_952: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_34,
      I1 => inst_n_175,
      I2 => inst_n_180,
      O => r_Alarm_Next_State1_carry_i_952_n_0
    );
r_Alarm_Next_State1_carry_i_953: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => inst_n_35,
      I1 => inst_n_176,
      I2 => inst_n_173,
      O => r_Alarm_Next_State1_carry_i_953_n_0
    );
r_Alarm_Next_State1_carry_i_954: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_174,
      I1 => inst_n_180,
      I2 => inst_n_177,
      I3 => r_Alarm_Next_State1_carry_i_950_n_0,
      O => r_Alarm_Next_State1_carry_i_954_n_0
    );
r_Alarm_Next_State1_carry_i_955: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_175,
      I1 => inst_n_173,
      I2 => inst_n_178,
      I3 => r_Alarm_Next_State1_carry_i_951_n_0,
      O => r_Alarm_Next_State1_carry_i_955_n_0
    );
r_Alarm_Next_State1_carry_i_956: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_176,
      I1 => inst_n_174,
      I2 => inst_n_179,
      I3 => r_Alarm_Next_State1_carry_i_952_n_0,
      O => r_Alarm_Next_State1_carry_i_956_n_0
    );
r_Alarm_Next_State1_carry_i_957: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_34,
      I1 => inst_n_175,
      I2 => inst_n_180,
      I3 => r_Alarm_Next_State1_carry_i_953_n_0,
      O => r_Alarm_Next_State1_carry_i_957_n_0
    );
r_Alarm_Next_State1_carry_i_982: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_168,
      I1 => inst_n_155,
      I2 => inst_n_166,
      O => r_Alarm_Next_State1_carry_i_982_n_0
    );
r_Alarm_Next_State1_carry_i_983: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_169,
      I1 => inst_n_156,
      I2 => inst_n_167,
      O => r_Alarm_Next_State1_carry_i_983_n_0
    );
r_Alarm_Next_State1_carry_i_984: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_170,
      I1 => inst_n_157,
      I2 => inst_n_161,
      O => r_Alarm_Next_State1_carry_i_984_n_0
    );
r_Alarm_Next_State1_carry_i_985: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_68,
      I1 => inst_n_158,
      I2 => inst_n_162,
      O => r_Alarm_Next_State1_carry_i_985_n_0
    );
r_Alarm_Next_State1_carry_i_986: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_172,
      I1 => inst_n_160,
      I2 => inst_n_165,
      I3 => r_Alarm_Next_State1_carry_i_982_n_0,
      O => r_Alarm_Next_State1_carry_i_986_n_0
    );
r_Alarm_Next_State1_carry_i_987: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_168,
      I1 => inst_n_155,
      I2 => inst_n_166,
      I3 => r_Alarm_Next_State1_carry_i_983_n_0,
      O => r_Alarm_Next_State1_carry_i_987_n_0
    );
r_Alarm_Next_State1_carry_i_988: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_169,
      I1 => inst_n_156,
      I2 => inst_n_167,
      I3 => r_Alarm_Next_State1_carry_i_984_n_0,
      O => r_Alarm_Next_State1_carry_i_988_n_0
    );
r_Alarm_Next_State1_carry_i_989: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_170,
      I1 => inst_n_157,
      I2 => inst_n_161,
      I3 => r_Alarm_Next_State1_carry_i_985_n_0,
      O => r_Alarm_Next_State1_carry_i_989_n_0
    );
end STRUCTURE;
