/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue May 12 15:31:56 2015
 *                 Full Compile MD5 Checksum  654f5b1025c3f32e1ac79a0158cb9296
 *                     (minus title and desc)
 *                 MD5 Checksum               f5dfcaebcf2741b1de57e2e58f246be2
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16053
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON        0x04128000 /* [RW] Bandgap Power on */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 0x04128004 /* [RW] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 0x04128008 /* [RW] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 0x0412800c /* [RW] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 0x04128010 /* [RW] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 0x04128014 /* [RW] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 0x04128018 /* [RW] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV             0x0412801c /* [RW] Pre multiplier */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN            0x04128020 /* [RW] PLL GAIN */
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL     0x04128024 /* [RW] Hold PLL all channels */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL        0x04128028 /* [RW] Ldo voltage control */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON       0x0412802c /* [RW] LDO Power on */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS     0x04128030 /* [RO] Lock Status */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC            0x04128034 /* [RW] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2           0x04128038 /* [RW] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON           0x0412803c /* [RW] Poweron */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET           0x04128040 /* [RW] Resets */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH 0x04128044 /* [RW] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW 0x04128048 /* [RW] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS          0x0412804c /* [RO] Status */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE 0x04128050 /* [RW] Disable AIF_WB_CAB_TOP_INST's clocks */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS 0x04128054 /* [RO] Clock Disable Status */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE 0x04128058 /* [RW] Aif wb cab top inst clock enable */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS 0x0412805c /* [RO] Clock Enable Status */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK 0x04128060 /* [RW] Aif wb cab top inst observe clock */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_SEL      0x04128064 /* [RW] Aif wb cab top inst sel */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE         0x04128068 /* [RW] Disable CLKGEN's clocks */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS  0x0412806c /* [RO] Clock Disable Status */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL        0x04128070 /* [RW] Clock Monitor Control */
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT      0x04128074 /* [RW] Clock Monitor Max Reference Count */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER    0x04128078 /* [RO] Clock Monitor Reference Counter */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE       0x0412807c /* [RO] Clock Monitor Reference Counter */
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER   0x04128080 /* [RO] Clock Monitor View Counter */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2    0x04128084 /* [RW] Disable AVS_TOP 54MHz clocks during S2 standby. */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE 0x04128088 /* [RW] Secure AVS_TOP clock disable. Set at start-up to guarantee AVS_TOP is clock gated in S2 standby. */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE   0x0412808c /* [RW] Disable DS_TOPA_INST's clocks */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_STATUS 0x04128090 /* [RO] Clock Disable Status */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE    0x04128094 /* [RW] Ds topa inst clock enable */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS 0x04128098 /* [RO] Clock Enable Status */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_CONTROL 0x0412809c /* [RW] Ds topa inst observe clock control */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE 0x041280a0 /* [RW] Ds topa inst observe clock enable */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV 0x041280a4 /* [RW] Ds topa inst observe clock enable div */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE  0x041280a8 /* [RW] Disable LEAP_TOP_INST's clocks */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS 0x041280ac /* [RO] Clock Disable Status */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE   0x041280b0 /* [RW] Leap top inst clock enable */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS 0x041280b4 /* [RO] Clock Enable Status */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION     0x041280b8 /* [RW] Select observation clk */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION     0x041280bc /* [RW] Select observation clk */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE            0x041280c0 /* [RW] Disable PAD's clocks */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS     0x041280c4 /* [RO] Clock Disable Status */
#define BCHP_CLKGEN_PAD_MUX_SELECT               0x041280c8 /* [RW] Mux selects for Pad clocks */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE 0x041280cc /* [RW] Disable PERIPH_TOP_INST's clocks */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS 0x041280d0 /* [RO] Clock Disable Status */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE 0x041280d4 /* [RW] Periph top inst clock enable */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS 0x041280d8 /* [RO] Clock Enable Status */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL 0x041280dc /* [RW] Periph top inst observe clock control */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE 0x041280e0 /* [RW] Periph top inst observe clock enable */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV 0x041280e4 /* [RW] Periph top inst observe clock enable div */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS    0x041280e8 /* [RO] PLL4_SYS Reset Status */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE           0x041280ec /* [RW] Disable */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP           0x041280f0 /* [RW] Power management LDO PLL */
#define BCHP_CLKGEN_SPARE                        0x041280f4 /* [RW] Spares */
#define BCHP_CLKGEN_TESTPORT                     0x041280f8 /* [RW] Special Testport Controls */

/***************************************************************************
 *PLL4_SYS_PLL_BG_PWRON - Bandgap Power on
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_BG_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL4_SYS_PLL_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_MASK        0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_SHIFT       0
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_DEFAULT     0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x0000000c

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x0000000f

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x0000001e

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x0000000f

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x0000000a

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x00000028

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_reserved0_MASK                0xffffc000
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_reserved0_SHIFT               14

/* CLKGEN :: PLL4_SYS_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_PDIV_MASK                     0x00003c00
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_PDIV_SHIFT                    10
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_PDIV_DEFAULT                  0x00000001

/* CLKGEN :: PLL4_SYS_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_NDIV_INT_MASK                 0x000003ff
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_NDIV_INT_SHIFT                0
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_NDIV_INT_DEFAULT              0x0000003c

/***************************************************************************
 *PLL4_SYS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_reserved0_MASK               0xfffffc00
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_reserved0_SHIFT              10

/* CLKGEN :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000008

/* CLKGEN :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000038
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      3
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT    0x00000000

/* CLKGEN :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000003

/***************************************************************************
 *PLL4_SYS_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_reserved0_SHIFT       1

/* CLKGEN :: PLL4_SYS_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK      0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT     0
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT   0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_LDO_CTRL :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_reserved0_MASK           0xffff0000
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_reserved0_SHIFT          16

/* CLKGEN :: PLL4_SYS_PLL_LDO_CTRL :: LDO_CTRL [15:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_MASK            0x0000ffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_SHIFT           0
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_DEFAULT         0x00005005

/***************************************************************************
 *PLL4_SYS_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_reserved0_SHIFT         1

/* CLKGEN :: PLL4_SYS_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK      0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT     0
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT   0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL4_SYS_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000002
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       1

/* CLKGEN :: PLL4_SYS_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL4_SYS_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_MISC :: VCO_RANGE_LOW [31:31] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_MASK           0x80000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_SHIFT          31
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_DEFAULT        0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: VCO_RANGE_HIGH [30:30] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_MASK          0x40000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_SHIFT         30
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_DEFAULT       0x00000001

/* CLKGEN :: PLL4_SYS_PLL_MISC :: VCO_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_DIV2_MASK                0x20000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_DIV2_SHIFT               29
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_DIV2_DEFAULT             0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_UPDATE_MASK             0x10000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_UPDATE_SHIFT            28
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_UPDATE_DEFAULT          0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_SELECT_MASK             0x0e000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_SELECT_SHIFT            25
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_SELECT_DEFAULT          0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_RESET_MASK              0x01000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_RESET_SHIFT             24
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_RESET_DEFAULT           0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_MODE_MASK               0x00c00000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_MODE_SHIFT              22
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_MODE_DEFAULT            0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: REF_ALT_OFFS [21:21] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_MASK            0x00200000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_SHIFT           21
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_DEFAULT         0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: PWM_RATE [20:19] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_PWM_RATE_MASK                0x00180000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_PWM_RATE_SHIFT               19
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_PWM_RATE_DEFAULT             0x00000001

/* CLKGEN :: PLL4_SYS_PLL_MISC :: POST_CTRL_RESETB [18:17] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_POST_CTRL_RESETB_MASK        0x00060000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_POST_CTRL_RESETB_SHIFT       17
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_POST_CTRL_RESETB_DEFAULT     0x00000003

/* CLKGEN :: PLL4_SYS_PLL_MISC :: NDIV_RELOCK [16:16] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_NDIV_RELOCK_MASK             0x00010000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_NDIV_RELOCK_SHIFT            16
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_NDIV_RELOCK_DEFAULT          0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: FAST_LOCK [15:15] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_FAST_LOCK_MASK               0x00008000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_FAST_LOCK_SHIFT              15
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_FAST_LOCK_DEFAULT            0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: DITHER_DISABLE [14:14] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DITHER_DISABLE_MASK          0x00004000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DITHER_DISABLE_SHIFT         14
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DITHER_DISABLE_DEFAULT       0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [13:13] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00002000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 13
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: DCO_CTRL_BYPASS [12:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00001ffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        1
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT      0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: AUX_CTRL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_AUX_CTRL_MASK                0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_AUX_CTRL_SHIFT               0
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_AUX_CTRL_DEFAULT             0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_MISC2 :: PLLRESERVED0 [31:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2_PLLRESERVED0_MASK           0xffffffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2_PLLRESERVED0_SHIFT          0
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2_PLLRESERVED0_DEFAULT        0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_reserved0_SHIFT             1

/* CLKGEN :: PLL4_SYS_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_PWRON_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_PWRON_PLL_SHIFT             0
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_PWRON_PLL_DEFAULT           0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL4_SYS_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETD_SHIFT                1
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETD_DEFAULT              0x00000000

/* CLKGEN :: PLL4_SYS_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETA_SHIFT                0
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETA_DEFAULT              0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL4_SYS_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_TEST_STATUS_MASK           0x00000fff
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_TEST_STATUS_SHIFT          0

/***************************************************************************
 *AIF_WB_CAB_TOP_INST_CLOCK_DISABLE - Disable AIF_WB_CAB_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT 1

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_DISABLE :: DISABLE_AIF_CLK_270 [00:00] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_DISABLE_AIF_CLK_270_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_DISABLE_AIF_CLK_270_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_DISABLE_AIF_CLK_270_DEFAULT 0x00000000

/***************************************************************************
 *AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_AIF_CLK_270_STATUS [00:00] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AIF_CLK_270_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AIF_CLK_270_STATUS_SHIFT 0

/***************************************************************************
 *AIF_WB_CAB_TOP_INST_CLOCK_ENABLE - Aif wb cab top inst clock enable
 ***************************************************************************/
/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE :: AIF_PMB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_PMB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_PMB_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_PMB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE :: AIF_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE :: AIF_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_AIF_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS :: AIF_PMB_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_AIF_PMB_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_AIF_PMB_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS :: AIF_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_AIF_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_AIF_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS :: AIF_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_AIF_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS_AIF_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK - Aif wb cab top inst observe clock
 ***************************************************************************/
/* CLKGEN :: AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK :: AIF_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK :: AIF_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK :: AIF_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_OBSERVE_CLOCK_AIF_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *AIF_WB_CAB_TOP_INST_SEL - Aif wb cab top inst sel
 ***************************************************************************/
/* CLKGEN :: AIF_WB_CAB_TOP_INST_SEL :: reserved0 [31:01] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_SEL_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_SEL_reserved0_SHIFT        1

/* CLKGEN :: AIF_WB_CAB_TOP_INST_SEL :: AIF_BYPASS_CLK_SEL [00:00] */
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_SEL_AIF_BYPASS_CLK_SEL_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_SEL_AIF_BYPASS_CLK_SEL_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_SEL_AIF_BYPASS_CLK_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE - Disable CLKGEN's clocks
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_SHIFT           1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_OSC_DIGITAL_CLOCK [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_SHIFT 0
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_reserved0_SHIFT    1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE_STATUS :: DISABLE_OSC_DIGITAL_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_DISABLE_OSC_DIGITAL_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_DISABLE_OSC_DIGITAL_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_CONTROL :: reserved0 [31:04] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_reserved0_MASK           0xfffffff0
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_reserved0_SHIFT          4

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK   0x00000008
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT  3
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_DEFAULT 0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK    0x00000004
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT   2
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_DEFAULT 0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK      0x00000002
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT     1
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_DEFAULT   0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK 0x00000001
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT 0
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK 0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT 0
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_DEFAULT 0xffffffff

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK  0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT 0

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Monitor Reference Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_REF_DONE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_reserved0_SHIFT         1

/* CLKGEN :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK     0x00000001
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT    0

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK 0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT 0

/***************************************************************************
 *DISABLE_AVS_TOP_DURING_S2 - Disable AVS_TOP 54MHz clocks during S2 standby.
 ***************************************************************************/
/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_reserved0_SHIFT      1

/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2 :: DISABLE_AVS_TOP [00:00] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_MASK 0x00000001
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_SHIFT 0
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_DEFAULT 0x00000000

/***************************************************************************
 *DISABLE_AVS_TOP_DURING_S2_SECURE - Secure AVS_TOP clock disable. Set at start-up to guarantee AVS_TOP is clock gated in S2 standby.
 ***************************************************************************/
/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2_SECURE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_reserved0_SHIFT 1

/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2_SECURE :: DISABLE_AVS_TOP_SECURE [00:00] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_MASK 0x00000001
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_SHIFT 0
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_DEFAULT 0x00000000

/***************************************************************************
 *DS_TOPA_INST_CLOCK_DISABLE - Disable DS_TOPA_INST's clocks
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_reserved0_SHIFT     1

/* CLKGEN :: DS_TOPA_INST_CLOCK_DISABLE :: DISABLE_SYSTEM_270_CLOCK [00:00] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_DISABLE_SYSTEM_270_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_DISABLE_SYSTEM_270_CLOCK_SHIFT 0
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_DISABLE_SYSTEM_270_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *DS_TOPA_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: DS_TOPA_INST_CLOCK_DISABLE_STATUS :: DISABLE_SYSTEM_270_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSTEM_270_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSTEM_270_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *DS_TOPA_INST_CLOCK_ENABLE - Ds topa inst clock enable
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_reserved0_MASK       0xfffffff8
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_reserved0_SHIFT      3

/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE :: DSA_PMB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_PMB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_PMB_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_PMB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE :: DSA_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE :: DSA_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_DSA_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *DS_TOPA_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE_STATUS :: DSA_PMB_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_DSA_PMB_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_DSA_PMB_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE_STATUS :: DSA_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_DSA_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_DSA_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: DS_TOPA_INST_CLOCK_ENABLE_STATUS :: DSA_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_DSA_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS_DSA_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *DS_TOPA_INST_OBSERVE_CLOCK_CONTROL - Ds topa inst observe clock control
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_INST_OBSERVE_CLOCK_CONTROL :: reserved0 [31:04] */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_CONTROL_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_CONTROL_reserved0_SHIFT 4

/* CLKGEN :: DS_TOPA_INST_OBSERVE_CLOCK_CONTROL :: DSA_OBSERVE_CLOCK_CONTROL [03:00] */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_CONTROL_DSA_OBSERVE_CLOCK_CONTROL_MASK 0x0000000f
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_CONTROL_DSA_OBSERVE_CLOCK_CONTROL_SHIFT 0
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_CONTROL_DSA_OBSERVE_CLOCK_CONTROL_DEFAULT 0x00000000

/***************************************************************************
 *DS_TOPA_INST_OBSERVE_CLOCK_ENABLE - Ds topa inst observe clock enable
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_INST_OBSERVE_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: DS_TOPA_INST_OBSERVE_CLOCK_ENABLE :: DSA_OBSERVE_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DSA_OBSERVE_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DSA_OBSERVE_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DSA_OBSERVE_CLOCK_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV - Ds topa inst observe clock enable div
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV_reserved0_SHIFT 1

/* CLKGEN :: DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV :: DSA_OBSERVE_CLOCK_ENABLE_DIV [00:00] */
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV_DSA_OBSERVE_CLOCK_ENABLE_DIV_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV_DSA_OBSERVE_CLOCK_ENABLE_DIV_SHIFT 0
#define BCHP_CLKGEN_DS_TOPA_INST_OBSERVE_CLOCK_ENABLE_DIV_DSA_OBSERVE_CLOCK_ENABLE_DIV_DEFAULT 0x00000000

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_DISABLE - Disable LEAP_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT    2

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE :: DISABLE_LEAP_27_CLOCK [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_27_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_27_CLOCK_SHIFT 1
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_27_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE :: DISABLE_LEAP_216_CLOCK [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_216_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_216_CLOCK_SHIFT 0
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_216_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_LEAP_27_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_27_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_27_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_LEAP_216_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_216_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_216_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_ENABLE - Leap top inst clock enable
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffff0
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT     4

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: LEAP_PMB_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_PMB_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_PMB_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_PMB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: LEAP_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: LEAP_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_216_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_216_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: LEAP_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:04] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 4

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: LEAP_PMB_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_PMB_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_PMB_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: LEAP_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: LEAP_216_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_216_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_216_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: LEAP_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *PAD_CLK_OUT0_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: reserved0 [31:06] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_reserved0_MASK        0xffffffc0
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_reserved0_SHIFT       6

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: SELECT_OBSERVE_CLK [05:05] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_MASK 0x00000020
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 5
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: OBSERVE_MUX_SELECT [04:01] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_MASK 0x0000001e
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLK_OUT1_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: reserved0 [31:06] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_reserved0_MASK        0xffffffc0
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_reserved0_SHIFT       6

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: SELECT_OBSERVE_CLK [05:05] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_MASK 0x00000020
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 5
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: OBSERVE_MUX_SELECT [04:01] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_MASK 0x0000001e
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLOCK_DISABLE - Disable PAD's clocks
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_SHIFT              2

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *PAD_MUX_SELECT - Mux selects for Pad clocks
 ***************************************************************************/
/* CLKGEN :: PAD_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_MASK                  0xfffffffc
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_SHIFT                 2

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK_OUT1_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_MASK  0x00000002
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK_OUT0_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_MASK  0x00000001
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PERIPH_TOP_INST_CLOCK_DISABLE - Disable PERIPH_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: reserved0 [31:07] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_reserved0_MASK   0xffffff80
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT  7

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_TMT_216_CLOCK [06:06] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_TMT_216_CLOCK_MASK 0x00000040
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_TMT_216_CLOCK_SHIFT 6
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_TMT_216_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_SYSTEM_27_CLOCK [05:05] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_SYSTEM_27_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_SYSTEM_27_CLOCK_SHIFT 5
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_SYSTEM_27_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_JTAGOTP_54_CLOCK [04:04] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_54_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_54_CLOCK_SHIFT 4
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_54_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK [03:03] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_SHIFT 3
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_DEMOD_XPT_324_CLOCK [02:02] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_324_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_324_CLOCK_SHIFT 2
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_324_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_AVS_UART_27_CLOCK [01:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_UART_27_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_UART_27_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_UART_27_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_AVS_3P375_CLOCK [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_3P375_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_3P375_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_3P375_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PERIPH_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:07] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xffffff80
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 7

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_TMT_216_CLOCK_STATUS [06:06] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_TMT_216_CLOCK_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_TMT_216_CLOCK_STATUS_SHIFT 6

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_SYSTEM_27_CLOCK_STATUS [05:05] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSTEM_27_CLOCK_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSTEM_27_CLOCK_STATUS_SHIFT 5

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_JTAGOTP_54_CLOCK_STATUS [04:04] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_JTAGOTP_54_CLOCK_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_JTAGOTP_54_CLOCK_STATUS_SHIFT 4

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_STATUS [03:03] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_STATUS_SHIFT 3

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_DEMOD_XPT_324_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_324_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_324_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_AVS_UART_27_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_UART_27_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_UART_27_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_AVS_3P375_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_3P375_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_3P375_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *PERIPH_TOP_INST_CLOCK_ENABLE - Periph top inst clock enable
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_reserved0_MASK    0xfffffff8
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT   3

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE :: DSA_PMB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_PMB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_PMB_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_PMB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE :: DSA_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE :: DSA_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_DSA_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *PERIPH_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE_STATUS :: DSA_PMB_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_DSA_PMB_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_DSA_PMB_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE_STATUS :: DSA_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_DSA_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_DSA_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_ENABLE_STATUS :: DSA_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_DSA_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_ENABLE_STATUS_DSA_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL - Periph top inst observe clock control
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL :: reserved0 [31:04] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL_reserved0_SHIFT 4

/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL :: DSA_OBSERVE_CLOCK_CONTROL [03:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL_DSA_OBSERVE_CLOCK_CONTROL_MASK 0x0000000f
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL_DSA_OBSERVE_CLOCK_CONTROL_SHIFT 0
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_CONTROL_DSA_OBSERVE_CLOCK_CONTROL_DEFAULT 0x00000000

/***************************************************************************
 *PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE - Periph top inst observe clock enable
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE :: DSA_OBSERVE_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DSA_OBSERVE_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DSA_OBSERVE_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DSA_OBSERVE_CLOCK_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV - Periph top inst observe clock enable div
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV :: reserved0 [31:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV_reserved0_SHIFT 1

/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV :: DSA_OBSERVE_CLOCK_ENABLE_DIV [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV_DSA_OBSERVE_CLOCK_ENABLE_DIV_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV_DSA_OBSERVE_CLOCK_ENABLE_DIV_SHIFT 0
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_ENABLE_DIV_DSA_OBSERVE_CLOCK_ENABLE_DIV_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_RESET_STATUS - PLL4_SYS Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_reserved0_SHIFT      2

/* CLKGEN :: PLL4_SYS_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL4_SYS_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_STRAP_OVERRIDE - Disable
 ***************************************************************************/
/* CLKGEN :: PLL_STRAP_OVERRIDE :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_reserved0_SHIFT             1

/* CLKGEN :: PLL_STRAP_OVERRIDE :: STRAP_BSPI_SPEED_DISABLE [00:00] */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_BSPI_SPEED_DISABLE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_BSPI_SPEED_DISABLE_SHIFT 0
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_BSPI_SPEED_DISABLE_DEFAULT 0x00000000

/***************************************************************************
 *PM_PLL_LDO_POWERUP - Power management LDO PLL
 ***************************************************************************/
/* CLKGEN :: PM_PLL_LDO_POWERUP :: reserved0 [31:01] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_reserved0_SHIFT             1

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL4_SYS [00:00] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL4_SYS_MASK     0x00000001
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL4_SYS_SHIFT    0
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL4_SYS_DEFAULT  0x00000000

/***************************************************************************
 *SPARE - Spares
 ***************************************************************************/
/* CLKGEN :: SPARE :: SPARE_RESET_LOW [31:12] */
#define BCHP_CLKGEN_SPARE_SPARE_RESET_LOW_MASK                     0xfffff000
#define BCHP_CLKGEN_SPARE_SPARE_RESET_LOW_SHIFT                    12
#define BCHP_CLKGEN_SPARE_SPARE_RESET_LOW_DEFAULT                  0x00000000

/* CLKGEN :: SPARE :: SPARE_RESET_HIGH [11:00] */
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_MASK                    0x00000fff
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_SHIFT                   0
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_DEFAULT                 0x00000000

/***************************************************************************
 *TESTPORT - Special Testport Controls
 ***************************************************************************/
/* CLKGEN :: TESTPORT :: reserved0 [31:01] */
#define BCHP_CLKGEN_TESTPORT_reserved0_MASK                        0xfffffffe
#define BCHP_CLKGEN_TESTPORT_reserved0_SHIFT                       1

/* CLKGEN :: TESTPORT :: PLL_TEST_STATUS_SELECT [00:00] */
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_MASK           0x00000001
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_SHIFT          0
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_DEFAULT        0x00000000

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
