{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699993087980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699993087981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 15:18:07 2023 " "Processing started: Tue Nov 14 15:18:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699993087981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993087981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mando_bro -c mando_bro " "Command: quartus_map --read_settings_files=on --write_settings_files=off mando_bro -c mando_bro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993087981 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1699993088313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mando_bro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mando_bro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mando_bro-arch " "Found design unit 1: mando_bro-arch" {  } { { "mando_bro.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993096529 ""} { "Info" "ISGN_ENTITY_NAME" "1 mando_bro " "Found entity 1: mando_bro" {  } { { "mando_bro.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/mando_bro.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993096529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993096529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mando_bro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mando_bro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mando_bro-test_bench " "Found design unit 1: tb_mando_bro-test_bench" {  } { { "tb_mando_bro.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993096531 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mando_bro " "Found entity 1: tb_mando_bro" {  } { { "tb_mando_bro.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699993096531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993096531 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "f_test tb_mando_bro.vhd(30) " "VHDL Association List error at tb_mando_bro.vhd(30): formal \"f_test\" does not exist" {  } { { "tb_mando_bro.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/mando_bro/tb_mando_bro.vhd" 30 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1699993096531 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699993096624 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 15:18:16 2023 " "Processing ended: Tue Nov 14 15:18:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699993096624 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699993096624 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699993096624 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699993096624 ""}
