// Seed: 4244941886
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input wand id_6,
    output supply0 id_7,
    input wand id_8,
    output wand id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5
    , id_12,
    input wire id_6,
    input tri0 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10
);
  assign id_10 = id_12;
  logic [7:0][1  ==  1 'b0 : -1] id_13;
  assign id_13[-1'b0] = id_1 ? "" : -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_4,
      id_8,
      id_9,
      id_7,
      id_10,
      id_6,
      id_8,
      id_1,
      id_0,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
