strict digraph "compose( ,  )" {
	node [label="\N"];
	"89:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908ae52850>",
		fillcolor=turquoise,
		label="89:BL
q0 <= d0;
q1 <= d1;
q2 <= d2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908ae52dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908ae52fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908ae527d0>]",
		style=filled,
		typ=Block];
	"Leaf_83:AL"	 [def_var="['q1', 'q0', 'q2']",
		label="Leaf_83:AL"];
	"89:BL" -> "Leaf_83:AL"	 [cond="[]",
		lineno=None];
	"85:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908afcf210>",
		fillcolor=turquoise,
		label="85:BL
q0 <= { DATA_WIDTH{ 1'b0 } };
q1 <= { DATA_WIDTH{ 1'b0 } };
q2 <= { DATA_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908cd53150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908afcf650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908ae52910>]",
		style=filled,
		typ=Block];
	"85:BL" -> "Leaf_83:AL"	 [cond="[]",
		lineno=None];
	"83:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f908af9b6d0>",
		clk_sens=False,
		fillcolor=gold,
		label="83:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'd2', 'd0', 'd1']"];
	"84:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908af9b0d0>",
		fillcolor=turquoise,
		label="84:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"83:AL" -> "84:BL"	 [cond="[]",
		lineno=None];
	"85:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f908ae52410>",
		fillcolor=springgreen,
		label="85:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"84:BL" -> "85:IF"	 [cond="[]",
		lineno=None];
	"85:IF" -> "89:BL"	 [cond="['rst_n']",
		label="!((~rst_n))",
		lineno=85];
	"85:IF" -> "85:BL"	 [cond="['rst_n']",
		label="(~rst_n)",
		lineno=85];
}
