

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_TSV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_TSV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 00000000000e1000 	high:20 low:12
addr_dec_mask[ROW]   = 00000000fff00000 	high:32 low:20
addr_dec_mask[COL]   = 000000000001e0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
4dd194d4fe31a22436f07057ebf13be2  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_zPYTUB"
Parsing file _cuobjdump_complete_output_zPYTUB
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qVhEsF"
Running: cat _ptx_qVhEsF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Zgpt0I
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Zgpt0I --output-file  /dev/null 2> _ptx_qVhEsFinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qVhEsF _ptx2_Zgpt0I _ptx_qVhEsFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404150, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_QptUPM"
Running: cat _ptx_QptUPM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Fx27GQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Fx27GQ --output-file  /dev/null 2> _ptx_QptUPMinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_QptUPM _ptx2_Fx27GQ _ptx_QptUPMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404140, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402950, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402a40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402b30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404920, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CC6sMU"
Running: cat _ptx_CC6sMU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6P4SRY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6P4SRY --output-file  /dev/null 2> _ptx_CC6sMUinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CC6sMU _ptx2_6P4SRY _ptx_CC6sMUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404930, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x4058d0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_W6Ike3"
Running: cat _ptx_W6Ike3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_flcPA7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_flcPA7 --output-file  /dev/null 2> _ptx_W6Ike3info"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_W6Ike3 _ptx2_flcPA7 _ptx_W6Ike3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x4058c0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406300, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_a3a8ec"
Running: cat _ptx_a3a8ec | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ciWeUg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ciWeUg --output-file  /dev/null 2> _ptx_a3a8ecinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_a3a8ec _ptx2_ciWeUg _ptx_a3a8ecinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406280, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x4061f0, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404930 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3072 (ipc= 6.1) sim_rate=3072 (inst/sec) elapsed = 0:0:00:01 / Fri Jul 27 11:32:40 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 499968 (ipc=83.3) sim_rate=249984 (inst/sec) elapsed = 0:0:00:02 / Fri Jul 27 11:32:41 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8751,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8764
gpu_sim_insn = 692480
gpu_ipc =      79.0142
gpu_tot_sim_cycle = 8764
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      79.0142
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 237
gpu_total_sim_rate=346240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14696
	L1I_total_cache_misses = 288
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 288
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:570	W0_Idle:9610	W0_Scoreboard:12208	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 437 
averagemflatency = 268 
max_icnt2mem_latency = 34 
max_icnt2sh_latency = 8763 
mrq_lat_table:805 	88 	734 	184 	216 	66 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	1093 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	816 	295 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33 	13 	14 	32 	1 	0 	0 	0 	229 	747 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2945      1844      2657      2694         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      3076      3088      2702      2695         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2941      3012      2702      2710         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3071      3004      2707      2706         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3029      2660      2706      2703         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      3054      2663      2714      2719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      3296      2668      2657      2702         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      3487      2685      2665      2699         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2945      2689      2661      2642         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2971      2664      2673      2639         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      3096      2694      2688      2643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      3022      2674      2681      2647         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3041      2673      2677      2656         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3022      2678      2677      2653         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2930      2677      2689      2665         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1625      2698      2684      2660         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 65.000000 33.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.500000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 33.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 33.000000 62.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2098/68 = 30.852942
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        34         4         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        33        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        34        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        34        32         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 73/68 = 1.07
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 64/62 = 1.03
average mf latency per bank:
dram[0]:        143       128       306       312    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        131       133       300       315    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        131       132       308       368    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        129       132       302       270    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        130       139       363       344    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        131       135       271       279    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        132       137       310       381    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        131       138       272       313    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        130       138       380       326    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        131       136       375       275    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        131       136       282       294    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        131       140       419       298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        132       136       271       269    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        131       139       358       302    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        129       136       270       278    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        127       142       334       308    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       294       349       348         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        301       309       338       351         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        296       320       338       392         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        281       291       345       280         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        294       316       374       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        287       286       279       299         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        305       320       353       402         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        307       375       274       367         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        286       403       404       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        291       335       399       283         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        285       322       305       318         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        300       377       437       322         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        301       289       283       276         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        321       380       397       321         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        326       296       278       281         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        291       400       349       324         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6391 n_act=6 n_pre=2 n_req=137 n_rd=146 n_write=128 bw_util=0.08212
n_activity=1457 dram_eff=0.3761
bk0: 66a 5979i bk1: 68a 5980i bk2: 8a 6631i bk3: 4a 6648i bk4: 0a 6671i bk5: 0a 6672i bk6: 0a 6673i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.113892
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6405 n_act=4 n_pre=0 n_req=132 n_rd=136 n_write=128 bw_util=0.07912
n_activity=1398 dram_eff=0.3777
bk0: 64a 6022i bk1: 64a 5990i bk2: 4a 6656i bk3: 4a 6649i bk4: 0a 6670i bk5: 0a 6672i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.111494
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6405 n_act=4 n_pre=0 n_req=132 n_rd=136 n_write=128 bw_util=0.07912
n_activity=1377 dram_eff=0.3834
bk0: 64a 6029i bk1: 64a 5959i bk2: 4a 6655i bk3: 4a 6648i bk4: 0a 6670i bk5: 0a 6672i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6674i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.101454
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6405 n_act=4 n_pre=0 n_req=132 n_rd=136 n_write=128 bw_util=0.07912
n_activity=1401 dram_eff=0.3769
bk0: 64a 6042i bk1: 64a 5985i bk2: 4a 6652i bk3: 4a 6656i bk4: 0a 6671i bk5: 0a 6672i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0663869
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1348 dram_eff=0.3858
bk0: 64a 6052i bk1: 64a 5983i bk2: 4a 6650i bk3: 4a 6643i bk4: 0a 6671i bk5: 0a 6672i bk6: 0a 6673i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0960587
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1404 dram_eff=0.3704
bk0: 64a 6054i bk1: 64a 6058i bk2: 4a 6657i bk3: 4a 6655i bk4: 0a 6672i bk5: 0a 6673i bk6: 0a 6673i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0633898
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1367 dram_eff=0.3804
bk0: 64a 6025i bk1: 64a 6037i bk2: 4a 6644i bk3: 4a 6654i bk4: 0a 6670i bk5: 0a 6672i bk6: 0a 6672i bk7: 0a 6672i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6674i bk11: 0a 6674i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0927619
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1383 dram_eff=0.376
bk0: 64a 6034i bk1: 64a 6061i bk2: 4a 6646i bk3: 4a 6655i bk4: 0a 6671i bk5: 0a 6673i bk6: 0a 6673i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0663869
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1392 dram_eff=0.3736
bk0: 64a 6053i bk1: 64a 6052i bk2: 4a 6656i bk3: 4a 6655i bk4: 0a 6670i bk5: 0a 6671i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6673i bk15: 0a 6675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.058894
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1360 dram_eff=0.3824
bk0: 64a 6015i bk1: 64a 6040i bk2: 4a 6651i bk3: 4a 6640i bk4: 0a 6670i bk5: 0a 6671i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0759778
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1360 dram_eff=0.3824
bk0: 64a 6014i bk1: 64a 6016i bk2: 4a 6658i bk3: 4a 6655i bk4: 0a 6671i bk5: 0a 6671i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6673i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0750787
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1349 dram_eff=0.3855
bk0: 64a 6008i bk1: 64a 6022i bk2: 4a 6649i bk3: 4a 6655i bk4: 0a 6670i bk5: 0a 6670i bk6: 0a 6671i bk7: 0a 6672i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6674i bk11: 0a 6674i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6675i bk15: 0a 6675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0930616
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6409 n_act=4 n_pre=0 n_req=130 n_rd=136 n_write=124 bw_util=0.07793
n_activity=1383 dram_eff=0.376
bk0: 64a 6021i bk1: 64a 6036i bk2: 4a 6654i bk3: 4a 6657i bk4: 0a 6671i bk5: 0a 6672i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6674i bk15: 0a 6675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0824217
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6405 n_act=5 n_pre=1 n_req=131 n_rd=138 n_write=124 bw_util=0.07853
n_activity=1392 dram_eff=0.3764
bk0: 66a 6014i bk1: 64a 6026i bk2: 4a 6644i bk3: 4a 6654i bk4: 0a 6670i bk5: 0a 6670i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6674i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.109096
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6403 n_act=5 n_pre=1 n_req=132 n_rd=140 n_write=124 bw_util=0.07912
n_activity=1413 dram_eff=0.3737
bk0: 68a 6020i bk1: 64a 6057i bk2: 4a 6657i bk3: 4a 6645i bk4: 0a 6671i bk5: 0a 6673i bk6: 0a 6673i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6673i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0887157
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x80018f80, atomic=0 1 entries : 0x7fa0ecb2ae80 :  mf: uid= 19364, sid02:w15, part=15, addr=0x80018f80, load , size=128, unknown  status = IN_PARTITION_DRAM (8763), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6673 n_nop=6404 n_act=5 n_pre=1 n_req=132 n_rd=139 n_write=124 bw_util=0.07883
n_activity=1397 dram_eff=0.3765
bk0: 67a 6043i bk1: 64a 6010i bk2: 4a 6656i bk3: 4a 6654i bk4: 0a 6670i bk5: 0a 6672i bk6: 0a 6673i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6674i bk15: 0a 6675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.101304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 73, Miss_rate = 0.924, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 71, Miss = 69, Miss_rate = 0.972, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 74, Miss = 70, Miss_rate = 0.946, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 74, Miss = 70, Miss_rate = 0.946, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5121
	minimum = 6
	maximum = 127
Network latency average = 9.83438
	minimum = 6
	maximum = 103
Slowest packet = 160
Flit latency average = 8.42213
	minimum = 6
	maximum = 99
Slowest flit = 418
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0082007
	minimum = 0 (at node 0)
	maximum = 0.0506618 (at node 1)
Accepted packet rate average = 0.0082007
	minimum = 0 (at node 0)
	maximum = 0.0506618 (at node 1)
Injected flit rate average = 0.02458
	minimum = 0 (at node 0)
	maximum = 0.233227 (at node 1)
Accepted flit rate average= 0.02458
	minimum = 0 (at node 0)
	maximum = 0.0705157 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5121 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Network latency average = 9.83438 (1 samples)
	minimum = 6 (1 samples)
	maximum = 103 (1 samples)
Flit latency average = 8.42213 (1 samples)
	minimum = 6 (1 samples)
	maximum = 99 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0082007 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0506618 (1 samples)
Accepted packet rate average = 0.0082007 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0506618 (1 samples)
Injected flit rate average = 0.02458 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.233227 (1 samples)
Accepted flit rate average = 0.02458 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0705157 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 346240 (inst/sec)
gpgpu_simulation_rate = 4382 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402b30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8764)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8764)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8764)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8764)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8764)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 9764  inst.: 806464 (ipc=114.0) sim_rate=268821 (inst/sec) elapsed = 0:0:00:03 / Fri Jul 27 11:32:42 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 11764  inst.: 966016 (ipc=91.2) sim_rate=241504 (inst/sec) elapsed = 0:0:00:04 / Fri Jul 27 11:32:43 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 13764  inst.: 1148624 (ipc=91.2) sim_rate=229724 (inst/sec) elapsed = 0:0:00:05 / Fri Jul 27 11:32:44 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 15764  inst.: 1329288 (ipc=91.0) sim_rate=221548 (inst/sec) elapsed = 0:0:00:06 / Fri Jul 27 11:32:45 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 17764  inst.: 1516328 (ipc=91.5) sim_rate=216618 (inst/sec) elapsed = 0:0:00:07 / Fri Jul 27 11:32:46 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 19764  inst.: 1709856 (ipc=92.5) sim_rate=213732 (inst/sec) elapsed = 0:0:00:08 / Fri Jul 27 11:32:47 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(3,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 21764  inst.: 1895288 (ipc=92.5) sim_rate=210587 (inst/sec) elapsed = 0:0:00:09 / Fri Jul 27 11:32:48 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 23764  inst.: 2080048 (ipc=92.5) sim_rate=208004 (inst/sec) elapsed = 0:0:00:10 / Fri Jul 27 11:32:49 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 25264  inst.: 2224824 (ipc=92.9) sim_rate=202256 (inst/sec) elapsed = 0:0:00:11 / Fri Jul 27 11:32:50 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 27264  inst.: 2412088 (ipc=93.0) sim_rate=201007 (inst/sec) elapsed = 0:0:00:12 / Fri Jul 27 11:32:51 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 29264  inst.: 2596848 (ipc=92.9) sim_rate=199757 (inst/sec) elapsed = 0:0:00:13 / Fri Jul 27 11:32:52 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 31264  inst.: 2782688 (ipc=92.9) sim_rate=198763 (inst/sec) elapsed = 0:0:00:14 / Fri Jul 27 11:32:53 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 33264  inst.: 2968672 (ipc=92.9) sim_rate=197911 (inst/sec) elapsed = 0:0:00:15 / Fri Jul 27 11:32:54 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 35264  inst.: 3152384 (ipc=92.8) sim_rate=197024 (inst/sec) elapsed = 0:0:00:16 / Fri Jul 27 11:32:55 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 37264  inst.: 3341800 (ipc=93.0) sim_rate=196576 (inst/sec) elapsed = 0:0:00:17 / Fri Jul 27 11:32:56 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 39264  inst.: 3527544 (ipc=93.0) sim_rate=195974 (inst/sec) elapsed = 0:0:00:18 / Fri Jul 27 11:32:57 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 41264  inst.: 3711288 (ipc=92.9) sim_rate=195330 (inst/sec) elapsed = 0:0:00:19 / Fri Jul 27 11:32:58 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 43264  inst.: 3900112 (ipc=93.0) sim_rate=195005 (inst/sec) elapsed = 0:0:00:20 / Fri Jul 27 11:32:59 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 45264  inst.: 4086512 (ipc=93.0) sim_rate=194595 (inst/sec) elapsed = 0:0:00:21 / Fri Jul 27 11:33:00 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 47264  inst.: 4262920 (ipc=92.7) sim_rate=193769 (inst/sec) elapsed = 0:0:00:22 / Fri Jul 27 11:33:01 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 48764  inst.: 4411424 (ipc=93.0) sim_rate=191801 (inst/sec) elapsed = 0:0:00:23 / Fri Jul 27 11:33:02 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 50764  inst.: 4594056 (ipc=92.9) sim_rate=191419 (inst/sec) elapsed = 0:0:00:24 / Fri Jul 27 11:33:03 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 52764  inst.: 4781152 (ipc=92.9) sim_rate=191246 (inst/sec) elapsed = 0:0:00:25 / Fri Jul 27 11:33:04 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 54264  inst.: 4921784 (ipc=93.0) sim_rate=189299 (inst/sec) elapsed = 0:0:00:26 / Fri Jul 27 11:33:05 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 56264  inst.: 5104176 (ipc=92.9) sim_rate=189043 (inst/sec) elapsed = 0:0:00:27 / Fri Jul 27 11:33:06 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 58264  inst.: 5283240 (ipc=92.7) sim_rate=188687 (inst/sec) elapsed = 0:0:00:28 / Fri Jul 27 11:33:07 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 60264  inst.: 5469216 (ipc=92.8) sim_rate=188593 (inst/sec) elapsed = 0:0:00:29 / Fri Jul 27 11:33:08 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 61764  inst.: 5611408 (ipc=92.8) sim_rate=187046 (inst/sec) elapsed = 0:0:00:30 / Fri Jul 27 11:33:09 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 63764  inst.: 5796728 (ipc=92.8) sim_rate=186991 (inst/sec) elapsed = 0:0:00:31 / Fri Jul 27 11:33:10 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 65264  inst.: 5942360 (ipc=92.9) sim_rate=185698 (inst/sec) elapsed = 0:0:00:32 / Fri Jul 27 11:33:11 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 67264  inst.: 6126688 (ipc=92.9) sim_rate=185657 (inst/sec) elapsed = 0:0:00:33 / Fri Jul 27 11:33:12 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 69264  inst.: 6315976 (ipc=93.0) sim_rate=185764 (inst/sec) elapsed = 0:0:00:34 / Fri Jul 27 11:33:13 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 71264  inst.: 6504560 (ipc=93.0) sim_rate=185844 (inst/sec) elapsed = 0:0:00:35 / Fri Jul 27 11:33:14 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 73264  inst.: 6691784 (ipc=93.0) sim_rate=185882 (inst/sec) elapsed = 0:0:00:36 / Fri Jul 27 11:33:15 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 74764  inst.: 6831520 (ipc=93.0) sim_rate=184635 (inst/sec) elapsed = 0:0:00:37 / Fri Jul 27 11:33:16 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 76764  inst.: 7021008 (ipc=93.1) sim_rate=184763 (inst/sec) elapsed = 0:0:00:38 / Fri Jul 27 11:33:17 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 78764  inst.: 7212120 (ipc=93.1) sim_rate=184926 (inst/sec) elapsed = 0:0:00:39 / Fri Jul 27 11:33:18 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 80264  inst.: 7352680 (ipc=93.1) sim_rate=183817 (inst/sec) elapsed = 0:0:00:40 / Fri Jul 27 11:33:19 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 82264  inst.: 7537360 (ipc=93.1) sim_rate=183838 (inst/sec) elapsed = 0:0:00:41 / Fri Jul 27 11:33:20 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 84264  inst.: 7721872 (ipc=93.1) sim_rate=183854 (inst/sec) elapsed = 0:0:00:42 / Fri Jul 27 11:33:21 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 85764  inst.: 7861832 (ipc=93.1) sim_rate=182833 (inst/sec) elapsed = 0:0:00:43 / Fri Jul 27 11:33:22 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 87764  inst.: 8048048 (ipc=93.1) sim_rate=182910 (inst/sec) elapsed = 0:0:00:44 / Fri Jul 27 11:33:23 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 89764  inst.: 8227296 (ipc=93.0) sim_rate=182828 (inst/sec) elapsed = 0:0:00:45 / Fri Jul 27 11:33:24 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 91764  inst.: 8413648 (ipc=93.0) sim_rate=182905 (inst/sec) elapsed = 0:0:00:46 / Fri Jul 27 11:33:25 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 93264  inst.: 8549416 (ipc=93.0) sim_rate=181902 (inst/sec) elapsed = 0:0:00:47 / Fri Jul 27 11:33:26 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 95264  inst.: 8738096 (ipc=93.0) sim_rate=182043 (inst/sec) elapsed = 0:0:00:48 / Fri Jul 27 11:33:27 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 97264  inst.: 8922264 (ipc=93.0) sim_rate=182087 (inst/sec) elapsed = 0:0:00:49 / Fri Jul 27 11:33:28 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 99264  inst.: 9109952 (ipc=93.0) sim_rate=182199 (inst/sec) elapsed = 0:0:00:50 / Fri Jul 27 11:33:29 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 101264  inst.: 9300032 (ipc=93.1) sim_rate=182353 (inst/sec) elapsed = 0:0:00:51 / Fri Jul 27 11:33:30 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 103264  inst.: 9487504 (ipc=93.1) sim_rate=182452 (inst/sec) elapsed = 0:0:00:52 / Fri Jul 27 11:33:31 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 104764  inst.: 9627824 (ipc=93.1) sim_rate=181657 (inst/sec) elapsed = 0:0:00:53 / Fri Jul 27 11:33:32 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 106764  inst.: 9817256 (ipc=93.1) sim_rate=181801 (inst/sec) elapsed = 0:0:00:54 / Fri Jul 27 11:33:33 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 108764  inst.: 10006792 (ipc=93.1) sim_rate=181941 (inst/sec) elapsed = 0:0:00:55 / Fri Jul 27 11:33:34 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 110764  inst.: 10191304 (ipc=93.1) sim_rate=181987 (inst/sec) elapsed = 0:0:00:56 / Fri Jul 27 11:33:35 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 112764  inst.: 10375168 (ipc=93.1) sim_rate=182020 (inst/sec) elapsed = 0:0:00:57 / Fri Jul 27 11:33:36 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 114764  inst.: 10566816 (ipc=93.2) sim_rate=182186 (inst/sec) elapsed = 0:0:00:58 / Fri Jul 27 11:33:37 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 116764  inst.: 10750064 (ipc=93.1) sim_rate=182204 (inst/sec) elapsed = 0:0:00:59 / Fri Jul 27 11:33:38 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 118764  inst.: 10936704 (ipc=93.1) sim_rate=182278 (inst/sec) elapsed = 0:0:01:00 / Fri Jul 27 11:33:39 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 120764  inst.: 11118592 (ipc=93.1) sim_rate=182272 (inst/sec) elapsed = 0:0:01:01 / Fri Jul 27 11:33:40 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 122764  inst.: 11306080 (ipc=93.1) sim_rate=182356 (inst/sec) elapsed = 0:0:01:02 / Fri Jul 27 11:33:41 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 124764  inst.: 11493304 (ipc=93.1) sim_rate=182433 (inst/sec) elapsed = 0:0:01:03 / Fri Jul 27 11:33:42 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 126764  inst.: 11675376 (ipc=93.1) sim_rate=182427 (inst/sec) elapsed = 0:0:01:04 / Fri Jul 27 11:33:43 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 128764  inst.: 11858440 (ipc=93.0) sim_rate=182437 (inst/sec) elapsed = 0:0:01:05 / Fri Jul 27 11:33:44 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 130764  inst.: 12046968 (ipc=93.1) sim_rate=182529 (inst/sec) elapsed = 0:0:01:06 / Fri Jul 27 11:33:45 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 132764  inst.: 12233328 (ipc=93.1) sim_rate=182586 (inst/sec) elapsed = 0:0:01:07 / Fri Jul 27 11:33:46 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 134264  inst.: 12376752 (ipc=93.1) sim_rate=182011 (inst/sec) elapsed = 0:0:01:08 / Fri Jul 27 11:33:47 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 136264  inst.: 12555720 (ipc=93.0) sim_rate=181966 (inst/sec) elapsed = 0:0:01:09 / Fri Jul 27 11:33:48 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 138264  inst.: 12739664 (ipc=93.0) sim_rate=181995 (inst/sec) elapsed = 0:0:01:10 / Fri Jul 27 11:33:49 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 140264  inst.: 12924072 (ipc=93.0) sim_rate=182029 (inst/sec) elapsed = 0:0:01:11 / Fri Jul 27 11:33:50 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 142264  inst.: 13105320 (ipc=93.0) sim_rate=182018 (inst/sec) elapsed = 0:0:01:12 / Fri Jul 27 11:33:51 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 144264  inst.: 13289360 (ipc=93.0) sim_rate=182046 (inst/sec) elapsed = 0:0:01:13 / Fri Jul 27 11:33:52 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 146264  inst.: 13476640 (ipc=93.0) sim_rate=182116 (inst/sec) elapsed = 0:0:01:14 / Fri Jul 27 11:33:53 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 147764  inst.: 13614264 (ipc=93.0) sim_rate=181523 (inst/sec) elapsed = 0:0:01:15 / Fri Jul 27 11:33:54 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 149764  inst.: 13801080 (ipc=93.0) sim_rate=181593 (inst/sec) elapsed = 0:0:01:16 / Fri Jul 27 11:33:55 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 151764  inst.: 13985976 (ipc=93.0) sim_rate=181636 (inst/sec) elapsed = 0:0:01:17 / Fri Jul 27 11:33:56 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 153764  inst.: 14168792 (ipc=92.9) sim_rate=181651 (inst/sec) elapsed = 0:0:01:18 / Fri Jul 27 11:33:57 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 155264  inst.: 14312216 (ipc=93.0) sim_rate=181167 (inst/sec) elapsed = 0:0:01:19 / Fri Jul 27 11:33:58 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 157264  inst.: 14495056 (ipc=92.9) sim_rate=181188 (inst/sec) elapsed = 0:0:01:20 / Fri Jul 27 11:33:59 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 158764  inst.: 14638232 (ipc=93.0) sim_rate=180718 (inst/sec) elapsed = 0:0:01:21 / Fri Jul 27 11:34:00 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 160264  inst.: 14778072 (ipc=93.0) sim_rate=180220 (inst/sec) elapsed = 0:0:01:22 / Fri Jul 27 11:34:01 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 161764  inst.: 14921544 (ipc=93.0) sim_rate=179777 (inst/sec) elapsed = 0:0:01:23 / Fri Jul 27 11:34:02 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (154208,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (154307,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (154321,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (154342,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (154363,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154369,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (154388,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (154410,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (154410,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (154425,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (154435,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (154463,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (154473,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (154475,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (154477,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (154481,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (154485,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (154489,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (154491,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (154495,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (154502,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (154507,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (154512,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (154516,8764), 1 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (154551,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (154572,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (154593,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (154614,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (154618,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (154621,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (154632,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (154641,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (154647,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (154654,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (154658,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (154659,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (154665,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (154716,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (154740,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (154825,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 164264  inst.: 15074888 (ipc=92.5) sim_rate=179462 (inst/sec) elapsed = 0:0:01:24 / Fri Jul 27 11:34:03 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (158756,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (158843,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158879,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (158919,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (161577,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (161631,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (161780,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (161826,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 171264  inst.: 15231632 (ipc=89.5) sim_rate=179195 (inst/sec) elapsed = 0:0:01:25 / Fri Jul 27 11:34:04 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (162793,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (162844,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (162865,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (162901,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (163779,8764), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (163851,8764), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (163866,8764), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (163887,8764), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 163888
gpu_sim_insn = 14548864
gpu_ipc =      88.7732
gpu_tot_sim_cycle = 172652
gpu_tot_sim_insn = 15241344
gpu_tot_ipc =      88.2778
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11556
gpu_stall_icnt2sh    = 36627
gpu_total_sim_rate=179309

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 297717
	L1I_total_cache_misses = 733
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 28402, Miss = 14170, Miss_rate = 0.499, Pending_hits = 2626, Reservation_fails = 18051
	L1D_cache_core[1]: Access = 30207, Miss = 15118, Miss_rate = 0.500, Pending_hits = 2625, Reservation_fails = 17463
	L1D_cache_core[2]: Access = 30708, Miss = 15620, Miss_rate = 0.509, Pending_hits = 2622, Reservation_fails = 12074
	L1D_cache_core[3]: Access = 30743, Miss = 15919, Miss_rate = 0.518, Pending_hits = 2755, Reservation_fails = 19896
	L1D_cache_core[4]: Access = 39788, Miss = 20383, Miss_rate = 0.512, Pending_hits = 3683, Reservation_fails = 34882
	L1D_cache_core[5]: Access = 39788, Miss = 20378, Miss_rate = 0.512, Pending_hits = 3543, Reservation_fails = 39178
	L1D_cache_core[6]: Access = 39788, Miss = 20386, Miss_rate = 0.512, Pending_hits = 3548, Reservation_fails = 39160
	L1D_cache_core[7]: Access = 39101, Miss = 19880, Miss_rate = 0.508, Pending_hits = 3587, Reservation_fails = 39689
	L1D_cache_core[8]: Access = 39099, Miss = 20419, Miss_rate = 0.522, Pending_hits = 3522, Reservation_fails = 42558
	L1D_cache_core[9]: Access = 38602, Miss = 19965, Miss_rate = 0.517, Pending_hits = 3480, Reservation_fails = 43316
	L1D_cache_core[10]: Access = 38598, Miss = 19793, Miss_rate = 0.513, Pending_hits = 3528, Reservation_fails = 33598
	L1D_cache_core[11]: Access = 39788, Miss = 20359, Miss_rate = 0.512, Pending_hits = 3679, Reservation_fails = 34827
	L1D_cache_core[12]: Access = 39788, Miss = 20367, Miss_rate = 0.512, Pending_hits = 3574, Reservation_fails = 37073
	L1D_cache_core[13]: Access = 39788, Miss = 20374, Miss_rate = 0.512, Pending_hits = 3559, Reservation_fails = 36893
	L1D_cache_core[14]: Access = 38600, Miss = 19357, Miss_rate = 0.501, Pending_hits = 3594, Reservation_fails = 38277
	L1D_total_cache_accesses = 552788
	L1D_total_cache_misses = 282488
	L1D_total_cache_miss_rate = 0.5110
	L1D_total_cache_pending_hits = 49925
	L1D_total_cache_reservation_fails = 486935
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 1080
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.2185
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98893
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 844
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 260513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 388042
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 296984
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 733
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 
distro:
4547, 4547, 4547, 4547, 4547, 4547, 
gpgpu_n_tot_thrd_icount = 17128448
gpgpu_n_tot_w_icount = 535264
gpgpu_n_stall_shd_mem = 869611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21975
gpgpu_n_mem_write_global = 261000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3235200
gpgpu_n_store_insn = 1632000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 869611
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1067570	W0_Idle:44815	W0_Scoreboard:3097219	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72416	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:462848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 175800 {8:21975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16296000 {40:152000,72:72000,136:37000,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2988600 {136:21975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2088000 {8:261000,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 797 
averagemflatency = 189 
max_icnt2mem_latency = 407 
max_icnt2sh_latency = 172651 
mrq_lat_table:2489 	266 	746 	192 	220 	66 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	273831 	9049 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17097 	42636 	126746 	96055 	429 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8904 	11676 	1358 	51 	1 	0 	0 	0 	229 	747 	9577 	27608 	54928 	110082 	57829 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	324 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2945      1844      2657      2694      1277      1299      1294      7975         0         0         0         0         0         0         0         0 
dram[1]:      3076      3088      2702      2695      1273      1377      1872      8382         0         0         0         0         0         0         0         0 
dram[2]:      2941      3012      2702      2710      1269      1289      2367      8767         0         0         0         0         0         0         0         0 
dram[3]:      3071      3004      2707      2706      1302      1306      2782      9170         0         0         0         0         0         0         0         0 
dram[4]:      3029      2660      2706      2703      1506      1407      3163      9522         0         0         0         0         0         0         0         0 
dram[5]:      3054      2663      2714      2719      1345      1299      3567      9888         0         0         0         0         0         0         0         0 
dram[6]:      3296      2668      2657      2702      1310      1612      3964     10275         0         0         0         0         0         0         0         0 
dram[7]:      3487      2685      2665      2699      1378      1377      4320     10595         0         0         0         0         0         0         0         0 
dram[8]:      2945      2689      2661      2642      1809      1616      4761     10986         0         0         0         0         0         0         0         0 
dram[9]:      2971      2664      2673      2639      1361      1499      5205     11429         0         0         0         0         0         0         0         0 
dram[10]:      3096      2694      2688      2643      1291      1288      5593     11856         0         0         0         0         0         0         0         0 
dram[11]:      3022      2674      2681      2647      1785      1303      5963     12256         0         0         0         0         0         0         0         0 
dram[12]:      3041      2673      2677      2656      1307      1734      6382     12654         0         0         0         0         0         0         0         0 
dram[13]:      3022      2678      2677      2653      1307      1298      6773     13039         0         0         0         0         0         0         0         0 
dram[14]:      2930      2677      2689      2665      1659      1314      7138     13428         0         0         0         0         0         0         0         0 
dram[15]:      1625      2698      2684      2660      1491      1646      7553     13822         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 65.000000 33.000000  6.000000  4.000000 32.000000 32.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000  4.000000  4.000000 32.000000 32.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000  4.000000  4.000000 32.000000 32.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000  4.000000  4.000000 32.000000 32.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 62.000000  4.000000  4.000000 32.000000 32.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 62.000000  4.000000  4.000000 32.000000 32.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.500000 62.000000  4.000000  4.000000 32.000000 32.000000 26.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 33.000000 62.000000  4.000000  4.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.500000 62.000000  4.000000  4.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 62.000000  4.000000  4.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 62.000000  4.000000  6.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 62.000000  4.000000  6.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 62.000000  4.000000  6.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.500000 62.000000  4.000000  6.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 33.000000 62.000000  4.000000  6.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 33.000000 62.000000  4.000000  6.000000 32.000000 32.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3984/135 = 29.511110
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        34         6         4        32        32        26        24         0         0         0         0         0         0         0         0 
dram[1]:        32        32         4         4        32        32        26        24         0         0         0         0         0         0         0         0 
dram[2]:        32        32         4         4        32        32        26        24         0         0         0         0         0         0         0         0 
dram[3]:        32        32         4         4        32        32        26        24         0         0         0         0         0         0         0         0 
dram[4]:        32        32         4         4        32        32        26        24         0         0         0         0         0         0         0         0 
dram[5]:        32        32         4         4        32        32        26        24         0         0         0         0         0         0         0         0 
dram[6]:        33        32         4         4        32        32        26        24         0         0         0         0         0         0         0         0 
dram[7]:        34        32         4         4        32        32        24        24         0         0         0         0         0         0         0         0 
dram[8]:        33        32         4         4        32        32        24        24         0         0         0         0         0         0         0         0 
dram[9]:        32        32         4         4        32        32        24        24         0         0         0         0         0         0         0         0 
dram[10]:        32        32         4         6        32        32        24        24         0         0         0         0         0         0         0         0 
dram[11]:        32        32         4         6        32        32        24        24         0         0         0         0         0         0         0         0 
dram[12]:        32        32         4         6        32        32        24        24         0         0         0         0         0         0         0         0 
dram[13]:        33        32         4         6        32        32        24        24         0         0         0         0         0         0         0         0 
dram[14]:        34        32         4         6        32        32        24        24         0         0         0         0         0         0         0         0 
dram[15]:        34        32         4         6        32        32        24        24         0         0         0         0         0         0         0         0 
total reads: 2984
min_bank_accesses = 0!
chip skew: 191/184 = 1.04
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 64/62 = 1.03
average mf latency per bank:
dram[0]:        169       128    133405    221109     31213      2324      3759      3507    none      none      none      none      none      none      none      none  
dram[1]:        131       133    230922    269478     35991      2217      3557      3453    none      none      none      none      none      none      none      none  
dram[2]:        131       132    225567    264788     30509      2019      3504      3506    none      none      none      none      none      none      none      none  
dram[3]:        129       132    197053    207534     32336      2688      3507      3418    none      none      none      none      none      none      none      none  
dram[4]:        130       139    257951    254718     37737      2309      3544      3518    none      none      none      none      none      none      none      none  
dram[5]:        131       135    253034    248546     30928      1776      3491      3474    none      none      none      none      none      none      none      none  
dram[6]:        130       137    203159    241978     27831      1845      3467      3460    none      none      none      none      none      none      none      none  
dram[7]:        127       138    229619    269564     33650      2533      3421      3483    none      none      none      none      none      none      none      none  
dram[8]:        128       138    267660    266604     33460      2449      3509      3512    none      none      none      none      none      none      none      none  
dram[9]:        131       136    226933    215548     29243      1909      3457      3433    none      none      none      none      none      none      none      none  
dram[10]:        131       136    245912    306248     35201      2004      3536      3537    none      none      none      none      none      none      none      none  
dram[11]:        131       140    291516    330422     34733      2452      3513      3517    none      none      none      none      none      none      none      none  
dram[12]:        132       136    236125    296250      2336      2466      3463      3506    none      none      none      none      none      none      none      none  
dram[13]:        131       139    205749    336223      1809      1747      3456      3405    none      none      none      none      none      none      none      none  
dram[14]:        129       136    247248    356414      1723      1901      3483      3450    none      none      none      none      none      none      none      none  
dram[15]:        127       142    240156    315744      2501      2327      3470      3452    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       294       572       586       533       545       632       332         0         0         0         0         0         0         0         0
dram[1]:        301       309       429       477       477       424       509       356         0         0         0         0         0         0         0         0
dram[2]:        296       320       338       392       472       431       360       345         0         0         0         0         0         0         0         0
dram[3]:        281       291       345       324       472       427       334       345         0         0         0         0         0         0         0         0
dram[4]:        294       316       374       401       490       399       403       333         0         0         0         0         0         0         0         0
dram[5]:        287       286       321       400       487       397       339       351         0         0         0         0         0         0         0         0
dram[6]:        305       320       380       514       401       376       380       323         0         0         0         0         0         0         0         0
dram[7]:        307       375       533       511       522       472       337       331         0         0         0         0         0         0         0         0
dram[8]:        286       403       550       752       797       744       344       342         0         0         0         0         0         0         0         0
dram[9]:        291       335       399       492       498       518       352       335         0         0         0         0         0         0         0         0
dram[10]:        285       322       514       642       642       627       363       368         0         0         0         0         0         0         0         0
dram[11]:        300       377       456       532       488       608       349       352         0         0         0         0         0         0         0         0
dram[12]:        301       289       398       504       520       393       351       342         0         0         0         0         0         0         0         0
dram[13]:        321       380       397       511       450       380       331       337         0         0         0         0         0         0         0         0
dram[14]:        326       296       414       557       357       430       337       350         0         0         0         0         0         0         0         0
dram[15]:        291       400       434       508       501       350       369       346         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130940 n_act=10 n_pre=2 n_req=255 n_rd=382 n_write=128 bw_util=0.007759
n_activity=2392 dram_eff=0.4264
bk0: 66a 130769i bk1: 68a 130770i bk2: 12a 131413i bk3: 8a 131432i bk4: 64a 131308i bk5: 64a 131307i bk6: 52a 131334i bk7: 48a 131358i bk8: 0a 131460i bk9: 0a 131461i bk10: 0a 131461i bk11: 0a 131461i bk12: 0a 131461i bk13: 0a 131462i bk14: 0a 131462i bk15: 0a 131462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00595609
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130954 n_act=8 n_pre=0 n_req=250 n_rd=372 n_write=128 bw_util=0.007607
n_activity=2353 dram_eff=0.425
bk0: 64a 130811i bk1: 64a 130779i bk2: 8a 131436i bk3: 8a 131433i bk4: 64a 131321i bk5: 64a 131328i bk6: 52a 131350i bk7: 48a 131358i bk8: 0a 131459i bk9: 0a 131459i bk10: 0a 131460i bk11: 0a 131461i bk12: 0a 131462i bk13: 0a 131463i bk14: 0a 131463i bk15: 0a 131463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0058496
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130954 n_act=8 n_pre=0 n_req=250 n_rd=372 n_write=128 bw_util=0.007607
n_activity=2331 dram_eff=0.429
bk0: 64a 130819i bk1: 64a 130749i bk2: 8a 131437i bk3: 8a 131430i bk4: 64a 131318i bk5: 64a 131327i bk6: 52a 131350i bk7: 48a 131357i bk8: 0a 131459i bk9: 0a 131459i bk10: 0a 131460i bk11: 0a 131462i bk12: 0a 131462i bk13: 0a 131463i bk14: 0a 131463i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0051726
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130954 n_act=8 n_pre=0 n_req=250 n_rd=372 n_write=128 bw_util=0.007607
n_activity=2354 dram_eff=0.4248
bk0: 64a 130832i bk1: 64a 130775i bk2: 8a 131434i bk3: 8a 131437i bk4: 64a 131325i bk5: 64a 131318i bk6: 52a 131352i bk7: 48a 131359i bk8: 0a 131460i bk9: 0a 131460i bk10: 0a 131460i bk11: 0a 131460i bk12: 0a 131460i bk13: 0a 131461i bk14: 0a 131463i bk15: 0a 131463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00340783
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130958 n_act=8 n_pre=0 n_req=248 n_rd=372 n_write=124 bw_util=0.007546
n_activity=2311 dram_eff=0.4293
bk0: 64a 130841i bk1: 64a 130773i bk2: 8a 131430i bk3: 8a 131426i bk4: 64a 131326i bk5: 64a 131328i bk6: 52a 131351i bk7: 48a 131358i bk8: 0a 131459i bk9: 0a 131460i bk10: 0a 131460i bk11: 0a 131461i bk12: 0a 131463i bk13: 0a 131463i bk14: 0a 131463i bk15: 0a 131463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00489875
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130958 n_act=8 n_pre=0 n_req=248 n_rd=372 n_write=124 bw_util=0.007546
n_activity=2358 dram_eff=0.4207
bk0: 64a 130843i bk1: 64a 130847i bk2: 8a 131437i bk3: 8a 131438i bk4: 64a 131328i bk5: 64a 131323i bk6: 52a 131351i bk7: 48a 131356i bk8: 0a 131460i bk9: 0a 131461i bk10: 0a 131461i bk11: 0a 131462i bk12: 0a 131462i bk13: 0a 131463i bk14: 0a 131463i bk15: 0a 131463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00322527
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130954 n_act=9 n_pre=1 n_req=249 n_rd=374 n_write=124 bw_util=0.007576
n_activity=2338 dram_eff=0.426
bk0: 66a 130803i bk1: 64a 130825i bk2: 8a 131424i bk3: 8a 131433i bk4: 64a 131325i bk5: 64a 131319i bk6: 52a 131350i bk7: 48a 131353i bk8: 0a 131459i bk9: 0a 131462i bk10: 0a 131463i bk11: 0a 131464i bk12: 0a 131464i bk13: 0a 131464i bk14: 0a 131464i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00470858
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130956 n_act=9 n_pre=1 n_req=248 n_rd=372 n_write=124 bw_util=0.007546
n_activity=2341 dram_eff=0.4238
bk0: 68a 130808i bk1: 64a 130849i bk2: 8a 131424i bk3: 8a 131429i bk4: 64a 131315i bk5: 64a 131328i bk6: 48a 131358i bk7: 48a 131353i bk8: 0a 131460i bk9: 0a 131461i bk10: 0a 131461i bk11: 0a 131463i bk12: 0a 131463i bk13: 0a 131464i bk14: 0a 131464i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00347629
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130958 n_act=9 n_pre=1 n_req=247 n_rd=370 n_write=124 bw_util=0.007515
n_activity=2338 dram_eff=0.4226
bk0: 66a 130826i bk1: 64a 130840i bk2: 8a 131437i bk3: 8a 131434i bk4: 64a 131323i bk5: 64a 131321i bk6: 48a 131357i bk7: 48a 131358i bk8: 0a 131459i bk9: 0a 131459i bk10: 0a 131460i bk11: 0a 131461i bk12: 0a 131462i bk13: 0a 131462i bk14: 0a 131462i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00307313
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130962 n_act=8 n_pre=0 n_req=246 n_rd=368 n_write=124 bw_util=0.007485
n_activity=2290 dram_eff=0.4297
bk0: 64a 130806i bk1: 64a 130831i bk2: 8a 131434i bk3: 8a 131423i bk4: 64a 131322i bk5: 64a 131321i bk6: 48a 131352i bk7: 48a 131351i bk8: 0a 131459i bk9: 0a 131459i bk10: 0a 131460i bk11: 0a 131460i bk12: 0a 131462i bk13: 0a 131462i bk14: 0a 131463i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385663
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130958 n_act=8 n_pre=0 n_req=248 n_rd=372 n_write=124 bw_util=0.007546
n_activity=2298 dram_eff=0.4317
bk0: 64a 130804i bk1: 64a 130806i bk2: 8a 131438i bk3: 12a 131406i bk4: 64a 131305i bk5: 64a 131323i bk6: 48a 131358i bk7: 48a 131358i bk8: 0a 131459i bk9: 0a 131460i bk10: 0a 131460i bk11: 0a 131460i bk12: 0a 131460i bk13: 0a 131461i bk14: 0a 131461i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00388705
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130958 n_act=8 n_pre=0 n_req=248 n_rd=372 n_write=124 bw_util=0.007546
n_activity=2302 dram_eff=0.4309
bk0: 64a 130799i bk1: 64a 130813i bk2: 8a 131431i bk3: 12a 131417i bk4: 64a 131322i bk5: 64a 131320i bk6: 48a 131357i bk7: 48a 131356i bk8: 0a 131458i bk9: 0a 131458i bk10: 0a 131460i bk11: 0a 131460i bk12: 0a 131462i bk13: 0a 131463i bk14: 0a 131464i bk15: 0a 131465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00496722
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130958 n_act=8 n_pre=0 n_req=248 n_rd=372 n_write=124 bw_util=0.007546
n_activity=2340 dram_eff=0.4239
bk0: 64a 130810i bk1: 64a 130825i bk2: 8a 131435i bk3: 12a 131428i bk4: 64a 131328i bk5: 64a 131328i bk6: 48a 131358i bk7: 48a 131358i bk8: 0a 131459i bk9: 0a 131461i bk10: 0a 131461i bk11: 0a 131461i bk12: 0a 131462i bk13: 0a 131462i bk14: 0a 131463i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00418372
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130954 n_act=9 n_pre=1 n_req=249 n_rd=374 n_write=124 bw_util=0.007576
n_activity=2342 dram_eff=0.4253
bk0: 66a 130803i bk1: 64a 130815i bk2: 8a 131422i bk3: 12a 131421i bk4: 64a 131316i bk5: 64a 131327i bk6: 48a 131358i bk7: 48a 131357i bk8: 0a 131459i bk9: 0a 131459i bk10: 0a 131460i bk11: 0a 131463i bk12: 0a 131463i bk13: 0a 131463i bk14: 0a 131463i bk15: 0a 131463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00559097
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130952 n_act=9 n_pre=1 n_req=250 n_rd=376 n_write=124 bw_util=0.007607
n_activity=2371 dram_eff=0.4218
bk0: 68a 130810i bk1: 64a 130847i bk2: 8a 131439i bk3: 12a 131410i bk4: 64a 131327i bk5: 64a 131328i bk6: 48a 131359i bk7: 48a 131358i bk8: 0a 131460i bk9: 0a 131460i bk10: 0a 131461i bk11: 0a 131462i bk12: 0a 131462i bk13: 0a 131462i bk14: 0a 131462i bk15: 0a 131463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00457166
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=131462 n_nop=130952 n_act=9 n_pre=1 n_req=250 n_rd=376 n_write=124 bw_util=0.007607
n_activity=2359 dram_eff=0.4239
bk0: 68a 130830i bk1: 64a 130799i bk2: 8a 131436i bk3: 12a 131412i bk4: 64a 131325i bk5: 64a 131328i bk6: 48a 131354i bk7: 48a 131356i bk8: 0a 131460i bk9: 0a 131461i bk10: 0a 131461i bk11: 0a 131462i bk12: 0a 131462i bk13: 0a 131462i bk14: 0a 131463i bk15: 0a 131464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0052867

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15533, Miss = 191, Miss_rate = 0.012, Pending_hits = 230, Reservation_fails = 1629
L2_cache_bank[1]: Access = 18448, Miss = 186, Miss_rate = 0.010, Pending_hits = 234, Reservation_fails = 1551
L2_cache_bank[2]: Access = 17431, Miss = 186, Miss_rate = 0.011, Pending_hits = 218, Reservation_fails = 2057
L2_cache_bank[3]: Access = 15573, Miss = 186, Miss_rate = 0.012, Pending_hits = 229, Reservation_fails = 1634
L2_cache_bank[4]: Access = 18459, Miss = 186, Miss_rate = 0.010, Pending_hits = 237, Reservation_fails = 1848
L2_cache_bank[5]: Access = 17356, Miss = 186, Miss_rate = 0.011, Pending_hits = 223, Reservation_fails = 1682
L2_cache_bank[6]: Access = 15408, Miss = 187, Miss_rate = 0.012, Pending_hits = 222, Reservation_fails = 1775
L2_cache_bank[7]: Access = 17524, Miss = 186, Miss_rate = 0.011, Pending_hits = 228, Reservation_fails = 1872
L2_cache_bank[8]: Access = 18475, Miss = 185, Miss_rate = 0.010, Pending_hits = 236, Reservation_fails = 2129
L2_cache_bank[9]: Access = 15353, Miss = 184, Miss_rate = 0.012, Pending_hits = 229, Reservation_fails = 1654
L2_cache_bank[10]: Access = 21825, Miss = 186, Miss_rate = 0.009, Pending_hits = 230, Reservation_fails = 1987
L2_cache_bank[11]: Access = 23944, Miss = 186, Miss_rate = 0.008, Pending_hits = 244, Reservation_fails = 1667
L2_cache_bank[12]: Access = 16531, Miss = 186, Miss_rate = 0.011, Pending_hits = 241, Reservation_fails = 2058
L2_cache_bank[13]: Access = 16324, Miss = 187, Miss_rate = 0.011, Pending_hits = 254, Reservation_fails = 1544
L2_cache_bank[14]: Access = 17845, Miss = 188, Miss_rate = 0.011, Pending_hits = 238, Reservation_fails = 1545
L2_cache_bank[15]: Access = 17042, Miss = 188, Miss_rate = 0.011, Pending_hits = 237, Reservation_fails = 1496
L2_total_cache_accesses = 283071
L2_total_cache_misses = 2984
L2_total_cache_miss_rate = 0.0105
L2_total_cache_pending_hits = 3730
L2_total_cache_reservation_fails = 28128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27813
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 315
L2_cache_data_port_util = 0.183
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=371325
icnt_total_pkts_simt_to_mem=727071
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8682
	minimum = 6
	maximum = 396
Network latency average = 12.2193
	minimum = 6
	maximum = 319
Slowest packet = 4300
Flit latency average = 12.3821
	minimum = 6
	maximum = 309
Slowest flit = 12831
Fragmentation average = 0.00143284
	minimum = 0
	maximum = 223
Injected packet rate average = 0.110995
	minimum = 0.0866506 (at node 0)
	maximum = 0.145685 (at node 26)
Accepted packet rate average = 0.110995
	minimum = 0.0866506 (at node 0)
	maximum = 0.145685 (at node 26)
Injected flit rate average = 0.214883
	minimum = 0.124628 (at node 24)
	maximum = 0.332099 (at node 6)
Accepted flit rate average= 0.214883
	minimum = 0.115951 (at node 0)
	maximum = 0.405008 (at node 26)
Injected packet length average = 1.93597
Accepted packet length average = 1.93597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1902 (2 samples)
	minimum = 6 (2 samples)
	maximum = 261.5 (2 samples)
Network latency average = 11.0269 (2 samples)
	minimum = 6 (2 samples)
	maximum = 211 (2 samples)
Flit latency average = 10.4021 (2 samples)
	minimum = 6 (2 samples)
	maximum = 204 (2 samples)
Fragmentation average = 0.000716421 (2 samples)
	minimum = 0 (2 samples)
	maximum = 111.5 (2 samples)
Injected packet rate average = 0.0595979 (2 samples)
	minimum = 0.0433253 (2 samples)
	maximum = 0.0981733 (2 samples)
Accepted packet rate average = 0.0595979 (2 samples)
	minimum = 0.0433253 (2 samples)
	maximum = 0.0981733 (2 samples)
Injected flit rate average = 0.119731 (2 samples)
	minimum = 0.0623139 (2 samples)
	maximum = 0.282663 (2 samples)
Accepted flit rate average = 0.119731 (2 samples)
	minimum = 0.0579756 (2 samples)
	maximum = 0.237762 (2 samples)
Injected packet size average = 2.00899 (2 samples)
Accepted packet size average = 2.00899 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 25 sec (85 sec)
gpgpu_simulation_rate = 179309 (inst/sec)
gpgpu_simulation_rate = 2031 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404140 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,172652)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,172652)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,172652)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,172652)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,172652)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1606,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1611,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1615,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1623,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1660,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1663,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1672,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1692,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1694,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1694,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1696,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1698,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1706,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1706,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1710,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1716,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1723,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1737,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1760,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1782,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1788,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1794,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1814,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1822,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1828,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1830,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1832,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1834,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1848,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1848,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1853,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1861,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1868,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1878,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1885,172652), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1894,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1900,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1906,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1908,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1910,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1921,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1921,172652), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1921,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1930,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1930,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1931,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1938,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1938,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1938,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1950,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1956,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1995,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2020,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2026,172652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2037,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2043,172652), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 7.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2044
gpu_sim_insn = 116864
gpu_ipc =      57.1742
gpu_tot_sim_cycle = 174696
gpu_tot_sim_insn = 15358208
gpu_tot_ipc =      87.9139
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13890
gpu_stall_icnt2sh    = 41341
gpu_total_sim_rate=180684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 300069
	L1I_total_cache_misses = 1069
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 28488, Miss = 14210, Miss_rate = 0.499, Pending_hits = 2634, Reservation_fails = 18366
	L1D_cache_core[1]: Access = 30293, Miss = 15158, Miss_rate = 0.500, Pending_hits = 2633, Reservation_fails = 17793
	L1D_cache_core[2]: Access = 30794, Miss = 15660, Miss_rate = 0.509, Pending_hits = 2630, Reservation_fails = 12441
	L1D_cache_core[3]: Access = 30823, Miss = 15956, Miss_rate = 0.518, Pending_hits = 2762, Reservation_fails = 20233
	L1D_cache_core[4]: Access = 39870, Miss = 20422, Miss_rate = 0.512, Pending_hits = 3689, Reservation_fails = 35200
	L1D_cache_core[5]: Access = 39870, Miss = 20417, Miss_rate = 0.512, Pending_hits = 3549, Reservation_fails = 39502
	L1D_cache_core[6]: Access = 39870, Miss = 20424, Miss_rate = 0.512, Pending_hits = 3556, Reservation_fails = 39464
	L1D_cache_core[7]: Access = 39187, Miss = 19920, Miss_rate = 0.508, Pending_hits = 3595, Reservation_fails = 40009
	L1D_cache_core[8]: Access = 39185, Miss = 20459, Miss_rate = 0.522, Pending_hits = 3530, Reservation_fails = 42840
	L1D_cache_core[9]: Access = 38688, Miss = 20005, Miss_rate = 0.517, Pending_hits = 3488, Reservation_fails = 43585
	L1D_cache_core[10]: Access = 38680, Miss = 19831, Miss_rate = 0.513, Pending_hits = 3535, Reservation_fails = 33871
	L1D_cache_core[11]: Access = 39848, Miss = 20387, Miss_rate = 0.512, Pending_hits = 3684, Reservation_fails = 34844
	L1D_cache_core[12]: Access = 39846, Miss = 20395, Miss_rate = 0.512, Pending_hits = 3578, Reservation_fails = 37073
	L1D_cache_core[13]: Access = 39848, Miss = 20403, Miss_rate = 0.512, Pending_hits = 3563, Reservation_fails = 36893
	L1D_cache_core[14]: Access = 38666, Miss = 19388, Miss_rate = 0.501, Pending_hits = 3600, Reservation_fails = 38311
	L1D_total_cache_accesses = 553956
	L1D_total_cache_misses = 283035
	L1D_total_cache_miss_rate = 0.5109
	L1D_total_cache_pending_hits = 50026
	L1D_total_cache_reservation_fails = 490425
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 1528
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.1545
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 102082
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1292
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 260513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 388343
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 299000
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1069
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4582, 4582, 4582, 4582, 4582, 4582, 35, 35, 
gpgpu_n_tot_thrd_icount = 17253888
gpgpu_n_tot_w_icount = 539184
gpgpu_n_stall_shd_mem = 873933
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22522
gpgpu_n_mem_write_global = 261520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3241600
gpgpu_n_store_insn = 1635200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 873933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1072937	W0_Idle:76847	W0_Scoreboard:3112762	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72640	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466544
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 180176 {8:22522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16328320 {40:152304,72:72144,136:37072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1008 {8:126,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3062992 {136:22522,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2092160 {8:261520,}
traffic_breakdown_memtocore[INST_ACC_R] = 17136 {136:126,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 797 
averagemflatency = 189 
max_icnt2mem_latency = 407 
max_icnt2sh_latency = 174695 
mrq_lat_table:2550 	275 	751 	218 	225 	66 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	274361 	9526 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17315 	42959 	127225 	96127 	448 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8919 	11974 	1557 	86 	1 	0 	0 	0 	229 	747 	9577 	27608 	54928 	110082 	58349 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	326 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0        26        24         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        26        24         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0        26        24         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0        26        24         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        26        24         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0        26        24         0         0         0         0         0         0         0         0 
dram[6]:        64         0         0         0         0         0        26        24         0         0         0         0         0         0         0         0 
dram[7]:        64         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[8]:        64         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[11]:        64         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[12]:        64         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0        24        24         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2945      1844      2657      2694      1277      1299      1294      7975         0         0         0         0         0         0         0         0 
dram[1]:      3076      3088      2702      2695      1273      1377      1872      8382         0         0         0         0         0         0         0         0 
dram[2]:      2941      3012      2702      2710      1269      1289      2367      8767         0         0         0         0         0         0         0         0 
dram[3]:      3071      3004      2707      2706      1302      1306      2782      9170         0         0         0         0         0         0         0         0 
dram[4]:      3029      2660      2706      2703      1506      1407      3163      9522         0         0         0         0         0         0         0         0 
dram[5]:      3054      2663      2714      2719      1345      1299      3567      9888         0         0         0         0         0         0         0         0 
dram[6]:      3296      2668      2657      2702      1310      1612      3964     10275         0         0         0         0         0         0         0         0 
dram[7]:      3487      2685      2665      2699      1378      1377      4320     10595         0         0         0         0         0         0         0         0 
dram[8]:      2945      2689      2661      2642      1809      1616      4761     10986         0         0         0         0         0         0         0         0 
dram[9]:      2971      2664      2673      2639      1361      1499      5205     11429         0         0         0         0         0         0         0         0 
dram[10]:      3096      2694      2688      2643      1291      1288      5593     11856         0         0         0         0         0         0         0         0 
dram[11]:      3022      2674      2681      2647      1785      1303      5963     12256         0         0         0         0         0         0         0         0 
dram[12]:      3041      2673      2677      2656      1307      1734      6382     12654         0         0         0         0         0         0         0         0 
dram[13]:      3022      2678      2677      2653      1307      1298      6773     13039         0         0         0         0         0         0         0         0 
dram[14]:      2930      2677      2689      2665      1659      1314      7138     13428         0         0         0         0         0         0         0         0 
dram[15]:      1625      2698      2684      2660      1491      1646      7553     13822         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 65.000000 33.000000  6.000000  4.000000 32.000000 32.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000  4.000000  4.000000 32.000000 32.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000  4.000000  4.000000 32.000000 32.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000  4.000000  4.000000 32.000000 32.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 62.000000  4.000000  4.000000 32.000000 32.000000 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 62.000000  4.000000  4.000000 32.000000 32.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.500000 62.000000  4.000000  4.000000 32.000000 32.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 33.000000 62.000000  4.000000  4.000000 32.000000 32.000000 14.000000 13.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.500000 62.000000  4.000000  4.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 62.000000  4.000000  4.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 62.000000  4.000000  6.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.500000 62.000000  4.000000  6.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 33.000000 62.000000  4.000000  6.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.500000 62.000000  4.000000  6.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 33.000000 62.000000  4.000000  6.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 33.000000 62.000000  4.000000  6.000000 32.000000 32.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4090/169 = 24.201183
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        34         6         4        32        32        28        28         0         0         0         0         0         0         0         0 
dram[1]:        32        32         4         4        32        32        28        28         0         0         0         0         0         0         0         0 
dram[2]:        32        32         4         4        32        32        28        28         0         0         0         0         0         0         0         0 
dram[3]:        32        32         4         4        32        32        28        28         0         0         0         0         0         0         0         0 
dram[4]:        32        32         4         4        32        32        28        30         0         0         0         0         0         0         0         0 
dram[5]:        32        32         4         4        32        32        30        28         0         0         0         0         0         0         0         0 
dram[6]:        33        32         4         4        32        32        30        28         0         0         0         0         0         0         0         0 
dram[7]:        34        32         4         4        32        32        28        27         0         0         0         0         0         0         0         0 
dram[8]:        33        32         4         4        32        32        28        26         0         0         0         0         0         0         0         0 
dram[9]:        32        32         4         4        32        32        28        26         0         0         0         0         0         0         0         0 
dram[10]:        32        32         4         6        32        32        28        26         0         0         0         0         0         0         0         0 
dram[11]:        33        32         4         6        32        32        28        26         0         0         0         0         0         0         0         0 
dram[12]:        34        32         4         6        32        32        28        26         0         0         0         0         0         0         0         0 
dram[13]:        33        32         4         6        32        32        28        26         0         0         0         0         0         0         0         0 
dram[14]:        34        32         4         6        32        32        28        26         0         0         0         0         0         0         0         0 
dram[15]:        34        32         4         6        32        32        28        26         0         0         0         0         0         0         0         0 
total reads: 3090
min_bank_accesses = 0!
chip skew: 197/190 = 1.04
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 64/62 = 1.03
average mf latency per bank:
dram[0]:        169       128    133405    221109     31213      2324      3691      3368    none      none      none      none      none      none      none      none  
dram[1]:        131       133    230922    269478     35991      2217      3530      3407    none      none      none      none      none      none      none      none  
dram[2]:        131       132    225567    264788     30509      2019      3468      3373    none      none      none      none      none      none      none      none  
dram[3]:        129       132    197053    207534     32336      2688      3451      3252    none      none      none      none      none      none      none      none  
dram[4]:        130       139    257951    254718     37737      2309      3587      3733    none      none      none      none      none      none      none      none  
dram[5]:        131       135    253034    248546     30928      1776      3379      3453    none      none      none      none      none      none      none      none  
dram[6]:        130       137    203159    241978     27831      1845      3422      3373    none      none      none      none      none      none      none      none  
dram[7]:        127       138    229619    269564     33650      2533      3275      3384    none      none      none      none      none      none      none      none  
dram[8]:        128       138    267660    266604     33460      2449      3423      3483    none      none      none      none      none      none      none      none  
dram[9]:        131       136    226933    215548     29243      1909      3322      3340    none      none      none      none      none      none      none      none  
dram[10]:        131       136    245912    306248     35201      2004      3467      3433    none      none      none      none      none      none      none      none  
dram[11]:        129       140    291516    330422     34733      2452      3446      3482    none      none      none      none      none      none      none      none  
dram[12]:        128       136    236125    296250      2336      2466      3379      3505    none      none      none      none      none      none      none      none  
dram[13]:        131       139    205749    336223      1809      1747      3381      3357    none      none      none      none      none      none      none      none  
dram[14]:        129       136    247248    356414      1723      1901      3385      3425    none      none      none      none      none      none      none      none  
dram[15]:        127       142    240156    315744      2501      2327      3366      3465    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       294       572       586       533       545       632       556         0         0         0         0         0         0         0         0
dram[1]:        301       309       429       477       477       424       509       521         0         0         0         0         0         0         0         0
dram[2]:        296       320       338       392       472       431       480       415         0         0         0         0         0         0         0         0
dram[3]:        281       291       345       324       472       427       448       410         0         0         0         0         0         0         0         0
dram[4]:        294       316       374       401       490       399       611       620         0         0         0         0         0         0         0         0
dram[5]:        287       286       321       400       487       397       544       550         0         0         0         0         0         0         0         0
dram[6]:        305       320       380       514       401       376       563       569         0         0         0         0         0         0         0         0
dram[7]:        307       375       533       511       522       472       409       444         0         0         0         0         0         0         0         0
dram[8]:        286       403       550       752       797       744       488       452         0         0         0         0         0         0         0         0
dram[9]:        291       335       399       492       498       518       381       335         0         0         0         0         0         0         0         0
dram[10]:        285       322       514       642       642       627       504       368         0         0         0         0         0         0         0         0
dram[11]:        300       377       456       532       488       608       515       454         0         0         0         0         0         0         0         0
dram[12]:        301       289       398       504       520       393       559       561         0         0         0         0         0         0         0         0
dram[13]:        321       380       397       511       450       380       524       482         0         0         0         0         0         0         0         0
dram[14]:        326       296       414       557       357       430       523       453         0         0         0         0         0         0         0         0
dram[15]:        291       400       434       508       501       350       501       532         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132480 n_act=12 n_pre=4 n_req=261 n_rd=394 n_write=128 bw_util=0.007849
n_activity=2439 dram_eff=0.428
bk0: 66a 132325i bk1: 68a 132326i bk2: 12a 132970i bk3: 8a 132989i bk4: 64a 132865i bk5: 64a 132865i bk6: 56a 132870i bk7: 56a 132882i bk8: 0a 133014i bk9: 0a 133016i bk10: 0a 133016i bk11: 0a 133016i bk12: 0a 133016i bk13: 0a 133017i bk14: 0a 133018i bk15: 0a 133018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00600671
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=10 n_pre=2 n_req=256 n_rd=384 n_write=128 bw_util=0.007698
n_activity=2406 dram_eff=0.4256
bk0: 64a 132367i bk1: 64a 132335i bk2: 8a 132992i bk3: 8a 132991i bk4: 64a 132879i bk5: 64a 132886i bk6: 56a 132888i bk7: 56a 132889i bk8: 0a 133013i bk9: 0a 133013i bk10: 0a 133014i bk11: 0a 133016i bk12: 0a 133017i bk13: 0a 133019i bk14: 0a 133019i bk15: 0a 133019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00593153
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=10 n_pre=2 n_req=256 n_rd=384 n_write=128 bw_util=0.007698
n_activity=2387 dram_eff=0.429
bk0: 64a 132375i bk1: 64a 132305i bk2: 8a 132995i bk3: 8a 132988i bk4: 64a 132876i bk5: 64a 132885i bk6: 56a 132892i bk7: 56a 132886i bk8: 0a 133013i bk9: 0a 133013i bk10: 0a 133014i bk11: 0a 133016i bk12: 0a 133017i bk13: 0a 133018i bk14: 0a 133019i bk15: 0a 133020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00514968
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=10 n_pre=2 n_req=256 n_rd=384 n_write=128 bw_util=0.007698
n_activity=2405 dram_eff=0.4258
bk0: 64a 132388i bk1: 64a 132331i bk2: 8a 132991i bk3: 8a 132994i bk4: 64a 132883i bk5: 64a 132876i bk6: 56a 132891i bk7: 56a 132886i bk8: 0a 133014i bk9: 0a 133014i bk10: 0a 133014i bk11: 0a 133014i bk12: 0a 133016i bk13: 0a 133017i bk14: 0a 133019i bk15: 0a 133019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00348825
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=10 n_pre=2 n_req=256 n_rd=388 n_write=124 bw_util=0.007698
n_activity=2377 dram_eff=0.4308
bk0: 64a 132398i bk1: 64a 132330i bk2: 8a 132987i bk3: 8a 132983i bk4: 64a 132883i bk5: 64a 132886i bk6: 56a 132890i bk7: 60a 132866i bk8: 0a 133013i bk9: 0a 133015i bk10: 0a 133015i bk11: 0a 133016i bk12: 0a 133018i bk13: 0a 133018i bk14: 0a 133018i bk15: 0a 133018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00496173
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=10 n_pre=2 n_req=256 n_rd=388 n_write=124 bw_util=0.007698
n_activity=2417 dram_eff=0.4237
bk0: 64a 132399i bk1: 64a 132403i bk2: 8a 132994i bk3: 8a 132995i bk4: 64a 132885i bk5: 64a 132880i bk6: 60a 132878i bk7: 56a 132878i bk8: 0a 133014i bk9: 0a 133015i bk10: 0a 133016i bk11: 0a 133017i bk12: 0a 133018i bk13: 0a 133019i bk14: 0a 133019i bk15: 0a 133019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00348073
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132490 n_act=11 n_pre=3 n_req=257 n_rd=390 n_write=124 bw_util=0.007728
n_activity=2399 dram_eff=0.4285
bk0: 66a 132359i bk1: 64a 132382i bk2: 8a 132981i bk3: 8a 132990i bk4: 64a 132882i bk5: 64a 132876i bk6: 60a 132877i bk7: 56a 132879i bk8: 0a 133012i bk9: 0a 133016i bk10: 0a 133018i bk11: 0a 133019i bk12: 0a 133019i bk13: 0a 133020i bk14: 0a 133020i bk15: 0a 133020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00484145
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=11 n_pre=3 n_req=255 n_rd=386 n_write=124 bw_util=0.007668
n_activity=2394 dram_eff=0.4261
bk0: 68a 132365i bk1: 64a 132406i bk2: 8a 132981i bk3: 8a 132986i bk4: 64a 132872i bk5: 64a 132885i bk6: 56a 132885i bk7: 54a 132883i bk8: 0a 133013i bk9: 0a 133015i bk10: 0a 133016i bk11: 0a 133018i bk12: 0a 133018i bk13: 0a 133019i bk14: 0a 133019i bk15: 0a 133021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00357846
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132498 n_act=11 n_pre=3 n_req=253 n_rd=382 n_write=124 bw_util=0.007608
n_activity=2396 dram_eff=0.4224
bk0: 66a 132382i bk1: 64a 132396i bk2: 8a 132993i bk3: 8a 132990i bk4: 64a 132881i bk5: 64a 132879i bk6: 56a 132887i bk7: 52a 132898i bk8: 0a 133013i bk9: 0a 133013i bk10: 0a 133015i bk11: 0a 133016i bk12: 0a 133018i bk13: 0a 133018i bk14: 0a 133018i bk15: 0a 133020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00314995
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132502 n_act=10 n_pre=2 n_req=252 n_rd=380 n_write=124 bw_util=0.007578
n_activity=2345 dram_eff=0.4299
bk0: 64a 132362i bk1: 64a 132387i bk2: 8a 132990i bk3: 8a 132979i bk4: 64a 132879i bk5: 64a 132878i bk6: 56a 132882i bk7: 52a 132890i bk8: 0a 133013i bk9: 0a 133013i bk10: 0a 133016i bk11: 0a 133016i bk12: 0a 133018i bk13: 0a 133018i bk14: 0a 133019i bk15: 0a 133020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392428
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132498 n_act=10 n_pre=2 n_req=254 n_rd=384 n_write=124 bw_util=0.007638
n_activity=2352 dram_eff=0.432
bk0: 64a 132360i bk1: 64a 132362i bk2: 8a 132994i bk3: 12a 132962i bk4: 64a 132862i bk5: 64a 132880i bk6: 56a 132885i bk7: 52a 132896i bk8: 0a 133013i bk9: 0a 133015i bk10: 0a 133016i bk11: 0a 133016i bk12: 0a 133016i bk13: 0a 133017i bk14: 0a 133017i bk15: 0a 133020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00403705
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=11 n_pre=3 n_req=255 n_rd=386 n_write=124 bw_util=0.007668
n_activity=2377 dram_eff=0.4291
bk0: 66a 132344i bk1: 64a 132368i bk2: 8a 132987i bk3: 12a 132973i bk4: 64a 132878i bk5: 64a 132877i bk6: 56a 132888i bk7: 52a 132895i bk8: 0a 133012i bk9: 0a 133013i bk10: 0a 133016i bk11: 0a 133016i bk12: 0a 133018i bk13: 0a 133019i bk14: 0a 133021i bk15: 0a 133022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00492415
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132492 n_act=11 n_pre=3 n_req=256 n_rd=388 n_write=124 bw_util=0.007698
n_activity=2410 dram_eff=0.4249
bk0: 68a 132351i bk1: 64a 132380i bk2: 8a 132990i bk3: 12a 132984i bk4: 64a 132885i bk5: 64a 132885i bk6: 56a 132887i bk7: 52a 132892i bk8: 0a 133012i bk9: 0a 133015i bk10: 0a 133016i bk11: 0a 133017i bk12: 0a 133018i bk13: 0a 133018i bk14: 0a 133020i bk15: 0a 133021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00430017
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132494 n_act=11 n_pre=3 n_req=255 n_rd=386 n_write=124 bw_util=0.007668
n_activity=2396 dram_eff=0.4257
bk0: 66a 132360i bk1: 64a 132372i bk2: 8a 132979i bk3: 12a 132978i bk4: 64a 132873i bk5: 64a 132884i bk6: 56a 132888i bk7: 52a 132889i bk8: 0a 133013i bk9: 0a 133013i bk10: 0a 133015i bk11: 0a 133018i bk12: 0a 133018i bk13: 0a 133018i bk14: 0a 133019i bk15: 0a 133019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00563082
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132492 n_act=11 n_pre=3 n_req=256 n_rd=388 n_write=124 bw_util=0.007698
n_activity=2427 dram_eff=0.4219
bk0: 68a 132367i bk1: 64a 132404i bk2: 8a 132996i bk3: 12a 132967i bk4: 64a 132884i bk5: 64a 132885i bk6: 56a 132888i bk7: 52a 132896i bk8: 0a 133014i bk9: 0a 133015i bk10: 0a 133016i bk11: 0a 133017i bk12: 0a 133017i bk13: 0a 133017i bk14: 0a 133018i bk15: 0a 133019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00463095
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=133018 n_nop=132492 n_act=11 n_pre=3 n_req=256 n_rd=388 n_write=124 bw_util=0.007698
n_activity=2406 dram_eff=0.4256
bk0: 68a 132387i bk1: 64a 132356i bk2: 8a 132993i bk3: 12a 132969i bk4: 64a 132882i bk5: 64a 132885i bk6: 56a 132885i bk7: 52a 132883i bk8: 0a 133014i bk9: 0a 133016i bk10: 0a 133016i bk11: 0a 133017i bk12: 0a 133017i bk13: 0a 133017i bk14: 0a 133019i bk15: 0a 133020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00544287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15589, Miss = 197, Miss_rate = 0.013, Pending_hits = 244, Reservation_fails = 1686
L2_cache_bank[1]: Access = 18516, Miss = 192, Miss_rate = 0.010, Pending_hits = 248, Reservation_fails = 1765
L2_cache_bank[2]: Access = 17495, Miss = 192, Miss_rate = 0.011, Pending_hits = 232, Reservation_fails = 2147
L2_cache_bank[3]: Access = 15629, Miss = 192, Miss_rate = 0.012, Pending_hits = 245, Reservation_fails = 1715
L2_cache_bank[4]: Access = 18554, Miss = 194, Miss_rate = 0.010, Pending_hits = 253, Reservation_fails = 2088
L2_cache_bank[5]: Access = 17434, Miss = 194, Miss_rate = 0.011, Pending_hits = 242, Reservation_fails = 1867
L2_cache_bank[6]: Access = 15486, Miss = 195, Miss_rate = 0.013, Pending_hits = 240, Reservation_fails = 1977
L2_cache_bank[7]: Access = 17592, Miss = 193, Miss_rate = 0.011, Pending_hits = 242, Reservation_fails = 1947
L2_cache_bank[8]: Access = 18543, Miss = 191, Miss_rate = 0.010, Pending_hits = 247, Reservation_fails = 2252
L2_cache_bank[9]: Access = 15413, Miss = 190, Miss_rate = 0.012, Pending_hits = 241, Reservation_fails = 1737
L2_cache_bank[10]: Access = 21885, Miss = 192, Miss_rate = 0.009, Pending_hits = 246, Reservation_fails = 2062
L2_cache_bank[11]: Access = 24027, Miss = 193, Miss_rate = 0.008, Pending_hits = 258, Reservation_fails = 1868
L2_cache_bank[12]: Access = 16621, Miss = 194, Miss_rate = 0.012, Pending_hits = 265, Reservation_fails = 2461
L2_cache_bank[13]: Access = 16384, Miss = 193, Miss_rate = 0.012, Pending_hits = 271, Reservation_fails = 1604
L2_cache_bank[14]: Access = 17911, Miss = 194, Miss_rate = 0.011, Pending_hits = 251, Reservation_fails = 1656
L2_cache_bank[15]: Access = 17104, Miss = 194, Miss_rate = 0.011, Pending_hits = 250, Reservation_fails = 1600
L2_total_cache_accesses = 284183
L2_total_cache_misses = 3090
L2_total_cache_miss_rate = 0.0109
L2_total_cache_pending_hits = 3975
L2_total_cache_reservation_fails = 30432
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29811
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 621
L2_cache_data_port_util = 0.181
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=374805
icnt_total_pkts_simt_to_mem=729063
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.4573
	minimum = 6
	maximum = 122
Network latency average = 15.5405
	minimum = 6
	maximum = 89
Slowest packet = 566734
Flit latency average = 14.6882
	minimum = 6
	maximum = 83
Slowest flit = 1102908
Fragmentation average = 0.0323741
	minimum = 0
	maximum = 72
Injected packet rate average = 0.0350988
	minimum = 0.0273973 (at node 15)
	maximum = 0.0464775 (at node 19)
Accepted packet rate average = 0.0350988
	minimum = 0.0273973 (at node 15)
	maximum = 0.0464775 (at node 19)
Injected flit rate average = 0.0863582
	minimum = 0.0489237 (at node 11)
	maximum = 0.165851 (at node 19)
Accepted flit rate average= 0.0863582
	minimum = 0.0459883 (at node 18)
	maximum = 0.123777 (at node 0)
Injected packet length average = 2.46043
Accepted packet length average = 2.46043
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6125 (3 samples)
	minimum = 6 (3 samples)
	maximum = 215 (3 samples)
Network latency average = 12.5314 (3 samples)
	minimum = 6 (3 samples)
	maximum = 170.333 (3 samples)
Flit latency average = 11.8308 (3 samples)
	minimum = 6 (3 samples)
	maximum = 163.667 (3 samples)
Fragmentation average = 0.011269 (3 samples)
	minimum = 0 (3 samples)
	maximum = 98.3333 (3 samples)
Injected packet rate average = 0.0514316 (3 samples)
	minimum = 0.038016 (3 samples)
	maximum = 0.0809414 (3 samples)
Accepted packet rate average = 0.0514316 (3 samples)
	minimum = 0.038016 (3 samples)
	maximum = 0.0809414 (3 samples)
Injected flit rate average = 0.108607 (3 samples)
	minimum = 0.0578505 (3 samples)
	maximum = 0.243726 (3 samples)
Accepted flit rate average = 0.108607 (3 samples)
	minimum = 0.0539798 (3 samples)
	maximum = 0.199767 (3 samples)
Injected packet size average = 2.11168 (3 samples)
Accepted packet size average = 2.11168 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 25 sec (85 sec)
gpgpu_simulation_rate = 180684 (inst/sec)
gpgpu_simulation_rate = 2055 (cycle/sec)
