============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Wed Jul  3 23:17:56 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_bnr.v
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 33152852557824"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0000100110010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD_HDMI_DAFENQI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD_HDMI_DAFENQI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD_HDMI_DAFENQI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=130) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=130) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 6829/29 useful/useless nets, 5229/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 6482/24 useful/useless nets, 5654/20 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 6156/45 useful/useless nets, 5328/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.007374s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (72.9%)

RUN-1004 : used memory is 188 MB, reserved memory is 156 MB, peak memory is 190 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/79 useful/useless nets, 5340/43 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 125 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 36 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 6644/3 useful/useless nets, 5824/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25355, tnet num: 6644, tinst num: 5823, tnode num: 33464, tedge num: 39950.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 234 (3.47), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 226 (3.55), #lev = 7 (1.82)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 564 instances into 226 LUTs, name keeping = 75%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 399 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.538009s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (72.1%)

RUN-1004 : used memory is 192 MB, reserved memory is 160 MB, peak memory is 234 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.679507s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (72.3%)

RUN-1004 : used memory is 193 MB, reserved memory is 160 MB, peak memory is 234 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (277 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/bnr/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/bnr/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5171 instances
RUN-0007 : 1709 luts, 2529 seqs, 615 mslices, 221 lslices, 71 pads, 17 brams, 0 dsps
RUN-1001 : There are total 5991 nets
RUN-1001 : 3925 nets have 2 pins
RUN-1001 : 1539 nets have [3 - 5] pins
RUN-1001 : 364 nets have [6 - 10] pins
RUN-1001 : 115 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     108     
RUN-1001 :   No   |  No   |  Yes  |    1733     
RUN-1001 :   No   |  Yes  |  No   |     53      
RUN-1001 :   Yes  |  No   |  No   |     54      
RUN-1001 :   Yes  |  No   |  Yes  |     581     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  23   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 45
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5169 instances, 1709 luts, 2529 seqs, 836 slices, 138 macros(836 instances: 615 mslices 221 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1392 pins
PHY-0007 : Cell area utilization is 17%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23918, tnet num: 5989, tinst num: 5169, tnode num: 32106, tedge num: 38694.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5989 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.738832s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (67.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.3251e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5169.
PHY-3001 : End clustering;  0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.3153e+06, overlap = 56.25
PHY-3002 : Step(2): len = 919809, overlap = 59.25
PHY-3002 : Step(3): len = 773608, overlap = 56.25
PHY-3002 : Step(4): len = 514487, overlap = 52.25
PHY-3002 : Step(5): len = 456764, overlap = 49.1562
PHY-3002 : Step(6): len = 397851, overlap = 72.25
PHY-3002 : Step(7): len = 363242, overlap = 77.875
PHY-3002 : Step(8): len = 325625, overlap = 82.5938
PHY-3002 : Step(9): len = 307628, overlap = 73.7188
PHY-3002 : Step(10): len = 279112, overlap = 77.9688
PHY-3002 : Step(11): len = 256653, overlap = 87.4062
PHY-3002 : Step(12): len = 241378, overlap = 84.5312
PHY-3002 : Step(13): len = 216796, overlap = 89.5625
PHY-3002 : Step(14): len = 203396, overlap = 96.5625
PHY-3002 : Step(15): len = 189965, overlap = 108
PHY-3002 : Step(16): len = 179544, overlap = 115.469
PHY-3002 : Step(17): len = 172559, overlap = 132.125
PHY-3002 : Step(18): len = 160955, overlap = 131.781
PHY-3002 : Step(19): len = 153128, overlap = 144.031
PHY-3002 : Step(20): len = 149995, overlap = 155.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05729e-05
PHY-3002 : Step(21): len = 161316, overlap = 154.062
PHY-3002 : Step(22): len = 164637, overlap = 160.062
PHY-3002 : Step(23): len = 164592, overlap = 146.906
PHY-3002 : Step(24): len = 157057, overlap = 136.312
PHY-3002 : Step(25): len = 155894, overlap = 142.969
PHY-3002 : Step(26): len = 154250, overlap = 134.844
PHY-3002 : Step(27): len = 154319, overlap = 132.406
PHY-3002 : Step(28): len = 153959, overlap = 127.375
PHY-3002 : Step(29): len = 153745, overlap = 127.219
PHY-3002 : Step(30): len = 152253, overlap = 130.438
PHY-3002 : Step(31): len = 151503, overlap = 124.656
PHY-3002 : Step(32): len = 150952, overlap = 124.969
PHY-3002 : Step(33): len = 150759, overlap = 123.469
PHY-3002 : Step(34): len = 149801, overlap = 121.938
PHY-3002 : Step(35): len = 148212, overlap = 114.469
PHY-3002 : Step(36): len = 146722, overlap = 118.188
PHY-3002 : Step(37): len = 146219, overlap = 114.281
PHY-3002 : Step(38): len = 146765, overlap = 119.156
PHY-3002 : Step(39): len = 146599, overlap = 106.219
PHY-3002 : Step(40): len = 143916, overlap = 108.5
PHY-3002 : Step(41): len = 141481, overlap = 111.781
PHY-3002 : Step(42): len = 141130, overlap = 110.969
PHY-3002 : Step(43): len = 140839, overlap = 111.219
PHY-3002 : Step(44): len = 139774, overlap = 108.938
PHY-3002 : Step(45): len = 137415, overlap = 123.812
PHY-3002 : Step(46): len = 136596, overlap = 128.219
PHY-3002 : Step(47): len = 136434, overlap = 126.688
PHY-3002 : Step(48): len = 135752, overlap = 124.562
PHY-3002 : Step(49): len = 135078, overlap = 123.25
PHY-3002 : Step(50): len = 132681, overlap = 123.031
PHY-3002 : Step(51): len = 132460, overlap = 123.438
PHY-3002 : Step(52): len = 132552, overlap = 121.312
PHY-3002 : Step(53): len = 132308, overlap = 126.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.11458e-05
PHY-3002 : Step(54): len = 132107, overlap = 126.219
PHY-3002 : Step(55): len = 132081, overlap = 125.625
PHY-3002 : Step(56): len = 132359, overlap = 120.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.22917e-05
PHY-3002 : Step(57): len = 133457, overlap = 121.688
PHY-3002 : Step(58): len = 133643, overlap = 116.688
PHY-3002 : Step(59): len = 133925, overlap = 111.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019003s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5989 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.139852s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (44.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50875e-06
PHY-3002 : Step(60): len = 159317, overlap = 183.031
PHY-3002 : Step(61): len = 159636, overlap = 182.344
PHY-3002 : Step(62): len = 154573, overlap = 182.656
PHY-3002 : Step(63): len = 154526, overlap = 182.656
PHY-3002 : Step(64): len = 152424, overlap = 185.062
PHY-3002 : Step(65): len = 152323, overlap = 185.25
PHY-3002 : Step(66): len = 151436, overlap = 185.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01749e-06
PHY-3002 : Step(67): len = 150594, overlap = 182.656
PHY-3002 : Step(68): len = 150641, overlap = 182.281
PHY-3002 : Step(69): len = 150683, overlap = 181.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0035e-05
PHY-3002 : Step(70): len = 152123, overlap = 168.938
PHY-3002 : Step(71): len = 152272, overlap = 167.562
PHY-3002 : Step(72): len = 155245, overlap = 125.375
PHY-3002 : Step(73): len = 155695, overlap = 120.125
PHY-3002 : Step(74): len = 158226, overlap = 114.281
PHY-3002 : Step(75): len = 159746, overlap = 114
PHY-3002 : Step(76): len = 160536, overlap = 110
PHY-3002 : Step(77): len = 158856, overlap = 108.812
PHY-3002 : Step(78): len = 158497, overlap = 109.375
PHY-3002 : Step(79): len = 155563, overlap = 110.719
PHY-3002 : Step(80): len = 154372, overlap = 122.281
PHY-3002 : Step(81): len = 152757, overlap = 118.875
PHY-3002 : Step(82): len = 152621, overlap = 118.562
PHY-3002 : Step(83): len = 152581, overlap = 115
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.007e-05
PHY-3002 : Step(84): len = 152318, overlap = 114.875
PHY-3002 : Step(85): len = 152352, overlap = 114.812
PHY-3002 : Step(86): len = 152390, overlap = 113.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.01399e-05
PHY-3002 : Step(87): len = 153436, overlap = 110.375
PHY-3002 : Step(88): len = 153508, overlap = 109.594
PHY-3002 : Step(89): len = 154571, overlap = 107.969
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5989 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.139977s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (44.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6635e-05
PHY-3002 : Step(90): len = 154998, overlap = 237.938
PHY-3002 : Step(91): len = 155072, overlap = 237.156
PHY-3002 : Step(92): len = 157680, overlap = 216.312
PHY-3002 : Step(93): len = 158066, overlap = 219.719
PHY-3002 : Step(94): len = 157256, overlap = 214.375
PHY-3002 : Step(95): len = 157179, overlap = 209.219
PHY-3002 : Step(96): len = 155950, overlap = 202.719
PHY-3002 : Step(97): len = 154732, overlap = 201.031
PHY-3002 : Step(98): len = 154634, overlap = 204.031
PHY-3002 : Step(99): len = 154048, overlap = 202.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.327e-05
PHY-3002 : Step(100): len = 154593, overlap = 195.031
PHY-3002 : Step(101): len = 154889, overlap = 196.969
PHY-3002 : Step(102): len = 155024, overlap = 195.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.654e-05
PHY-3002 : Step(103): len = 158570, overlap = 184.094
PHY-3002 : Step(104): len = 159503, overlap = 173.406
PHY-3002 : Step(105): len = 163321, overlap = 143.25
PHY-3002 : Step(106): len = 163274, overlap = 141.031
PHY-3002 : Step(107): len = 163369, overlap = 139.062
PHY-3002 : Step(108): len = 163369, overlap = 138.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00013308
PHY-3002 : Step(109): len = 164958, overlap = 137.938
PHY-3002 : Step(110): len = 165530, overlap = 137.594
PHY-3002 : Step(111): len = 167158, overlap = 132.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00026616
PHY-3002 : Step(112): len = 168579, overlap = 119.281
PHY-3002 : Step(113): len = 171050, overlap = 112.312
PHY-3002 : Step(114): len = 172087, overlap = 111.844
PHY-3002 : Step(115): len = 172663, overlap = 104.594
PHY-3002 : Step(116): len = 171618, overlap = 108.281
PHY-3002 : Step(117): len = 170094, overlap = 111.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00053232
PHY-3002 : Step(118): len = 171137, overlap = 108.844
PHY-3002 : Step(119): len = 171379, overlap = 109.219
PHY-3002 : Step(120): len = 173159, overlap = 106.219
PHY-3002 : Step(121): len = 173721, overlap = 103.281
PHY-3002 : Step(122): len = 174196, overlap = 103.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00106464
PHY-3002 : Step(123): len = 174411, overlap = 102
PHY-3002 : Step(124): len = 174527, overlap = 101.594
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00184625
PHY-3002 : Step(125): len = 174835, overlap = 98.375
PHY-3002 : Step(126): len = 175111, overlap = 96.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23918, tnet num: 5989, tinst num: 5169, tnode num: 32106, tedge num: 38694.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 321.94 peak overflow 5.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5991.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 198776, over cnt = 822(2%), over = 3122, worst = 23
PHY-1001 : End global iterations;  0.373489s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (37.7%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 40.91, top10 = 33.69, top15 = 29.07.
PHY-1001 : End incremental global routing;  0.506023s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5989 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.192783s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (56.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.812056s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (40.4%)

OPT-1001 : Current memory(MB): used = 288, reserve = 255, peak = 288.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4537/5991.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 198776, over cnt = 822(2%), over = 3122, worst = 23
PHY-1002 : len = 214544, over cnt = 588(1%), over = 1589, worst = 19
PHY-1002 : len = 226456, over cnt = 138(0%), over = 388, worst = 19
PHY-1002 : len = 230496, over cnt = 33(0%), over = 118, worst = 9
PHY-1002 : len = 230912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.492363s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.3%)

PHY-1001 : Congestion index: top1 = 46.25, top5 = 37.76, top10 = 32.88, top15 = 29.38.
OPT-1001 : End congestion update;  0.665056s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (37.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5989 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164376s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.5%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.829677s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (35.8%)

OPT-1001 : Current memory(MB): used = 292, reserve = 259, peak = 292.
OPT-1001 : End physical optimization;  2.565929s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (42.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1709 LUT to BLE ...
SYN-4008 : Packed 1709 LUT and 991 SEQ to BLE.
SYN-4003 : Packing 1538 remaining SEQ's ...
SYN-4005 : Packed 654 SEQ with LUT/SLICE
SYN-4006 : 222 single LUT's are left
SYN-4006 : 884 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2593/3686 primitive instances ...
PHY-3001 : End packing;  0.290552s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (69.9%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2320 instances
RUN-1001 : 1111 mslices, 1112 lslices, 71 pads, 17 brams, 0 dsps
RUN-1001 : There are total 5094 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 1490 nets have [3 - 5] pins
RUN-1001 : 384 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 38 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2318 instances, 2223 slices, 138 macros(836 instances: 615 mslices 221 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : After packing: Len = 177700, Over = 144
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19703, tnet num: 5092, tinst num: 2318, tnode num: 25411, tedge num: 33417.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.901334s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (64.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.63869e-05
PHY-3002 : Step(127): len = 175175, overlap = 151.25
PHY-3002 : Step(128): len = 174042, overlap = 147.75
PHY-3002 : Step(129): len = 171476, overlap = 149
PHY-3002 : Step(130): len = 168740, overlap = 150
PHY-3002 : Step(131): len = 168012, overlap = 148.75
PHY-3002 : Step(132): len = 166267, overlap = 149.75
PHY-3002 : Step(133): len = 165065, overlap = 155.25
PHY-3002 : Step(134): len = 164415, overlap = 155.25
PHY-3002 : Step(135): len = 163419, overlap = 157.75
PHY-3002 : Step(136): len = 162815, overlap = 159.75
PHY-3002 : Step(137): len = 162298, overlap = 156.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27738e-05
PHY-3002 : Step(138): len = 164333, overlap = 149.75
PHY-3002 : Step(139): len = 165302, overlap = 146
PHY-3002 : Step(140): len = 167897, overlap = 138.25
PHY-3002 : Step(141): len = 167459, overlap = 140
PHY-3002 : Step(142): len = 167465, overlap = 137
PHY-3002 : Step(143): len = 167447, overlap = 136.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105548
PHY-3002 : Step(144): len = 170964, overlap = 124.5
PHY-3002 : Step(145): len = 172297, overlap = 120.75
PHY-3002 : Step(146): len = 174976, overlap = 112
PHY-3002 : Step(147): len = 175975, overlap = 107.5
PHY-3002 : Step(148): len = 175733, overlap = 108
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.681468s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (25.2%)

PHY-3001 : Trial Legalized: Len = 209965
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.138404s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (45.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017516
PHY-3002 : Step(149): len = 197739, overlap = 9.75
PHY-3002 : Step(150): len = 188563, overlap = 25.75
PHY-3002 : Step(151): len = 185590, overlap = 29.25
PHY-3002 : Step(152): len = 183399, overlap = 34.5
PHY-3002 : Step(153): len = 182434, overlap = 36.75
PHY-3002 : Step(154): len = 181664, overlap = 39.75
PHY-3002 : Step(155): len = 181323, overlap = 43
PHY-3002 : Step(156): len = 181182, overlap = 44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00035032
PHY-3002 : Step(157): len = 182177, overlap = 42.25
PHY-3002 : Step(158): len = 182588, overlap = 42
PHY-3002 : Step(159): len = 183411, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000700639
PHY-3002 : Step(160): len = 184239, overlap = 41
PHY-3002 : Step(161): len = 184718, overlap = 40.5
PHY-3002 : Step(162): len = 185810, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012677s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 196162, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022144s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.6%)

PHY-3001 : 59 instances has been re-located, deltaX = 15, deltaY = 39, maxDist = 2.
PHY-3001 : Final: Len = 197166, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19703, tnet num: 5092, tinst num: 2319, tnode num: 25411, tedge num: 33417.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 164/5094.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 228128, over cnt = 593(1%), over = 948, worst = 8
PHY-1002 : len = 231720, over cnt = 373(1%), over = 520, worst = 5
PHY-1002 : len = 236616, over cnt = 86(0%), over = 120, worst = 5
PHY-1002 : len = 237632, over cnt = 37(0%), over = 42, worst = 3
PHY-1002 : len = 238160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.734331s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 39.07, top5 = 32.75, top10 = 29.05, top15 = 26.50.
PHY-1001 : End incremental global routing;  0.873802s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (57.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.152395s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (71.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.124765s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (61.1%)

OPT-1001 : Current memory(MB): used = 297, reserve = 265, peak = 297.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4408/5094.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 238160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027082s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.4%)

PHY-1001 : Congestion index: top1 = 39.07, top5 = 32.75, top10 = 29.05, top15 = 26.50.
OPT-1001 : End congestion update;  0.146773s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127713s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (85.6%)

OPT-0007 : Start: WNS 999095 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.274775s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (91.0%)

OPT-1001 : Current memory(MB): used = 299, reserve = 267, peak = 299.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.113929s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4408/5094.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 238160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029113s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.3%)

PHY-1001 : Congestion index: top1 = 39.07, top5 = 32.75, top10 = 29.05, top15 = 26.50.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118212s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (66.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999095 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 38.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.653675s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (64.8%)

RUN-1003 : finish command "place" in  15.896124s wall, 7.859375s user + 2.609375s system = 10.468750s CPU (65.9%)

RUN-1004 : used memory is 280 MB, reserved memory is 247 MB, peak memory is 300 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2321 instances
RUN-1001 : 1111 mslices, 1112 lslices, 71 pads, 17 brams, 0 dsps
RUN-1001 : There are total 5094 nets
RUN-1001 : 3065 nets have 2 pins
RUN-1001 : 1490 nets have [3 - 5] pins
RUN-1001 : 384 nets have [6 - 10] pins
RUN-1001 : 108 nets have [11 - 20] pins
RUN-1001 : 38 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19703, tnet num: 5092, tinst num: 2319, tnode num: 25411, tedge num: 33417.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1111 mslices, 1112 lslices, 71 pads, 17 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 227280, over cnt = 589(1%), over = 958, worst = 8
PHY-1002 : len = 230776, over cnt = 374(1%), over = 532, worst = 5
PHY-1002 : len = 235360, over cnt = 121(0%), over = 177, worst = 5
PHY-1002 : len = 237792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.618065s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (53.1%)

PHY-1001 : Congestion index: top1 = 39.35, top5 = 32.81, top10 = 29.11, top15 = 26.56.
PHY-1001 : End global routing;  0.755166s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (57.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 332, reserve = 301, peak = 332.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 583, reserve = 556, peak = 583.
PHY-1001 : End build detailed router design. 4.127447s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (42.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 83336, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.409020s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (83.4%)

PHY-1001 : Current memory(MB): used = 617, reserve = 591, peak = 617.
PHY-1001 : End phase 1; 3.414277s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (83.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 659064, over cnt = 86(0%), over = 86, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 619, reserve = 592, peak = 619.
PHY-1001 : End initial routed; 9.740356s wall, 7.265625s user + 0.015625s system = 7.281250s CPU (74.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4382(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.967258s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (69.5%)

PHY-1001 : Current memory(MB): used = 624, reserve = 598, peak = 624.
PHY-1001 : End phase 2; 10.707765s wall, 7.937500s user + 0.015625s system = 7.953125s CPU (74.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 659064, over cnt = 86(0%), over = 86, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.020967s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 658888, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.085361s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 658472, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.102166s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (122.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 658504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.045738s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4382(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.893118s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (85.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 23 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.529723s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (88.5%)

PHY-1001 : Current memory(MB): used = 652, reserve = 627, peak = 652.
PHY-1001 : End phase 3; 1.855335s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (85.1%)

PHY-1003 : Routed, final wirelength = 658504
PHY-1001 : Current memory(MB): used = 653, reserve = 628, peak = 653.
PHY-1001 : End export database. 0.018087s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.4%)

PHY-1001 : End detail routing;  20.367520s wall, 14.250000s user + 0.062500s system = 14.312500s CPU (70.3%)

RUN-1003 : finish command "route" in  22.122713s wall, 15.281250s user + 0.093750s system = 15.375000s CPU (69.5%)

RUN-1004 : used memory is 621 MB, reserved memory is 595 MB, peak memory is 653 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     3419   out of  19600   17.44%
#reg                     2534   out of  19600   12.93%
#le                      4302
  #lut only              1768   out of   4302   41.10%
  #reg only               883   out of   4302   20.53%
  #lut&reg               1651   out of   4302   38.38%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/bnr/pclk                         GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      782
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      174
#3        config_inst_syn_9                           GCLK               config             config_inst.jtck                                158
#4        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      154
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                83
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    62
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      35
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      23
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |4302   |2583    |836     |2538    |17      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |560    |315     |100     |362     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |177    |120     |40      |85      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |33     |33      |0       |17      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |129    |83      |40      |53      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |15     |4       |0       |15      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |383    |195     |60      |277     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |146    |66      |18      |120     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |28      |0       |36      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |151    |71      |18      |125     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |1       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |29      |0       |38      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |2513   |1455    |520     |1399    |6       |0       |
|    bnr                             |isp_bnr                                    |142    |95      |16      |113     |2       |0       |
|      linebuffer                    |shift_register                             |57     |41      |16      |28      |2       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    dpc                             |isp_dpc                                    |1909   |1023    |407     |1105    |4       |0       |
|      linebuffer                    |shift_register                             |59     |27      |16      |30      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |316    |252     |36      |153     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |316    |252     |36      |153     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |93     |74      |12      |34      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |90     |73      |12      |37      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |80     |67      |12      |30      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |17     |13      |0       |17      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |7      |2       |0       |7       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |19     |17      |0       |18      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |10     |6       |0       |10      |0       |0       |
|    u_video_driver                  |video_driver                               |146    |85      |61      |28      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |340    |259     |45      |215     |0       |0       |
|    u_sd_init                       |sd_init                                    |199    |149     |30      |116     |0       |0       |
|    u_sd_read                       |sd_read                                    |141    |110     |15      |99      |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |289    |209     |72      |158     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |596    |341     |99      |398     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |596    |341     |99      |398     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |270    |127     |0       |264     |0       |0       |
|        reg_inst                    |register                                   |268    |125     |0       |262     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |326    |214     |99      |134     |0       |0       |
|        bus_inst                    |bus_top                                    |125    |83      |42      |49      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |55     |37      |18      |22      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |50     |32      |18      |15      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                    |16     |10      |6       |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |108    |79      |29      |52      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3052  
    #2          2       911   
    #3          3       398   
    #4          4       181   
    #5        5-10      396   
    #6        11-50     125   
    #7       51-100      5    
    #8       101-500     2    
    #9        >500       1    
  Average     2.59            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19703, tnet num: 5092, tinst num: 2319, tnode num: 25411, tedge num: 33417.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 5092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/bnr/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 0b0608b3ca153e0004deba4419594c46b7e9926ca7e6cf5054a8f827d1790716 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2319
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5094, pip num: 46411
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 23
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2288 valid insts, and 136055 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110010010000100110010011
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.525371s wall, 25.015625s user + 0.390625s system = 25.406250s CPU (561.4%)

RUN-1004 : used memory is 636 MB, reserved memory is 615 MB, peak memory is 811 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240703_231756.log"
