TimeQuest Timing Analyzer report for Mod_Teste
Thu Dec 15 09:08:35 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 19. Slow Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 32. Fast Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Fast Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'
 37. Fast Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                            ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divide_frequency:clk_2hz|Clk_1Hz }                                                                                    ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                      ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                          ; Note                    ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
; 111.06 MHz ; 111.06 MHz      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;                         ;
; 127.62 MHz ; 127.62 MHz      ; CLOCK_50                                                                                                            ;                         ;
; 197.86 MHz ; 118.99 MHz      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                               ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -11.810 ; -792.134      ;
; CLOCK_50                                                                                                            ; -10.563 ; -305.223      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.791  ; -44.739       ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.512 ; -32.965       ;
; CLOCK_50                                                                                                            ; -2.533 ; -2.533        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 0.783  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                            ; -2.000 ; -224.916      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.453 ; -180.342      ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -0.500 ; -72.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                                  ;
+---------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                             ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -11.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.838     ;
; -11.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.838     ;
; -11.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.838     ;
; -11.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.838     ;
; -11.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.838     ;
; -11.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.838     ;
; -11.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.838     ;
; -11.808 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.836     ;
; -11.808 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.836     ;
; -11.808 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.836     ;
; -11.808 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.836     ;
; -11.808 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.836     ;
; -11.808 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.836     ;
; -11.808 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.836     ;
; -11.803 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.831     ;
; -11.803 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.831     ;
; -11.803 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.831     ;
; -11.803 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.831     ;
; -11.803 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.831     ;
; -11.803 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.831     ;
; -11.803 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.008     ; 11.831     ;
; -11.738 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.846     ; 4.428      ;
; -11.735 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.846     ; 4.425      ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.690 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.352     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.688 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.350     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.683 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.374     ; 12.345     ;
; -11.664 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.809     ; 4.391      ;
; -11.661 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.809     ; 4.388      ;
; -11.647 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.670     ;
; -11.647 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.670     ;
; -11.647 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.670     ;
; -11.647 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.670     ;
; -11.647 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.670     ;
; -11.647 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.670     ;
; -11.647 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.670     ;
; -11.534 ; ULA:ula|ULAResult[3]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.806     ; 4.264      ;
; -11.531 ; ULA:ula|ULAResult[3]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.806     ; 4.261      ;
; -11.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[6]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.550     ;
; -11.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[6]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.550     ;
; -11.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[6]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.550     ;
; -11.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[6]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.550     ;
; -11.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[6]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.550     ;
; -11.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[6]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.550     ;
; -11.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[6]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.550     ;
; -11.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[7]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.545     ;
; -11.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[7]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.545     ;
; -11.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[7]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.545     ;
; -11.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[7]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.545     ;
; -11.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[7]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.545     ;
; -11.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[7]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.545     ;
; -11.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[7]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.013     ; 11.545     ;
; -11.505 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R3[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.854     ; 4.187      ;
; -11.498 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R5[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.850     ; 4.184      ;
; -11.437 ; ULA:ula|ULAResult[2]                                                                                                ; ParallelOUT:parallel_out|DataOut[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.861     ; 4.112      ;
; -11.433 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.811     ; 4.158      ;
; -11.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[4]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.455     ;
; -11.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[4]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.455     ;
; -11.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[4]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.455     ;
; -11.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[4]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.455     ;
; -11.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[4]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.455     ;
; -11.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[4]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.455     ;
; -11.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[4]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.455     ;
; -11.431 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R3[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.817     ; 4.150      ;
; -11.430 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.811     ; 4.155      ;
; -11.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[3]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.452     ;
; -11.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[3]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.452     ;
; -11.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[3]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.452     ;
; -11.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[3]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.452     ;
; -11.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[3]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.452     ;
; -11.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[3]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.452     ;
; -11.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[3]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -1.012     ; 11.452     ;
; -11.424 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R5[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -7.813     ; 4.147      ;
; -11.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.379     ; 12.066     ;
; -11.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.379     ; 12.066     ;
; -11.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.379     ; 12.066     ;
; -11.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.379     ; 12.066     ;
; -11.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.379     ; 12.066     ;
; -11.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.379     ; 12.066     ;
; -11.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.379     ; 12.066     ;
+---------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -10.563 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.485     ; 3.543      ;
; -10.489 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.448     ; 3.506      ;
; -10.359 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.445     ; 3.379      ;
; -10.133 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.450     ; 3.148      ;
; -10.070 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.303     ; 3.232      ;
; -10.004 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.446     ; 3.023      ;
; -9.992  ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.414     ; 3.543      ;
; -9.918  ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.377     ; 3.506      ;
; -9.826  ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.489     ; 2.802      ;
; -9.793  ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.489     ; 2.769      ;
; -9.788  ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.374     ; 3.379      ;
; -9.562  ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.379     ; 3.148      ;
; -9.499  ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.232     ; 3.232      ;
; -9.433  ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.375     ; 3.023      ;
; -9.255  ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.418     ; 2.802      ;
; -9.222  ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.418     ; 2.769      ;
; -8.739  ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.450     ; 1.754      ;
; -8.604  ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.485     ; 1.584      ;
; -8.582  ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.489     ; 1.558      ;
; -8.539  ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.445     ; 1.559      ;
; -8.441  ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.448     ; 1.458      ;
; -8.432  ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.303     ; 1.594      ;
; -8.256  ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.489     ; 1.232      ;
; -8.168  ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.379     ; 1.754      ;
; -8.033  ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.414     ; 1.584      ;
; -8.011  ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.418     ; 1.558      ;
; -7.968  ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.374     ; 1.559      ;
; -7.906  ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.446     ; 0.925      ;
; -7.870  ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.377     ; 1.458      ;
; -7.861  ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.232     ; 1.594      ;
; -7.685  ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.418     ; 1.232      ;
; -7.335  ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.375     ; 0.925      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.836  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.794      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.677  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.635      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.552  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.510      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.537  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.495      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.340  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.298      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.334  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.292      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -6.132  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 7.090      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.834  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.007     ; 6.792      ;
; -5.679  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.640     ; 6.004      ;
; -5.679  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.640     ; 6.004      ;
; -5.679  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.640     ; 6.004      ;
; -5.679  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.640     ; 6.004      ;
+---------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.828     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.487      ; 10.711     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.661 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.491      ; 10.692     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.344      ; 10.627     ;
; -5.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 10.024     ;
; -5.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 10.024     ;
; -5.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 10.024     ;
; -5.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 10.024     ;
; -5.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 10.024     ;
; -5.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 10.024     ;
; -5.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 10.024     ;
; -5.559 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.853      ; 9.924      ;
; -5.559 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.853      ; 9.924      ;
; -5.559 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.853      ; 9.924      ;
; -5.559 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.853      ; 9.924      ;
; -5.559 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.853      ; 9.924      ;
; -5.559 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.853      ; 9.924      ;
; -5.559 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.853      ; 9.924      ;
; -5.534 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.855      ; 9.937      ;
; -5.534 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.855      ; 9.937      ;
; -5.534 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.855      ; 9.937      ;
; -5.534 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.855      ; 9.937      ;
; -5.534 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.855      ; 9.937      ;
; -5.534 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.855      ; 9.937      ;
; -5.534 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.855      ; 9.937      ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.531 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.530      ; 10.602     ;
; -5.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.857      ; 9.905      ;
; -5.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.857      ; 9.905      ;
; -5.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.857      ; 9.905      ;
; -5.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.857      ; 9.905      ;
; -5.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.857      ; 9.905      ;
; -5.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.857      ; 9.905      ;
; -5.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.857      ; 9.905      ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.485 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.486      ; 10.523     ;
; -5.456 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 9.859      ;
; -5.456 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 9.859      ;
; -5.456 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 9.859      ;
; -5.456 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 9.859      ;
; -5.456 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 9.859      ;
; -5.456 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 9.859      ;
; -5.456 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.896      ; 9.859      ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.489      ; 10.487     ;
; -5.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 9.743      ;
; -5.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 9.743      ;
; -5.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 9.743      ;
; -5.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 9.743      ;
; -5.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 9.743      ;
; -5.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 9.743      ;
; -5.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 9.743      ;
; -5.351 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.892      ; 9.782      ;
; -5.351 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.892      ; 9.782      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.512 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.744      ; 3.232      ;
; -4.416 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.745      ; 3.329      ;
; -4.261 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.744      ; 3.483      ;
; -4.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.191     ; 6.198      ;
; -4.131 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.120     ; 6.198      ;
; -4.083 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.815      ; 3.232      ;
; -4.076 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.599      ; 3.523      ;
; -4.059 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.783      ; 3.724      ;
; -4.050 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.192     ; 6.351      ;
; -3.987 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.816      ; 3.329      ;
; -3.979 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.121     ; 6.351      ;
; -3.957 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.748      ; 3.791      ;
; -3.847 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.231     ; 6.593      ;
; -3.832 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.815      ; 3.483      ;
; -3.826 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.194     ; 6.577      ;
; -3.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.160     ; 6.593      ;
; -3.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.123     ; 6.577      ;
; -3.744 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.235     ; 6.700      ;
; -3.739 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.196     ; 6.666      ;
; -3.702 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.191     ; 6.198      ;
; -3.691 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.749      ; 4.058      ;
; -3.673 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.164     ; 6.700      ;
; -3.668 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.125     ; 6.666      ;
; -3.647 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.670      ; 3.523      ;
; -3.631 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.120     ; 6.198      ;
; -3.630 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.854      ; 3.724      ;
; -3.627 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.784      ; 4.157      ;
; -3.564 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.743      ; 4.179      ;
; -3.557 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.602      ; 4.045      ;
; -3.550 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.192     ; 6.351      ;
; -3.542 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.235     ; 6.902      ;
; -3.528 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.819      ; 3.791      ;
; -3.519 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.775      ; 4.256      ;
; -3.518 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.748      ; 4.230      ;
; -3.499 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.049     ; 6.759      ;
; -3.479 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.121     ; 6.351      ;
; -3.476 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.749      ; 4.273      ;
; -3.471 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.164     ; 6.902      ;
; -3.459 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.746      ; 4.287      ;
; -3.444 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.788      ; 4.344      ;
; -3.428 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.978      ; 6.759      ;
; -3.388 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.740      ; 4.352      ;
; -3.380 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.787      ; 4.407      ;
; -3.379 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.784      ; 4.405      ;
; -3.347 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.231     ; 6.593      ;
; -3.339 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.780      ; 4.441      ;
; -3.327 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.739      ; 4.412      ;
; -3.326 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.194     ; 6.577      ;
; -3.276 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.160     ; 6.593      ;
; -3.262 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.820      ; 4.058      ;
; -3.255 ; RegisterFile:register_file|R6[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.779      ; 4.524      ;
; -3.255 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.123     ; 6.577      ;
; -3.244 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.235     ; 6.700      ;
; -3.242 ; RegisterFile:register_file|R1[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.784      ; 4.542      ;
; -3.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.196     ; 6.666      ;
; -3.221 ; RegisterFile:register_file|R7[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.739      ; 4.518      ;
; -3.198 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.855      ; 4.157      ;
; -3.197 ; RegisterFile:register_file|R6[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.592      ; 4.395      ;
; -3.194 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.744      ; 4.550      ;
; -3.193 ; RegisterFile:register_file|R5[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.739      ; 4.546      ;
; -3.173 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.164     ; 6.700      ;
; -3.168 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.125     ; 6.666      ;
; -3.165 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.747      ; 4.582      ;
; -3.160 ; RegisterFile:register_file|R5[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.743      ; 4.583      ;
; -3.159 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.599      ; 4.440      ;
; -3.157 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.781      ; 4.624      ;
; -3.135 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.814      ; 4.179      ;
; -3.128 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.673      ; 4.045      ;
; -3.127 ; RegisterFile:register_file|R2[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.784      ; 4.657      ;
; -3.113 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.745      ; 4.632      ;
; -3.097 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.788      ; 4.691      ;
; -3.090 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.846      ; 4.256      ;
; -3.089 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.819      ; 4.230      ;
; -3.061 ; RegisterFile:register_file|R6[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.735      ; 4.674      ;
; -3.054 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.781      ; 4.727      ;
; -3.047 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.820      ; 4.273      ;
; -3.042 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.235     ; 6.902      ;
; -3.030 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.817      ; 4.287      ;
; -3.015 ; RegisterFile:register_file|R5[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.739      ; 4.724      ;
; -3.015 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.859      ; 4.344      ;
; -3.014 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.787      ; 4.773      ;
; -3.006 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.745      ; 4.739      ;
; -2.999 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.049     ; 6.759      ;
; -2.971 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.164     ; 6.902      ;
; -2.968 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.601      ; 4.633      ;
; -2.959 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.811      ; 4.352      ;
; -2.951 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.746      ; 4.795      ;
; -2.951 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.598      ; 4.647      ;
; -2.951 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.858      ; 4.407      ;
; -2.950 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.855      ; 4.405      ;
; -2.929 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.731      ; 4.802      ;
; -2.928 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.978      ; 6.759      ;
; -2.919 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.785      ; 4.866      ;
; -2.910 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.851      ; 4.441      ;
; -2.899 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.783      ; 4.884      ;
; -2.898 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.810      ; 4.412      ;
; -2.889 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.602      ; 4.713      ;
; -2.875 ; RegisterFile:register_file|R4[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.775      ; 4.900      ;
; -2.871 ; RegisterFile:register_file|R1[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.744      ; 4.873      ;
; -2.870 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.744      ; 4.874      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.533 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 2.674      ; 0.657      ;
; -2.033 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; -0.500       ; 2.674      ; 0.657      ;
; 0.038  ; PC:pc|PC[4]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.012      ; 1.284      ;
; 0.206  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.013      ; 1.453      ;
; 0.294  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.008      ; 1.536      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.499  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.008      ; 1.741      ;
; 0.524  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.543  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.543  ; PC:pc|PC[2]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.008      ; 1.785      ;
; 0.576  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.842      ;
; 0.576  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.842      ;
; 0.582  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.673  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.703  ; divide_frequency:clk_2hz|clk[25]          ; divide_frequency:clk_2hz|clk[25]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.969      ;
; 0.719  ; PC:pc|PC[3]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.012      ; 1.965      ;
; 0.727  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.993      ;
; 0.729  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.995      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; divide_frequency:clk_2hz|clk[6]           ; divide_frequency:clk_2hz|clk[6]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.062      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.801  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; PC:pc|PC[7]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.013      ; 2.048      ;
; 0.802  ; divide_frequency:clk_2hz|clk[11]          ; divide_frequency:clk_2hz|clk[11]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; divide_frequency:clk_2hz|clk[12]          ; divide_frequency:clk_2hz|clk[12]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; divide_frequency:clk_2hz|clk[14]          ; divide_frequency:clk_2hz|clk[14]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; divide_frequency:clk_2hz|clk[15]          ; divide_frequency:clk_2hz|clk[15]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; divide_frequency:clk_2hz|clk[20]          ; divide_frequency:clk_2hz|clk[20]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; divide_frequency:clk_2hz|clk[22]          ; divide_frequency:clk_2hz|clk[22]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; divide_frequency:clk_2hz|clk[24]          ; divide_frequency:clk_2hz|clk[24]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; divide_frequency:clk_2hz|clk[4]           ; divide_frequency:clk_2hz|clk[4]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811  ; divide_frequency:clk_2hz|clk[1]           ; divide_frequency:clk_2hz|clk[1]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.835  ; divide_frequency:clk_2hz|clk[9]           ; divide_frequency:clk_2hz|clk[9]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; divide_frequency:clk_2hz|clk[23]          ; divide_frequency:clk_2hz|clk[23]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; divide_frequency:clk_2hz|clk[16]          ; divide_frequency:clk_2hz|clk[16]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divide_frequency:clk_2hz|clk[19]          ; divide_frequency:clk_2hz|clk[19]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.840  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; divide_frequency:clk_2hz|clk[2]           ; divide_frequency:clk_2hz|clk[2]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; divide_frequency:clk_2hz|clk[3]           ; divide_frequency:clk_2hz|clk[3]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.851  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.116      ;
; 0.851  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.117      ;
; 0.853  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.857  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.858  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.862  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.127      ;
; 0.880  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.146      ;
; 0.883  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.149      ;
; 0.884  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.150      ;
; 0.932  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.379      ; 1.545      ;
; 0.945  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 1.213      ;
; 0.953  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.374      ; 1.561      ;
; 0.969  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.236      ;
; 0.977  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.244      ;
; 0.979  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.246      ;
; 0.997  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 1.001  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 1.002  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.268      ;
; 1.002  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.268      ;
; 1.006  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.271      ;
; 1.021  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.286      ;
; 1.021  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.009     ; 1.278      ;
; 1.024  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.009     ; 1.281      ;
; 1.072  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.338      ;
; 1.078  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.344      ;
; 1.080  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 1.348      ;
; 1.104  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.369      ;
; 1.172  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.374      ; 1.780      ;
; 1.179  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.180  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.446      ;
; 1.184  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; divide_frequency:clk_2hz|clk[11]          ; divide_frequency:clk_2hz|clk[12]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; divide_frequency:clk_2hz|clk[14]          ; divide_frequency:clk_2hz|clk[15]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188  ; divide_frequency:clk_2hz|clk[15]          ; divide_frequency:clk_2hz|clk[16]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                             ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.783 ; RegisterFile:register_file|R1[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.049      ;
; 1.251 ; RegisterFile:register_file|R3[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.513      ;
; 1.304 ; RegisterFile:register_file|R3[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.011     ; 1.559      ;
; 1.368 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.374      ; 4.217      ;
; 1.389 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.373      ; 4.237      ;
; 1.557 ; RegisterFile:register_file|R2[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 1.820      ;
; 1.673 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.378      ; 4.526      ;
; 1.776 ; RegisterFile:register_file|R1[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.001      ; 2.043      ;
; 1.783 ; RegisterFile:register_file|R2[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.010     ; 2.039      ;
; 1.784 ; RegisterFile:register_file|R1[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.001      ; 2.051      ;
; 1.868 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.374      ; 4.217      ;
; 1.889 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.373      ; 4.237      ;
; 2.004 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.374      ; 4.853      ;
; 2.173 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.378      ; 4.526      ;
; 2.215 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.378      ; 5.068      ;
; 2.217 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.378      ; 5.070      ;
; 2.283 ; RegisterFile:register_file|R6[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.007     ; 2.542      ;
; 2.291 ; RegisterFile:register_file|R3[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.001     ; 2.556      ;
; 2.295 ; RegisterFile:register_file|R2[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 2.565      ;
; 2.341 ; RegisterFile:register_file|R4[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 2.602      ;
; 2.343 ; RegisterFile:register_file|R3[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 2.612      ;
; 2.349 ; RegisterFile:register_file|R6[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 2.609      ;
; 2.438 ; RegisterFile:register_file|R2[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 2.704      ;
; 2.454 ; RegisterFile:register_file|R7[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 2.716      ;
; 2.479 ; RegisterFile:register_file|R2[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 2.745      ;
; 2.479 ; RegisterFile:register_file|R5[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 2.740      ;
; 2.504 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.374      ; 4.853      ;
; 2.551 ; RegisterFile:register_file|R4[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.016     ; 2.801      ;
; 2.655 ; RegisterFile:register_file|R6[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 2.915      ;
; 2.715 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.378      ; 5.068      ;
; 2.717 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.378      ; 5.070      ;
; 2.731 ; RegisterFile:register_file|R1[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.007     ; 2.990      ;
; 2.745 ; RegisterFile:register_file|R4[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.005      ;
; 2.851 ; RegisterFile:register_file|R6[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 3.112      ;
; 2.874 ; RegisterFile:register_file|R5[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.012     ; 3.128      ;
; 2.875 ; RegisterFile:register_file|R2[3]                                                                                    ; ParallelOUT:parallel_out|DataOut[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 3.145      ;
; 2.897 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.380      ; 5.752      ;
; 2.897 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.380      ; 5.752      ;
; 2.897 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.380      ; 5.752      ;
; 2.897 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.380      ; 5.752      ;
; 2.897 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.380      ; 5.752      ;
; 2.897 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.380      ; 5.752      ;
; 2.906 ; RegisterFile:register_file|R3[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 3.175      ;
; 2.974 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.389      ; 5.838      ;
; 2.982 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.389      ; 5.846      ;
; 2.990 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.373      ; 5.838      ;
; 2.990 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.373      ; 5.838      ;
; 2.995 ; RegisterFile:register_file|R2[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 3.265      ;
; 3.006 ; RegisterFile:register_file|R1[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 3.275      ;
; 3.026 ; RegisterFile:register_file|R7[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 3.288      ;
; 3.048 ; RegisterFile:register_file|R7[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.011     ; 3.303      ;
; 3.048 ; RegisterFile:register_file|R4[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.308      ;
; 3.054 ; RegisterFile:register_file|R3[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 3.323      ;
; 3.058 ; RegisterFile:register_file|R5[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 3.320      ;
; 3.106 ; RegisterFile:register_file|R1[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 3.375      ;
; 3.162 ; RegisterFile:register_file|R2[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 3.432      ;
; 3.168 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.383      ; 6.026      ;
; 3.192 ; RegisterFile:register_file|R6[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.016     ; 3.442      ;
; 3.202 ; RegisterFile:register_file|R7[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.468      ;
; 3.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.381      ; 6.062      ;
; 3.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[5]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.381      ; 6.062      ;
; 3.209 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.381      ; 6.065      ;
; 3.266 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[2]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.532      ;
; 3.299 ; RegisterFile:register_file|R1[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 3.569      ;
; 3.318 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.377      ; 6.170      ;
; 3.360 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[7]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.381      ; 6.216      ;
; 3.397 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.380      ; 5.752      ;
; 3.397 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.380      ; 5.752      ;
; 3.397 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.380      ; 5.752      ;
; 3.397 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.380      ; 5.752      ;
; 3.397 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.380      ; 5.752      ;
; 3.397 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.380      ; 5.752      ;
; 3.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.370      ; 6.244      ;
; 3.421 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.384      ; 6.280      ;
; 3.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.291      ;
; 3.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.291      ;
; 3.431 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.291      ;
; 3.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[0]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.293      ;
; 3.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[5]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.293      ;
; 3.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[7]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.293      ;
; 3.435 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.295      ;
; 3.435 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.295      ;
; 3.440 ; RegisterFile:register_file|R4[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.700      ;
; 3.442 ; RegisterFile:register_file|R1[3]                                                                                    ; ParallelOUT:parallel_out|DataOut[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.009      ; 3.717      ;
; 3.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[5]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.303      ;
; 3.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.303      ;
; 3.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[7]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.303      ;
; 3.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[0]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.303      ;
; 3.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.384      ; 6.308      ;
; 3.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[4]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.384      ; 6.308      ;
; 3.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[0]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.384      ; 6.329      ;
; 3.474 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.389      ; 5.838      ;
; 3.482 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.389      ; 5.846      ;
; 3.487 ; RegisterFile:register_file|R4[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 3.748      ;
; 3.490 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.373      ; 5.838      ;
; 3.490 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.373      ; 5.838      ;
; 3.530 ; RegisterFile:register_file|R7[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.001     ; 3.795      ;
; 3.544 ; RegisterFile:register_file|R3[3]                                                                                    ; ParallelOUT:parallel_out|DataOut[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 3.813      ;
; 3.566 ; PC:pc|PC[7]                                                                                                         ; PC:pc|PC[7]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.832      ;
; 3.576 ; RegisterFile:register_file|R7[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 3.838      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr6~1|combout   ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr6~1|combout   ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad           ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -1.394 ; -1.394       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -1.394 ; -1.394       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -1.394 ; -1.394       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datab                ;
; -1.394 ; -1.394       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datab                ;
; -1.372 ; -1.372       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -1.372 ; -1.372       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -1.372 ; -1.372       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -1.372 ; -1.372       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -1.167 ; -1.167       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -1.167 ; -1.167       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -1.167 ; -1.167       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -1.167 ; -1.167       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -1.061 ; -1.061       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -1.061 ; -1.061       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -1.061 ; -1.061       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~5|combout  ;
; -1.061 ; -1.061       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~5|combout  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1]    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; divide_frequency:clk_2hz|Clk_1Hz ; 3.478 ; 3.478 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[0]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.875 ; 2.875 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[1]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.597 ; 2.597 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[2]    ; divide_frequency:clk_2hz|Clk_1Hz ; 3.478 ; 3.478 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[3]    ; divide_frequency:clk_2hz|Clk_1Hz ; 3.217 ; 3.217 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[4]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.888 ; 2.888 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[5]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.742 ; 2.742 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[6]    ; divide_frequency:clk_2hz|Clk_1Hz ; 3.120 ; 3.120 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[7]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.411 ; 2.411 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; divide_frequency:clk_2hz|Clk_1Hz ; -0.872 ; -0.872 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[0]    ; divide_frequency:clk_2hz|Clk_1Hz ; -1.140 ; -1.140 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[1]    ; divide_frequency:clk_2hz|Clk_1Hz ; -1.031 ; -1.031 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[2]    ; divide_frequency:clk_2hz|Clk_1Hz ; -1.745 ; -1.745 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[3]    ; divide_frequency:clk_2hz|Clk_1Hz ; -1.652 ; -1.652 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[4]    ; divide_frequency:clk_2hz|Clk_1Hz ; -1.385 ; -1.385 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[5]    ; divide_frequency:clk_2hz|Clk_1Hz ; -1.212 ; -1.212 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[6]    ; divide_frequency:clk_2hz|Clk_1Hz ; -1.252 ; -1.252 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[7]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.872 ; -0.872 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 8.292  ; 8.292  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.292  ; 8.292  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 7.535  ; 7.535  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 7.849  ; 7.849  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 7.851  ; 7.851  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 7.565  ; 7.565  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.902  ; 7.902  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 7.719  ; 7.719  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 7.555  ; 7.555  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 7.696  ; 7.696  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.226  ; 7.226  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 17.204 ; 17.204 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 16.026 ; 16.026 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 17.204 ; 17.204 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 16.892 ; 16.892 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 14.021 ; 14.021 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 16.498 ; 16.498 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 15.765 ; 15.765 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.431 ; 12.431 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.297 ; 13.297 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.426 ; 10.426 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.903 ; 12.903 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.170 ; 12.170 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.431 ; 12.431 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.297 ; 13.297 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.426 ; 10.426 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.903 ; 12.903 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.170 ; 12.170 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.772  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.772  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.772  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.772  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 7.535  ; 7.535  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.292  ; 8.292  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 7.535  ; 7.535  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 7.849  ; 7.849  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 7.851  ; 7.851  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 7.565  ; 7.565  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.902  ; 7.902  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 7.719  ; 7.719  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 7.555  ; 7.555  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 7.696  ; 7.696  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.226  ; 7.226  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 12.444 ; 12.444 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 14.033 ; 14.033 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 15.216 ; 15.216 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 14.998 ; 14.998 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 13.721 ; 13.721 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 13.738 ; 13.738 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 12.444 ; 12.444 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.849  ; 8.849  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.438 ; 10.438 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.621 ; 11.621 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.403 ; 11.403 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.126 ; 10.126 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.143 ; 10.143 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.849  ; 8.849  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.849  ; 8.849  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.438 ; 10.438 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.621 ; 11.621 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.403 ; 11.403 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.126 ; 10.126 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.143 ; 10.143 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.849  ; 8.849  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.772  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.772  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.772  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.772  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -5.428 ; -364.858      ;
; CLOCK_50                                                                                                            ; -4.781 ; -103.844      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.403 ; -18.556       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.471 ; -18.006       ;
; CLOCK_50                                                                                                            ; -1.578 ; -1.578        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 0.378  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                            ; -2.000 ; -224.916      ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -0.500 ; -72.000       ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.375 ; -37.420       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                             ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.428 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.977     ; 1.983      ;
; -5.424 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.977     ; 1.979      ;
; -5.388 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.951     ; 1.969      ;
; -5.384 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.951     ; 1.965      ;
; -5.369 ; ULA:ula|ULAResult[2]                                                                                                ; ParallelOUT:parallel_out|DataOut[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.991     ; 1.910      ;
; -5.332 ; ULA:ula|ULAResult[3]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.911      ;
; -5.329 ; ULA:ula|ULAResult[1]                                                                                                ; ParallelOUT:parallel_out|DataOut[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.965     ; 1.896      ;
; -5.328 ; ULA:ula|ULAResult[3]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.907      ;
; -5.326 ; ULA:ula|ULAResult[2]                                                                                                ; ParallelOUT:parallel_out|DataOut[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.984     ; 1.874      ;
; -5.319 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R3[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.985     ; 1.866      ;
; -5.319 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R5[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.981     ; 1.870      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.299 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.045      ;
; -5.297 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.876      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.286     ; 6.039      ;
; -5.293 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.872      ;
; -5.286 ; ULA:ula|ULAResult[1]                                                                                                ; ParallelOUT:parallel_out|DataOut[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.958     ; 1.860      ;
; -5.281 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R6[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.977     ; 1.836      ;
; -5.279 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R3[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.959     ; 1.852      ;
; -5.279 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R5[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.955     ; 1.856      ;
; -5.273 ; ULA:ula|ULAResult[3]                                                                                                ; ParallelOUT:parallel_out|DataOut[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.967     ; 1.838      ;
; -5.243 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R2[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.985     ; 1.790      ;
; -5.241 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R6[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.951     ; 1.822      ;
; -5.230 ; ULA:ula|ULAResult[3]                                                                                                ; ParallelOUT:parallel_out|DataOut[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.960     ; 1.802      ;
; -5.229 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R6[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.808      ;
; -5.223 ; ULA:ula|ULAResult[3]                                                                                                ; RegisterFile:register_file|R3[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.961     ; 1.794      ;
; -5.223 ; ULA:ula|ULAResult[3]                                                                                                ; RegisterFile:register_file|R5[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.957     ; 1.798      ;
; -5.223 ; ULA:ula|ULAResult[5]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.802      ;
; -5.222 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R4[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.977     ; 1.777      ;
; -5.221 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R6[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.977     ; 1.776      ;
; -5.220 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R5[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.972     ; 1.780      ;
; -5.219 ; ULA:ula|ULAResult[5]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.798      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[1]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.212 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[2]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.869      ;
; -5.208 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R1[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.982     ; 1.758      ;
; -5.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.863      ;
; -5.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.863      ;
; -5.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.863      ;
; -5.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.863      ;
; -5.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.863      ;
; -5.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.863      ;
; -5.206 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[5]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.375     ; 5.863      ;
; -5.203 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R2[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.959     ; 1.776      ;
; -5.201 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R4[7]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.976     ; 1.757      ;
; -5.201 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R6[7]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.976     ; 1.757      ;
; -5.198 ; ULA:ula|ULAResult[0]                                                                                                ; RegisterFile:register_file|R4[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.897     ; 1.833      ;
; -5.196 ; ULA:ula|ULAResult[2]                                                                                                ; PC:pc|PC[1]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.983     ; 1.745      ;
; -5.196 ; ULA:ula|ULAResult[2]                                                                                                ; PC:pc|PC[2]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.983     ; 1.745      ;
; -5.194 ; ULA:ula|ULAResult[0]                                                                                                ; RegisterFile:register_file|R6[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.897     ; 1.829      ;
; -5.193 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R1[0]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.982     ; 1.743      ;
; -5.192 ; ULA:ula|ULAResult[2]                                                                                                ; RegisterFile:register_file|R1[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.985     ; 1.739      ;
; -5.190 ; ULA:ula|ULAResult[2]                                                                                                ; PC:pc|PC[5]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.983     ; 1.739      ;
; -5.188 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R3[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.961     ; 1.759      ;
; -5.188 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R5[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.957     ; 1.763      ;
; -5.185 ; ULA:ula|ULAResult[3]                                                                                                ; RegisterFile:register_file|R6[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.953     ; 1.764      ;
; -5.182 ; ULA:ula|ULAResult[7]                                                                                                ; RegisterFile:register_file|R2[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.961     ; 1.753      ;
; -5.182 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R4[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.951     ; 1.763      ;
; -5.181 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R6[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.951     ; 1.762      ;
; -5.180 ; ULA:ula|ULAResult[1]                                                                                                ; RegisterFile:register_file|R5[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -3.946     ; 1.766      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
; -5.175 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[0]                         ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.291     ; 5.916      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.781 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.701     ; 1.579      ;
; -4.741 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.675     ; 1.565      ;
; -4.685 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.677     ; 1.507      ;
; -4.573 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.677     ; 1.395      ;
; -4.551 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.621     ; 1.429      ;
; -4.499 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.677     ; 1.321      ;
; -4.436 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.706     ; 1.229      ;
; -4.422 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.706     ; 1.215      ;
; -4.245 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.665     ; 1.579      ;
; -4.205 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.639     ; 1.565      ;
; -4.149 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.641     ; 1.507      ;
; -4.037 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.641     ; 1.395      ;
; -4.015 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.585     ; 1.429      ;
; -3.978 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.677     ; 0.800      ;
; -3.963 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.641     ; 1.321      ;
; -3.940 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.701     ; 0.738      ;
; -3.934 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.706     ; 0.727      ;
; -3.908 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.677     ; 0.730      ;
; -3.900 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.670     ; 1.229      ;
; -3.886 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.670     ; 1.215      ;
; -3.869 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.621     ; 0.747      ;
; -3.841 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.675     ; 0.665      ;
; -3.770 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.706     ; 0.563      ;
; -3.600 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.677     ; 0.422      ;
; -3.442 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.641     ; 0.800      ;
; -3.404 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.665     ; 0.738      ;
; -3.398 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.670     ; 0.727      ;
; -3.372 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.641     ; 0.730      ;
; -3.333 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.585     ; 0.747      ;
; -3.305 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.639     ; 0.665      ;
; -3.234 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.670     ; 0.563      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.076 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.070      ;
; -3.064 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.641     ; 0.422      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -3.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 4.003      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.964 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.958      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.955 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.949      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.855 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.849      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.834 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.828      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.748 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.742      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.604      ;
; -2.405 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.093     ; 3.311      ;
; -2.405 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.093     ; 3.311      ;
; -2.405 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.093     ; 3.311      ;
; -2.405 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.093     ; 3.311      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.403 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.324      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.382 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.278      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.381 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.285      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.359 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.250      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.262      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.796      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.263 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.798      ; 5.172      ;
; -2.225 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.068      ;
; -2.225 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.068      ;
; -2.225 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.068      ;
; -2.225 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.068      ;
; -2.225 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.068      ;
; -2.225 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.068      ;
; -2.225 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.068      ;
; -2.204 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 5.011      ;
; -2.204 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 5.011      ;
; -2.204 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 5.011      ;
; -2.204 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 5.011      ;
; -2.204 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 5.011      ;
; -2.204 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 5.011      ;
; -2.204 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 5.011      ;
; -2.198 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.707      ; 5.014      ;
; -2.198 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.707      ; 5.014      ;
; -2.198 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.707      ; 5.014      ;
; -2.198 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.707      ; 5.014      ;
; -2.198 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.707      ; 5.014      ;
; -2.198 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.707      ; 5.014      ;
; -2.198 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.707      ; 5.014      ;
; -2.185 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.017      ;
; -2.185 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.017      ;
; -2.185 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.017      ;
; -2.185 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.017      ;
; -2.185 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.017      ;
; -2.185 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.017      ;
; -2.185 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.738      ; 5.017      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.171 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.822      ; 5.098      ;
; -2.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 4.985      ;
; -2.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 4.985      ;
; -2.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 4.985      ;
; -2.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 4.985      ;
; -2.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 4.985      ;
; -2.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 4.985      ;
; -2.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.709      ; 4.985      ;
; -2.152 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 4.990      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.471 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.925      ; 1.454      ;
; -2.426 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 1.496      ;
; -2.373 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 1.547      ;
; -2.300 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 1.649      ;
; -2.287 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.866      ; 1.579      ;
; -2.227 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.925      ; 1.698      ;
; -2.164 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.403      ; 3.361      ;
; -2.128 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.367      ; 3.361      ;
; -2.106 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.930      ; 1.824      ;
; -2.098 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.951      ; 1.853      ;
; -2.089 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.869      ; 1.780      ;
; -2.084 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.403      ; 3.441      ;
; -2.052 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.925      ; 1.873      ;
; -2.050 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.954      ; 1.904      ;
; -2.048 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.367      ; 3.441      ;
; -2.044 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.925      ; 1.881      ;
; -2.035 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.924      ; 1.889      ;
; -2.015 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.941      ; 1.926      ;
; -2.008 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.953      ; 1.945      ;
; -2.008 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.427      ; 3.541      ;
; -2.007 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.961      ; 1.454      ;
; -2.002 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.945      ; 1.943      ;
; -1.989 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 1.931      ;
; -1.988 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.923      ; 1.935      ;
; -1.988 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.401      ; 3.535      ;
; -1.972 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.391      ; 3.541      ;
; -1.971 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.403      ; 3.554      ;
; -1.970 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.916      ; 1.946      ;
; -1.965 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 1.984      ;
; -1.962 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.958      ; 1.496      ;
; -1.959 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.432      ; 3.595      ;
; -1.952 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.365      ; 3.535      ;
; -1.947 ; RegisterFile:register_file|R1[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.002      ;
; -1.935 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.367      ; 3.554      ;
; -1.932 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 1.988      ;
; -1.923 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.396      ; 3.595      ;
; -1.917 ; RegisterFile:register_file|R6[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.946      ; 2.029      ;
; -1.916 ; RegisterFile:register_file|R7[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.916      ; 2.000      ;
; -1.913 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.925      ; 2.012      ;
; -1.911 ; RegisterFile:register_file|R5[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 2.009      ;
; -1.911 ; RegisterFile:register_file|R5[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.916      ; 2.005      ;
; -1.909 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.956      ; 1.547      ;
; -1.908 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.946      ; 2.038      ;
; -1.904 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.954      ; 2.050      ;
; -1.902 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.866      ; 1.964      ;
; -1.901 ; RegisterFile:register_file|R6[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.860      ; 1.959      ;
; -1.884 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.432      ; 3.670      ;
; -1.867 ; RegisterFile:register_file|R2[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.951      ; 2.084      ;
; -1.865 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.347      ; 3.604      ;
; -1.855 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.946      ; 2.091      ;
; -1.851 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 2.071      ;
; -1.848 ; RegisterFile:register_file|R5[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 2.072      ;
; -1.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.396      ; 3.670      ;
; -1.847 ; RegisterFile:register_file|R6[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.916      ; 2.069      ;
; -1.841 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.923      ; 2.082      ;
; -1.836 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.985      ; 1.649      ;
; -1.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.311      ; 3.604      ;
; -1.823 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.902      ; 1.579      ;
; -1.817 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.869      ; 2.052      ;
; -1.808 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.953      ; 2.145      ;
; -1.800 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.866      ; 2.066      ;
; -1.793 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.951      ; 2.158      ;
; -1.788 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 2.132      ;
; -1.787 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 2.135      ;
; -1.785 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.869      ; 2.084      ;
; -1.782 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.864      ; 2.082      ;
; -1.771 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.912      ; 2.141      ;
; -1.771 ; RegisterFile:register_file|R1[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.924      ; 2.153      ;
; -1.771 ; RegisterFile:register_file|R7[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 2.149      ;
; -1.763 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.961      ; 1.698      ;
; -1.759 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 2.163      ;
; -1.750 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 2.172      ;
; -1.745 ; RegisterFile:register_file|R6[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.948      ; 2.203      ;
; -1.743 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.206      ;
; -1.740 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.951      ; 2.211      ;
; -1.739 ; RegisterFile:register_file|R4[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.941      ; 2.202      ;
; -1.739 ; RegisterFile:register_file|R4[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.860      ; 2.121      ;
; -1.734 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.215      ;
; -1.734 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 2.188      ;
; -1.724 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.225      ;
; -1.721 ; RegisterFile:register_file|R7[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 2.199      ;
; -1.720 ; RegisterFile:register_file|R4[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.916      ; 2.196      ;
; -1.699 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.924      ; 2.225      ;
; -1.697 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.953      ; 2.256      ;
; -1.697 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 2.225      ;
; -1.694 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.255      ;
; -1.692 ; RegisterFile:register_file|R7[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.257      ;
; -1.686 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.263      ;
; -1.685 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.959      ; 2.274      ;
; -1.685 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.869      ; 2.184      ;
; -1.682 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.860      ; 2.178      ;
; -1.679 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.930      ; 2.251      ;
; -1.671 ; RegisterFile:register_file|R7[1]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.942      ; 2.271      ;
; -1.670 ; RegisterFile:register_file|R6[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.917      ; 2.247      ;
; -1.666 ; RegisterFile:register_file|R5[1]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.942      ; 2.276      ;
; -1.665 ; RegisterFile:register_file|R4[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.945      ; 2.280      ;
; -1.664 ; RegisterFile:register_file|R5[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.285      ;
; -1.664 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.403      ; 3.361      ;
; -1.661 ; RegisterFile:register_file|R6[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.919      ; 2.258      ;
; -1.659 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 2.261      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.578 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.652      ; 0.367      ;
; -1.078 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; -0.500       ; 1.652      ; 0.367      ;
; 0.125  ; PC:pc|PC[4]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.379      ; 0.642      ;
; 0.186  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.380      ; 0.704      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.234  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.375      ; 0.747      ;
; 0.253  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.259  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.269  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.421      ;
; 0.269  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.421      ;
; 0.274  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.426      ;
; 0.301  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.453      ;
; 0.320  ; divide_frequency:clk_2hz|clk[25]          ; divide_frequency:clk_2hz|clk[25]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.472      ;
; 0.322  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.375      ; 0.835      ;
; 0.333  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.291      ; 0.762      ;
; 0.334  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.342  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.286      ; 0.766      ;
; 0.347  ; PC:pc|PC[2]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.375      ; 0.860      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.355  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; divide_frequency:clk_2hz|clk[6]           ; divide_frequency:clk_2hz|clk[6]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; divide_frequency:clk_2hz|clk[11]          ; divide_frequency:clk_2hz|clk[11]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; divide_frequency:clk_2hz|clk[12]          ; divide_frequency:clk_2hz|clk[12]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; divide_frequency:clk_2hz|clk[14]          ; divide_frequency:clk_2hz|clk[14]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; divide_frequency:clk_2hz|clk[15]          ; divide_frequency:clk_2hz|clk[15]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; divide_frequency:clk_2hz|clk[22]          ; divide_frequency:clk_2hz|clk[22]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; divide_frequency:clk_2hz|clk[24]          ; divide_frequency:clk_2hz|clk[24]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; divide_frequency:clk_2hz|clk[20]          ; divide_frequency:clk_2hz|clk[20]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; divide_frequency:clk_2hz|clk[4]           ; divide_frequency:clk_2hz|clk[4]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; divide_frequency:clk_2hz|clk[1]           ; divide_frequency:clk_2hz|clk[1]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; divide_frequency:clk_2hz|clk[9]           ; divide_frequency:clk_2hz|clk[9]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; divide_frequency:clk_2hz|clk[23]          ; divide_frequency:clk_2hz|clk[23]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; divide_frequency:clk_2hz|clk[16]          ; divide_frequency:clk_2hz|clk[16]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; divide_frequency:clk_2hz|clk[19]          ; divide_frequency:clk_2hz|clk[19]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.376  ; divide_frequency:clk_2hz|clk[2]           ; divide_frequency:clk_2hz|clk[2]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; divide_frequency:clk_2hz|clk[3]           ; divide_frequency:clk_2hz|clk[3]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 0.537      ;
; 0.383  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.389  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.539      ;
; 0.389  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.393  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.395  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.396  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.548      ;
; 0.396  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.548      ;
; 0.404  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.555      ;
; 0.427  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 0.581      ;
; 0.427  ; PC:pc|PC[3]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.379      ; 0.944      ;
; 0.436  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.286      ; 0.860      ;
; 0.440  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.593      ;
; 0.441  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 0.595      ;
; 0.443  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.596      ;
; 0.451  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.454  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.605      ;
; 0.454  ; PC:pc|PC[2]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.286      ; 0.878      ;
; 0.455  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.456  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.456  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.458  ; PC:pc|PC[7]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.380      ; 0.976      ;
; 0.459  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.609      ;
; 0.468  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.009     ; 0.611      ;
; 0.469  ; RegisterFile:register_file|R1[1]          ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.280      ; 0.887      ;
; 0.470  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.009     ; 0.613      ;
; 0.470  ; RegisterFile:register_file|R1[0]          ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.280      ; 0.888      ;
; 0.486  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 0.640      ;
; 0.492  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.644      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.646      ;
; 0.496  ; divide_frequency:clk_2hz|clk[11]          ; divide_frequency:clk_2hz|clk[12]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; divide_frequency:clk_2hz|clk[14]          ; divide_frequency:clk_2hz|clk[15]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                             ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.378 ; RegisterFile:register_file|R1[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.530      ;
; 0.573 ; RegisterFile:register_file|R3[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 0.721      ;
; 0.601 ; RegisterFile:register_file|R3[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.011     ; 0.742      ;
; 0.708 ; RegisterFile:register_file|R2[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.002     ; 0.858      ;
; 0.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.440      ; 2.518      ;
; 0.805 ; RegisterFile:register_file|R2[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.009     ; 0.948      ;
; 0.816 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.439      ; 2.529      ;
; 0.834 ; RegisterFile:register_file|R1[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.001      ; 0.987      ;
; 0.835 ; RegisterFile:register_file|R1[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.001      ; 0.988      ;
; 0.944 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.444      ; 2.662      ;
; 1.000 ; RegisterFile:register_file|R6[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.147      ;
; 1.010 ; RegisterFile:register_file|R4[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.158      ;
; 1.026 ; RegisterFile:register_file|R3[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.001     ; 1.177      ;
; 1.032 ; RegisterFile:register_file|R2[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.188      ;
; 1.045 ; RegisterFile:register_file|R3[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.201      ;
; 1.048 ; RegisterFile:register_file|R6[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.195      ;
; 1.079 ; RegisterFile:register_file|R5[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.227      ;
; 1.082 ; RegisterFile:register_file|R7[4]                                                                                    ; ParallelOUT:parallel_out|DataOut[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.230      ;
; 1.090 ; RegisterFile:register_file|R2[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.001      ; 1.243      ;
; 1.107 ; RegisterFile:register_file|R2[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.001      ; 1.260      ;
; 1.112 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.440      ; 2.826      ;
; 1.162 ; RegisterFile:register_file|R4[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.015     ; 1.299      ;
; 1.192 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.444      ; 2.910      ;
; 1.196 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.444      ; 2.914      ;
; 1.213 ; RegisterFile:register_file|R4[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.360      ;
; 1.220 ; RegisterFile:register_file|R6[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.367      ;
; 1.228 ; RegisterFile:register_file|R1[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.007     ; 1.373      ;
; 1.281 ; RegisterFile:register_file|R5[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.011     ; 1.422      ;
; 1.288 ; RegisterFile:register_file|R6[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.436      ;
; 1.304 ; RegisterFile:register_file|R2[3]                                                                                    ; ParallelOUT:parallel_out|DataOut[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.460      ;
; 1.304 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.440      ; 2.518      ;
; 1.316 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.439      ; 2.529      ;
; 1.323 ; RegisterFile:register_file|R3[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.479      ;
; 1.328 ; RegisterFile:register_file|R1[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 1.483      ;
; 1.339 ; RegisterFile:register_file|R7[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 1.488      ;
; 1.350 ; RegisterFile:register_file|R5[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 1.499      ;
; 1.356 ; RegisterFile:register_file|R7[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.011     ; 1.497      ;
; 1.368 ; RegisterFile:register_file|R1[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 1.523      ;
; 1.382 ; RegisterFile:register_file|R4[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.529      ;
; 1.384 ; RegisterFile:register_file|R2[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.540      ;
; 1.392 ; RegisterFile:register_file|R3[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.548      ;
; 1.408 ; RegisterFile:register_file|R6[5]                                                                                    ; ParallelOUT:parallel_out|DataOut[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.015     ; 1.545      ;
; 1.426 ; RegisterFile:register_file|R7[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.578      ;
; 1.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.444      ; 2.662      ;
; 1.460 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[2]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.612      ;
; 1.463 ; RegisterFile:register_file|R2[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.619      ;
; 1.481 ; RegisterFile:register_file|R1[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.637      ;
; 1.540 ; RegisterFile:register_file|R4[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.687      ;
; 1.540 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.446      ; 3.260      ;
; 1.540 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.446      ; 3.260      ;
; 1.540 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.446      ; 3.260      ;
; 1.540 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.446      ; 3.260      ;
; 1.540 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.446      ; 3.260      ;
; 1.540 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.446      ; 3.260      ;
; 1.551 ; RegisterFile:register_file|R7[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.001     ; 1.702      ;
; 1.557 ; RegisterFile:register_file|R5[7]                                                                                    ; ParallelOUT:parallel_out|DataOut[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.001     ; 1.708      ;
; 1.558 ; RegisterFile:register_file|R1[3]                                                                                    ; ParallelOUT:parallel_out|DataOut[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.009      ; 1.719      ;
; 1.563 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.448      ; 3.285      ;
; 1.571 ; RegisterFile:register_file|R4[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.719      ;
; 1.575 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.439      ; 3.288      ;
; 1.575 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.439      ; 3.288      ;
; 1.583 ; PC:pc|PC[7]                                                                                                         ; PC:pc|PC[7]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.735      ;
; 1.583 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[5]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.447      ; 3.304      ;
; 1.585 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.447      ; 3.306      ;
; 1.586 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.447      ; 3.307      ;
; 1.591 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.455      ; 3.320      ;
; 1.594 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[3]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.455      ; 3.323      ;
; 1.597 ; RegisterFile:register_file|R7[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 1.746      ;
; 1.610 ; RegisterFile:register_file|R3[3]                                                                                    ; ParallelOUT:parallel_out|DataOut[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.766      ;
; 1.612 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.440      ; 2.826      ;
; 1.625 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[2]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.777      ;
; 1.627 ; RegisterFile:register_file|R5[0]                                                                                    ; ParallelOUT:parallel_out|DataOut[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 1.776      ;
; 1.666 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[7]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.447      ; 3.387      ;
; 1.684 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[1]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.407      ;
; 1.688 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[1]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.840      ;
; 1.689 ; RegisterFile:register_file|R4[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.837      ;
; 1.692 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.444      ; 2.910      ;
; 1.696 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                         ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.444      ; 2.914      ;
; 1.697 ; RegisterFile:register_file|R3[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.853      ;
; 1.713 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[0]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.865      ;
; 1.717 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[6]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.869      ;
; 1.721 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[6]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.868      ;
; 1.722 ; RegisterFile:register_file|R6[1]                                                                                    ; ParallelOUT:parallel_out|DataOut[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.870      ;
; 1.729 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.443      ; 3.446      ;
; 1.737 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[0]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.460      ;
; 1.745 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[4]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.897      ;
; 1.745 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[7]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.005     ; 1.892      ;
; 1.747 ; RegisterFile:register_file|R6[2]                                                                                    ; ParallelOUT:parallel_out|DataOut[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.895      ;
; 1.757 ; RegisterFile:register_file|R2[3]                                                                                    ; PC:pc|PC[3]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.002     ; 1.907      ;
; 1.758 ; RegisterFile:register_file|R7[6]                                                                                    ; ParallelOUT:parallel_out|DataOut[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.001     ; 1.909      ;
; 1.772 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOUT:parallel_out|DataOut[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.436      ; 3.482      ;
; 1.780 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[3]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.932      ;
; 1.789 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[2]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.442      ; 3.505      ;
; 1.790 ; RegisterFile:register_file|R5[3]                                                                                    ; ParallelOUT:parallel_out|DataOut[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.009     ; 1.933      ;
; 1.791 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[5]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.943      ;
; 1.803 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[2]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.005      ; 1.960      ;
; 1.805 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[0]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.451      ; 3.530      ;
; 1.805 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[5]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.451      ; 3.530      ;
; 1.805 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[7]    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.451      ; 3.530      ;
; 1.806 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[4]                         ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.954      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; ParallelOUT:parallel_out|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1]    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr6~1|combout   ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr6~1|combout   ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad           ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -0.375 ; -0.375       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datab                ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datab                ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -0.326 ; -0.326       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.326 ; -0.326       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.326 ; -0.326       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -0.326 ; -0.326       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -0.244 ; -0.244       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -0.244 ; -0.244       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -0.244 ; -0.244       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -0.244 ; -0.244       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -0.178 ; -0.178       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -0.178 ; -0.178       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~5|combout  ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~5|combout  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; divide_frequency:clk_2hz|Clk_1Hz ; 1.351 ; 1.351 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[0]    ; divide_frequency:clk_2hz|Clk_1Hz ; 1.099 ; 1.099 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[1]    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.969 ; 0.969 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[2]    ; divide_frequency:clk_2hz|Clk_1Hz ; 1.351 ; 1.351 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[3]    ; divide_frequency:clk_2hz|Clk_1Hz ; 1.297 ; 1.297 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[4]    ; divide_frequency:clk_2hz|Clk_1Hz ; 1.202 ; 1.202 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[5]    ; divide_frequency:clk_2hz|Clk_1Hz ; 1.066 ; 1.066 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[6]    ; divide_frequency:clk_2hz|Clk_1Hz ; 1.238 ; 1.238 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[7]    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.858 ; 0.858 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; divide_frequency:clk_2hz|Clk_1Hz ; -0.130 ; -0.130 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[0]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.294 ; -0.294 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[1]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.225 ; -0.225 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[2]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.541 ; -0.541 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[3]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.548 ; -0.548 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[4]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500 ; -0.500 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[5]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.343 ; -0.343 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[6]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.355 ; -0.355 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[7]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.130 ; -0.130 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.626 ; 4.626 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.626 ; 4.626 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.296 ; 4.296 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.294 ; 4.294 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.179 ; 4.179 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.328 ; 4.328 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.219 ; 4.219 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.172 ; 4.172 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.194 ; 4.194 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.013 ; 4.013 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 8.957 ; 8.957 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 8.470 ; 8.470 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 8.957 ; 8.957 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 8.806 ; 8.806 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 7.616 ; 7.616 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 8.687 ; 8.687 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 8.316 ; 8.316 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.016 ; 7.016 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.529 ; 6.529 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.016 ; 7.016 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.865 ; 6.865 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.675 ; 5.675 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.746 ; 6.746 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.375 ; 6.375 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.016 ; 7.016 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.529 ; 6.529 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.016 ; 7.016 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.865 ; 6.865 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.675 ; 5.675 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.746 ; 6.746 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.375 ; 6.375 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.023 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.023 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.023 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.023 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.626 ; 4.626 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.296 ; 4.296 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.294 ; 4.294 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.179 ; 4.179 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.328 ; 4.328 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.219 ; 4.219 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.172 ; 4.172 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.194 ; 4.194 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.013 ; 4.013 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 6.886 ; 6.886 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 7.595 ; 7.595 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 8.082 ; 8.082 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 7.972 ; 7.972 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 7.520 ; 7.520 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 7.465 ; 7.465 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 6.886 ; 6.886 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.654 ; 5.654 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.141 ; 6.141 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.031 ; 6.031 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.579 ; 5.579 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.524 ; 5.524 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.654 ; 5.654 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.141 ; 6.141 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.031 ; 6.031 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.579 ; 5.579 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.524 ; 5.524 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.023 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.023 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.023 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.023 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                                ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                     ; -11.810   ; -4.512  ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                                                                                                            ; -10.563   ; -2.533  ; N/A      ; N/A     ; -2.000              ;
;  RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.791    ; -4.512  ; N/A      ; N/A     ; -1.453              ;
;  divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -11.810   ; 0.378   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                                      ; -1142.096 ; -35.498 ; 0.0      ; 0.0     ; -477.258            ;
;  CLOCK_50                                                                                                            ; -305.223  ; -2.533  ; N/A      ; N/A     ; -224.916            ;
;  RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -44.739   ; -32.965 ; N/A      ; N/A     ; -180.342            ;
;  divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -792.134  ; 0.000   ; N/A      ; N/A     ; -72.000             ;
+----------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; divide_frequency:clk_2hz|Clk_1Hz ; 3.478 ; 3.478 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[0]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.875 ; 2.875 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[1]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.597 ; 2.597 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[2]    ; divide_frequency:clk_2hz|Clk_1Hz ; 3.478 ; 3.478 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[3]    ; divide_frequency:clk_2hz|Clk_1Hz ; 3.217 ; 3.217 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[4]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.888 ; 2.888 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[5]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.742 ; 2.742 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[6]    ; divide_frequency:clk_2hz|Clk_1Hz ; 3.120 ; 3.120 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[7]    ; divide_frequency:clk_2hz|Clk_1Hz ; 2.411 ; 2.411 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; divide_frequency:clk_2hz|Clk_1Hz ; -0.130 ; -0.130 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[0]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.294 ; -0.294 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[1]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.225 ; -0.225 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[2]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.541 ; -0.541 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[3]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.548 ; -0.548 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[4]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500 ; -0.500 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[5]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.343 ; -0.343 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[6]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.355 ; -0.355 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
;  SW[7]    ; divide_frequency:clk_2hz|Clk_1Hz ; -0.130 ; -0.130 ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 8.292  ; 8.292  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.292  ; 8.292  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 7.535  ; 7.535  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 7.849  ; 7.849  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 7.851  ; 7.851  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 7.565  ; 7.565  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.902  ; 7.902  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 7.719  ; 7.719  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 7.555  ; 7.555  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 7.696  ; 7.696  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.226  ; 7.226  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 17.204 ; 17.204 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 16.026 ; 16.026 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 17.204 ; 17.204 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 16.892 ; 16.892 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 14.021 ; 14.021 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 16.498 ; 16.498 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 15.765 ; 15.765 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.431 ; 12.431 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.297 ; 13.297 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.426 ; 10.426 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.903 ; 12.903 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.170 ; 12.170 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.431 ; 12.431 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.609 ; 13.609 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.297 ; 13.297 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.426 ; 10.426 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.903 ; 12.903 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.170 ; 12.170 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.772  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.772  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.772  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.772  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.626 ; 4.626 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.296 ; 4.296 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.294 ; 4.294 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.179 ; 4.179 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.328 ; 4.328 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.219 ; 4.219 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.172 ; 4.172 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.194 ; 4.194 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.013 ; 4.013 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 6.886 ; 6.886 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 7.595 ; 7.595 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 8.082 ; 8.082 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 7.972 ; 7.972 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 7.520 ; 7.520 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 7.465 ; 7.465 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 6.886 ; 6.886 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.654 ; 5.654 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.141 ; 6.141 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.031 ; 6.031 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.579 ; 5.579 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.524 ; 5.524 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.654 ; 5.654 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.141 ; 6.141 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.031 ; 6.031 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.579 ; 5.579 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.524 ; 5.524 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.945 ; 4.945 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.023 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.023 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.023 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.023 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                            ; CLOCK_50                                                                                                            ; 2601     ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50                                                                                                            ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                            ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 630936   ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 11112    ; 0        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 61839    ; 61839    ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 118272   ; 0        ; 118272   ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2688     ; 0        ; 2688     ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10536    ; 10536    ; 10536    ; 10536    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                            ; CLOCK_50                                                                                                            ; 2601     ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50                                                                                                            ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                            ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 630936   ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 11112    ; 0        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 61839    ; 61839    ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 118272   ; 0        ; 118272   ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2688     ; 0        ; 2688     ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10536    ; 10536    ; 10536    ; 10536    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 15 09:08:33 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name divide_frequency:clk_2hz|Clk_1Hz divide_frequency:clk_2hz|Clk_1Hz
    Info (332105): create_clock -period 1.000 -name RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: instr_mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control_unit|WideOr6~0  from: dataa  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datab  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.810
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.810      -792.134 divide_frequency:clk_2hz|Clk_1Hz 
    Info (332119):   -10.563      -305.223 CLOCK_50 
    Info (332119):    -5.791       -44.739 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -4.512
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.512       -32.965 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.533        -2.533 CLOCK_50 
    Info (332119):     0.783         0.000 divide_frequency:clk_2hz|Clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -1.453      -180.342 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -72.000 divide_frequency:clk_2hz|Clk_1Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: instr_mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control_unit|WideOr6~0  from: dataa  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datab  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.428
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.428      -364.858 divide_frequency:clk_2hz|Clk_1Hz 
    Info (332119):    -4.781      -103.844 CLOCK_50 
    Info (332119):    -2.403       -18.556 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.471
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.471       -18.006 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.578        -1.578 CLOCK_50 
    Info (332119):     0.378         0.000 divide_frequency:clk_2hz|Clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500       -72.000 divide_frequency:clk_2hz|Clk_1Hz 
    Info (332119):    -0.375       -37.420 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4549 megabytes
    Info: Processing ended: Thu Dec 15 09:08:35 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


