CommandLine
C:\Xilinx\10.1\ISE\bin\nt\unwrapped\par.exe -ise C:/Documents and Settings/John/Desktop/RevEng-1/fpga4fun/Step 2a - Create Bitstream/LogicAnalyzer.ise -w -intstyle ise -ol std -t 1 PCI_LogicAnalyzer_map.ncd PCI_LogicAnalyzer.ncd PCI_LogicAnalyzer.pcf
s
FormatString
par [-ol std|med|high] [-pl std|med|high] [-rl std|med|high] [-xe n|c] [-t <costtable:1,100>] [-p] [-k] [-r] [-w] [-smartguide <guidefile[.ncd]>] [-n <iterations:0,100>] [-s <savebest:1,100>] [-m <nodelistfile>] [-x] [-ub] [-nopad] [-power on|off] [-activityfile <activityfile[.vcd|.saif]>] [-ntd] [-intstyle ise|xflow|silent] [-ise <projectrepositoryfile>] [--strategy use_placement|keep_placement|ignore_placement]<infile[.ncd]> <outfile> [<constraintsfile[.pcf]>]
s
