// Seed: 2149643736
module module_0;
  logic id_1;
  parameter real id_2 = 1;
  bit id_3, id_4[1 'd0 : 1], id_5;
  parameter id_6 = id_2;
  initial begin : LABEL_0
    id_5 <= -1;
  end
  assign id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input tri1 id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    input supply0 id_8
);
  wire id_10 = id_10, id_11;
  module_0 modCall_1 ();
endmodule
