// Seed: 420188229
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1
    , id_15,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input logic id_5,
    input supply1 id_6,
    output logic id_7,
    output wor id_8,
    output tri1 id_9,
    input tri id_10,
    output wand id_11,
    input supply1 id_12
    , id_16,
    output wand id_13
);
  always @(1) begin
    if (id_10) begin
      return 1'h0;
    end else begin
      `define pp_17 0
      id_7 <= id_5;
    end
  end
  nand (id_0, id_1, id_10, id_12, id_15, id_16, id_2, id_3, id_4, id_5, id_6);
  module_0();
endmodule
