// Execute the verilog code for a counter designed in gate level modelling for a counter that counts 0,2,4,5,7,9,11,0,2,4...

module counter(output reg [3:0]counter,input clk,rst);
always@(posedge clk or rst)
begin
if(rst | counter==4'b1011) begin counter=4'b0000;end
else if(counter==4'b0100)begin counter=counter+4'd1;end
else begin counter=counter+4'd2;end
end
endmodule
