From 979ae74fbec0dc2c73c24fa1beb5957639894c01 Mon Sep 17 00:00:00 2001
From: Dmitry Shifrin <dmitry.shifrin@cogentembedded.com>
Date: Thu, 28 Jul 2016 09:43:12 +0300
Subject: [PATCH] add for clk driver RZG support

---
 arch/arm/boot/dts/r8a7745.dtsi       | 14 +++++++++++++-
 drivers/clk/shmobile/clk-rcar-gen2.c | 10 ++++++++++
 2 files changed, 23 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/r8a7745.dtsi b/arch/arm/boot/dts/r8a7745.dtsi
index 13f527d..764c378 100644
--- a/arch/arm/boot/dts/r8a7745.dtsi
+++ b/arch/arm/boot/dts/r8a7745.dtsi
@@ -45,6 +45,8 @@
 			reg = <0>;
 			clock-frequency = <1000000000>;
 			power-domains = <&sysc R8A7745_PD_CA7_CPU0>;
+			clocks = <&z2>;
+			operating-points = <1000000 1000000>;
 			next-level-cache = <&L2_CA7>;
 		};
 
@@ -925,7 +927,7 @@
 			clocks = <&extal_clk>;
 			#clock-cells = <1>;
 			clock-output-names = "main", "pll0", "pll1", "pll3",
-					     "lb", "qspi", "sdh", "sd0", "z";
+					     "lb", "qspi", "sdh", "sd0";
 			#power-domain-cells = <0>;
 		};
 		/* Variable factor clocks */
@@ -960,6 +962,16 @@
 			clock-mult = <1>;
 			clock-output-names = "pll1_div2";
 		};
+
+		z2: z2 {
+			compatible = "fixed-factor-clock";
+			clocks = <&cpg_clocks R8A7745_CLK_PLL0>;
+			#clock-cells = <0>;
+			clock-div = <3>;
+			clock-mult = <1>;
+			clock-output-names = "z2";
+		};
+
 		zg_clk: zg_clk {
 			compatible = "fixed-factor-clock";
 			clocks = <&cpg_clocks R8A7745_CLK_PLL1>;
diff --git a/drivers/clk/shmobile/clk-rcar-gen2.c b/drivers/clk/shmobile/clk-rcar-gen2.c
index b83420c..aa7b642 100644
--- a/drivers/clk/shmobile/clk-rcar-gen2.c
+++ b/drivers/clk/shmobile/clk-rcar-gen2.c
@@ -328,6 +328,11 @@ static const struct of_device_id cpg_of_match[] = {
 	},
 
 	{
+		.compatible = "renesas,r8a7743-cpg-clocks",
+		.data = &var_pll0_ratio,
+	},
+
+	{
 		.compatible = "renesas,r8a7792-cpg-clocks",
 		.data = &fix_pll0_ratio,
 	},
@@ -341,6 +346,11 @@ static const struct of_device_id cpg_of_match[] = {
 		.compatible = "renesas,r8a7794-cpg-clocks",
 		.data = &fix_pll0_ratio,
 	},
+
+	{
+		.compatible = "renesas,r8a7745-cpg-clocks",
+		.data = &fix_pll0_ratio,
+	},
 	{}
 };
 
-- 
1.9.1

