module wideexpr_00164(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?-(($unsigned((5'sb00110)<=(s1)))>>>({(ctrl[1]?(+(5'sb11010))^((ctrl[7]?((s4)<<<(s7))<<(s6):+(s3))):+(!($signed({s2,s7,s7})))),$unsigned(3'sb100),{1{$signed(3'sb010)}},$signed(2'sb11)})):(ctrl[6]?($signed(u6))<<((s7)^($signed((ctrl[0]?(ctrl[7]?(ctrl[0]?s6:1'sb1):2'sb00):(-((ctrl[7]?s6:2'sb00)))>>(s3))))):+(5'sb00101)));
  assign y1 = (ctrl[3]?1'b0:($unsigned(1'sb1))^~(s7));
  assign y2 = ({+((ctrl[0]?-(|(6'b010011)):s4))})<<<(({(2'sb01)==((ctrl[7]?(s2)>>>(s4):5'sb11011)),($signed(u2))>>(((ctrl[5]?5'sb01011:s5))&((6'sb010110)&(s3)))})>(u2));
  assign y3 = +(u3);
  assign y4 = (6'sb001111)>>>(3'sb111);
  assign y5 = 3'b101;
  assign y6 = $unsigned(1'sb0);
  assign y7 = -($signed(&(({4{(ctrl[5]?$signed({(ctrl[5]?6'sb110110:s0),s5}):s2)}})|((2'b10)+(2'sb11)))));
endmodule
