TimeQuest Timing Analyzer report for Project2
Wed Nov 11 03:28:54 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'Clock10'
 14. Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'Clock10'
 16. Slow Model Minimum Pulse Width: 'Clock10'
 17. Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 28. Fast Model Setup: 'Clock10'
 29. Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 30. Fast Model Hold: 'Clock10'
 31. Fast Model Minimum Pulse Width: 'Clock10'
 32. Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Project2                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Timing.sdc    ; OK     ; Wed Nov 11 03:28:52 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                            ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; Clock10                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                        ; { CLOCK_50 }                             ;
; PLL_inst|altpll_component|pll|clk[0] ; Generated ; 142.857 ; 7.0 MHz   ; 0.000 ; 71.428 ; 50.00      ; 10        ; 7           ;       ;        ;           ;            ; false    ; Clock10 ; PLL_inst|altpll_component|pll|inclk[0] ; { PLL_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 28.91 MHz ; 28.91 MHz       ; PLL_inst|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+--------------------------------------+---------+---------------+
; Clock                                ; Slack   ; End Point TNS ;
+--------------------------------------+---------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 54.131  ; 0.000         ;
; Clock10                              ; 106.027 ; 0.000         ;
+--------------------------------------+---------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.612 ; 0.000         ;
; Clock10                              ; 3.783 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; Clock10                              ; 50.000 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 68.864 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.081     ; 17.255     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.136 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.249     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.140 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.082     ; 17.245     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.144 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.237     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.147 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.234     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.194 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.077     ; 17.196     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.282 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.075     ; 17.110     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_we_reg        ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg0  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg1  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg2  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg3  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg4  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg5  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg6  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg7  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg8  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg9  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.294 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg10 ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.085     ; 17.088     ;
; 54.299 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_we_reg        ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.082     ;
; 54.299 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg0  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.082     ;
; 54.299 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg1  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.082     ;
; 54.299 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg2  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.086     ; 17.082     ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock10'                                                                                                                            ;
+---------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 106.027 ; SevenSeg:sevenSeg0|dOut[2]~2_OTERM53 ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 8.153      ;
; 106.317 ; SevenSeg:sevenSeg0|dOut[0]~0_OTERM49 ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 7.863      ;
; 106.351 ; SevenSeg:sevenSeg0|dOut[4]~4_OTERM59 ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 7.829      ;
; 106.402 ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 7.771      ;
; 106.613 ; SevenSeg:sevenSeg0|dOut[1]~1_OTERM51 ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 7.567      ;
; 106.613 ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 7.560      ;
; 106.738 ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 7.435      ;
; 107.431 ; SevenSeg:sevenSeg2|dOut[2]~2_OTERM21 ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 6.748      ;
; 107.510 ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 6.663      ;
; 107.877 ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 6.296      ;
; 107.882 ; DataMemory:dataMemory|ledr[8]        ; LEDR[8] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 6.297      ;
; 107.969 ; SevenSeg:sevenSeg2|dOut[6]~6_OTERM31 ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 6.210      ;
; 108.002 ; SevenSeg:sevenSeg2|dOut[4]~4_OTERM27 ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 6.177      ;
; 108.058 ; SevenSeg:sevenSeg0|dOut[6]~6_OTERM63 ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 6.122      ;
; 108.137 ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 6.036      ;
; 108.224 ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.949      ;
; 108.266 ; SevenSeg:sevenSeg0|dOut[3]~3_OTERM57 ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 5.914      ;
; 108.320 ; SevenSeg:sevenSeg2|dOut[3]~3_OTERM25 ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 5.859      ;
; 108.392 ; SevenSeg:sevenSeg2|dOut[5]~5_OTERM29 ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 5.787      ;
; 108.405 ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.768      ;
; 108.535 ; DataMemory:dataMemory|ledr[9]        ; LEDR[9] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.112     ; 5.639      ;
; 108.725 ; DataMemory:dataMemory|ledr[4]        ; LEDR[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.448      ;
; 108.738 ; DataMemory:dataMemory|ledr[7]        ; LEDR[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.435      ;
; 108.856 ; DataMemory:dataMemory|ledr[5]        ; LEDR[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.317      ;
; 108.874 ; DataMemory:dataMemory|ledr[2]        ; LEDR[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.299      ;
; 108.874 ; DataMemory:dataMemory|ledr[3]        ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.299      ;
; 108.908 ; DataMemory:dataMemory|ledr[6]        ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 5.265      ;
; 108.926 ; SevenSeg:sevenSeg2|dOut[1]~1_OTERM19 ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 5.253      ;
; 108.956 ; SevenSeg:sevenSeg3|dOut[2]~2_OTERM5  ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.095     ; 5.235      ;
; 108.977 ; SevenSeg:sevenSeg2|dOut[0]~0_OTERM17 ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.107     ; 5.202      ;
; 109.210 ; DataMemory:dataMemory|ledg[5]        ; LEDG[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.970      ;
; 109.226 ; DataMemory:dataMemory|ledg[4]        ; LEDG[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.954      ;
; 109.232 ; DataMemory:dataMemory|ledr[1]        ; LEDR[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 4.941      ;
; 109.522 ; DataMemory:dataMemory|ledg[2]        ; LEDG[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.658      ;
; 109.563 ; DataMemory:dataMemory|ledg[1]        ; LEDG[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.617      ;
; 109.564 ; DataMemory:dataMemory|ledg[6]        ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.616      ;
; 109.590 ; SevenSeg:sevenSeg3|dOut[1]~1_OTERM3  ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.095     ; 4.601      ;
; 109.592 ; DataMemory:dataMemory|ledg[7]        ; LEDG[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.588      ;
; 109.598 ; DataMemory:dataMemory|ledg[3]        ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.582      ;
; 109.602 ; DataMemory:dataMemory|ledg[0]        ; LEDG[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.106     ; 4.578      ;
; 109.606 ; DataMemory:dataMemory|ledr[0]        ; LEDR[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.113     ; 4.567      ;
; 109.775 ; SevenSeg:sevenSeg3|dOut[6]~6_OTERM15 ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.095     ; 4.416      ;
; 109.805 ; SevenSeg:sevenSeg3|dOut[0]~0_OTERM1  ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.095     ; 4.386      ;
; 110.126 ; SevenSeg:sevenSeg3|dOut[5]~5_OTERM13 ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.095     ; 4.065      ;
; 110.289 ; SevenSeg:sevenSeg3|dOut[4]~4_OTERM11 ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.095     ; 3.902      ;
; 110.502 ; SevenSeg:sevenSeg3|dOut[3]~3_OTERM9  ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; -0.095     ; 3.689      ;
+---------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                ;
+-------+----------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.612 ; buff_SW[8]                       ; DataMemory:dataMemory|sw_reg[8]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.617 ; buff_SW[2]                       ; DataMemory:dataMemory|sw_reg[2]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.624 ; buff_SW[1]                       ; DataMemory:dataMemory|sw_reg[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.760 ; buff_SW[9]                       ; DataMemory:dataMemory|sw_reg[9]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.762 ; buff_SW[7]                       ; DataMemory:dataMemory|sw_reg[7]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.764 ; buff_SW[3]                       ; DataMemory:dataMemory|sw_reg[3]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.766 ; buff_SW[0]                       ; DataMemory:dataMemory|sw_reg[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.851 ; buff_KEY[3]                      ; DataMemory:dataMemory|key_reg[3]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.136      ;
; 0.857 ; buff_KEY[1]                      ; DataMemory:dataMemory|key_reg[1]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.142      ;
; 0.992 ; buff_KEY[2]                      ; DataMemory:dataMemory|key_reg[2]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.277      ;
; 1.000 ; buff_KEY[0]                      ; DataMemory:dataMemory|key_reg[0]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.285      ;
; 1.026 ; Register:pc|dataOut[0]           ; buff_incrementedPC[0]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.312      ;
; 1.193 ; Register:pc|dataOut[1]           ; buff_incrementedPC[1]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.194 ; buff_SW[5]                       ; DataMemory:dataMemory|sw_reg[5]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.491      ;
; 1.197 ; buff_SW[6]                       ; DataMemory:dataMemory|sw_reg[6]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.494      ;
; 1.201 ; buff_SW[4]                       ; DataMemory:dataMemory|sw_reg[4]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.498      ;
; 1.236 ; buff_incrementedPC[4]            ; RegisterFile:dprf|regs~484           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.275 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[1]~1_OTERM19 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.560      ;
; 1.275 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[2]~2_OTERM21 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.560      ;
; 1.276 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[0]~0_OTERM17 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.561      ;
; 1.276 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[3]~3_OTERM25 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.561      ;
; 1.277 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[5]~5_OTERM29 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.562      ;
; 1.277 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[6]~6_OTERM31 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.562      ;
; 1.278 ; buff_sr2Out[8]                   ; DataMemory:dataMemory|ledr[8]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.563      ;
; 1.280 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[4]~4_OTERM27 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.565      ;
; 1.294 ; Register:pc|dataOut[12]          ; buff_instWord[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.590      ;
; 1.296 ; Register:pc|dataOut[12]          ; buff_instWord[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.592      ;
; 1.297 ; Register:pc|dataOut[12]          ; buff_instWord[2]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.593      ;
; 1.299 ; Register:pc|dataOut[12]          ; buff_instWord[1]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.595      ;
; 1.591 ; buff_aluOut[4]                   ; RegisterFile:dprf|regs~484           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.877      ;
; 1.608 ; buff_sr2Out[6]                   ; DataMemory:dataMemory|ledg[6]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.897      ;
; 1.721 ; buff_sr2Out[2]                   ; DataMemory:dataMemory|ledr[2]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.011      ;
; 1.722 ; buff_incrementedPC[4]            ; buff_sr2Out[4]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.729 ; buff_sr2Out[0]                   ; DataMemory:dataMemory|ledr[0]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.019      ;
; 1.729 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.019      ;
; 1.759 ; buff_sr2Out[9]                   ; DataMemory:dataMemory|ledr[9]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.046      ;
; 1.822 ; buff_sr2Out[4]                   ; DataMemory:dataMemory|ledg[4]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.102      ;
; 1.895 ; Register:pc|dataOut[9]           ; buff_instWord[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.184      ;
; 1.900 ; Register:pc|dataOut[9]           ; buff_instWord[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.189      ;
; 1.901 ; Register:pc|dataOut[9]           ; buff_instWord[2]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.190      ;
; 1.903 ; Register:pc|dataOut[9]           ; buff_instWord[1]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.192      ;
; 1.918 ; DataMemory:dataMemory|sw_reg[8]  ; RegisterFile:dprf|regs~72            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.201      ;
; 2.004 ; Register:pc|dataOut[2]           ; Register:pc|dataOut[2]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.290      ;
; 2.050 ; SW[1]                            ; buff_SW[1]                           ; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; -0.001       ; 0.112      ; 2.447      ;
; 2.072 ; SW[2]                            ; buff_SW[2]                           ; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; -0.001       ; 0.112      ; 2.469      ;
; 2.075 ; buff_sr2Out[2]                   ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.365      ;
; 2.077 ; buff_aluOut[4]                   ; buff_sr2Out[4]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.363      ;
; 2.096 ; SW[9]                            ; buff_SW[9]                           ; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; -0.001       ; 0.108      ; 2.489      ;
; 2.100 ; SW[0]                            ; buff_SW[0]                           ; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; -0.001       ; 0.112      ; 2.497      ;
; 2.103 ; SW[8]                            ; buff_SW[8]                           ; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; -0.001       ; 0.108      ; 2.496      ;
; 2.122 ; buff_sr2Out[5]                   ; DataMemory:dataMemory|ledg[5]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.406      ;
; 2.126 ; buff_memtoReg                    ; buff_sr2Out[29]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.408      ;
; 2.145 ; buff_memtoReg                    ; buff_sr2Out[15]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.427      ;
; 2.149 ; buff_sr2Out[6]                   ; DataMemory:dataMemory|ledr[6]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.445      ;
; 2.151 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.438      ;
; 2.151 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[3]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.438      ;
; 2.151 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[2]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.438      ;
; 2.151 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.438      ;
; 2.161 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.451      ;
; 2.161 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[3]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.451      ;
; 2.161 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[2]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.451      ;
; 2.161 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.451      ;
; 2.164 ; DataMemory:dataMemory|sw_reg[9]  ; RegisterFile:dprf|regs~329           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.449      ;
; 2.167 ; buff_sr2Out[5]                   ; DataMemory:dataMemory|ledr[5]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.458      ;
; 2.171 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.462      ;
; 2.173 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.464      ;
; 2.174 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.465      ;
; 2.174 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.465      ;
; 2.176 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.467      ;
; 2.177 ; buff_sr2Out[7]                   ; DataMemory:dataMemory|ledg[7]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.460      ;
; 2.180 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[4]~4_OTERM59 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.463      ;
; 2.180 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.471      ;
; 2.181 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[2]~2_OTERM53 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.464      ;
; 2.181 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.472      ;
; 2.181 ; Register:pc|dataOut[11]          ; buff_instWord[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.466      ;
; 2.183 ; buff_sr2Out[0]                   ; DataMemory:dataMemory|ledg[0]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.466      ;
; 2.186 ; Register:pc|dataOut[11]          ; buff_instWord[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.471      ;
; 2.187 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[1]~1_OTERM51 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.470      ;
; 2.187 ; Register:pc|dataOut[11]          ; buff_instWord[2]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.472      ;
; 2.188 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[6]~6_OTERM63 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.471      ;
; 2.189 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[0]~0_OTERM49 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.472      ;
; 2.189 ; Register:pc|dataOut[11]          ; buff_instWord[1]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.474      ;
; 2.190 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[3]~3_OTERM57 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.473      ;
; 2.191 ; buff_sr2Out[7]                   ; DataMemory:dataMemory|ledr[7]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.481      ;
; 2.230 ; buff_aluOut[2]                   ; DataMemory:dataMemory|key_reg[1]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.516      ;
; 2.230 ; buff_aluOut[2]                   ; DataMemory:dataMemory|key_reg[3]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.516      ;
; 2.230 ; buff_aluOut[2]                   ; DataMemory:dataMemory|key_reg[2]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.516      ;
; 2.230 ; buff_aluOut[2]                   ; DataMemory:dataMemory|key_reg[0]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.516      ;
; 2.257 ; buff_memtoReg                    ; RegisterFile:dprf|regs~484           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.547      ;
; 2.266 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.553      ;
; 2.266 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.553      ;
; 2.267 ; DataMemory:dataMemory|key_reg[0] ; buff_sr2Out[0]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.551      ;
; 2.267 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.554      ;
; 2.269 ; buff_sr2Out[4]                   ; DataMemory:dataMemory|ledr[4]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.556      ;
; 2.269 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.556      ;
; 2.269 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.556      ;
; 2.272 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.559      ;
; 2.272 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.559      ;
; 2.299 ; buff_incrementedPC[18]           ; buff_sr2Out[18]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.585      ;
; 2.300 ; buff_sr2Out[2]                   ; DataMemory:dataMemory|ledg[2]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.583      ;
+-------+----------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock10'                                                                                                                           ;
+-------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 3.783 ; SevenSeg:sevenSeg3|dOut[3]~3_OTERM9  ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.095     ; 3.689      ;
; 3.996 ; SevenSeg:sevenSeg3|dOut[4]~4_OTERM11 ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.095     ; 3.902      ;
; 4.159 ; SevenSeg:sevenSeg3|dOut[5]~5_OTERM13 ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.095     ; 4.065      ;
; 4.480 ; SevenSeg:sevenSeg3|dOut[0]~0_OTERM1  ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.095     ; 4.386      ;
; 4.510 ; SevenSeg:sevenSeg3|dOut[6]~6_OTERM15 ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.095     ; 4.416      ;
; 4.679 ; DataMemory:dataMemory|ledr[0]        ; LEDR[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 4.567      ;
; 4.683 ; DataMemory:dataMemory|ledg[0]        ; LEDG[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.578      ;
; 4.687 ; DataMemory:dataMemory|ledg[3]        ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.582      ;
; 4.693 ; DataMemory:dataMemory|ledg[7]        ; LEDG[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.588      ;
; 4.695 ; SevenSeg:sevenSeg3|dOut[1]~1_OTERM3  ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.095     ; 4.601      ;
; 4.721 ; DataMemory:dataMemory|ledg[6]        ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.616      ;
; 4.722 ; DataMemory:dataMemory|ledg[1]        ; LEDG[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.617      ;
; 4.763 ; DataMemory:dataMemory|ledg[2]        ; LEDG[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.658      ;
; 5.053 ; DataMemory:dataMemory|ledr[1]        ; LEDR[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 4.941      ;
; 5.059 ; DataMemory:dataMemory|ledg[4]        ; LEDG[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.954      ;
; 5.075 ; DataMemory:dataMemory|ledg[5]        ; LEDG[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 4.970      ;
; 5.308 ; SevenSeg:sevenSeg2|dOut[0]~0_OTERM17 ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 5.202      ;
; 5.329 ; SevenSeg:sevenSeg3|dOut[2]~2_OTERM5  ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.095     ; 5.235      ;
; 5.359 ; SevenSeg:sevenSeg2|dOut[1]~1_OTERM19 ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 5.253      ;
; 5.377 ; DataMemory:dataMemory|ledr[6]        ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.265      ;
; 5.411 ; DataMemory:dataMemory|ledr[2]        ; LEDR[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.299      ;
; 5.411 ; DataMemory:dataMemory|ledr[3]        ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.299      ;
; 5.429 ; DataMemory:dataMemory|ledr[5]        ; LEDR[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.317      ;
; 5.547 ; DataMemory:dataMemory|ledr[7]        ; LEDR[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.435      ;
; 5.560 ; DataMemory:dataMemory|ledr[4]        ; LEDR[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.448      ;
; 5.750 ; DataMemory:dataMemory|ledr[9]        ; LEDR[9] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.112     ; 5.639      ;
; 5.880 ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.768      ;
; 5.893 ; SevenSeg:sevenSeg2|dOut[5]~5_OTERM29 ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 5.787      ;
; 5.965 ; SevenSeg:sevenSeg2|dOut[3]~3_OTERM25 ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 5.859      ;
; 6.019 ; SevenSeg:sevenSeg0|dOut[3]~3_OTERM57 ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 5.914      ;
; 6.061 ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 5.949      ;
; 6.148 ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 6.036      ;
; 6.227 ; SevenSeg:sevenSeg0|dOut[6]~6_OTERM63 ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 6.122      ;
; 6.283 ; SevenSeg:sevenSeg2|dOut[4]~4_OTERM27 ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 6.177      ;
; 6.316 ; SevenSeg:sevenSeg2|dOut[6]~6_OTERM31 ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 6.210      ;
; 6.403 ; DataMemory:dataMemory|ledr[8]        ; LEDR[8] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 6.297      ;
; 6.408 ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 6.296      ;
; 6.775 ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 6.663      ;
; 6.854 ; SevenSeg:sevenSeg2|dOut[2]~2_OTERM21 ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.107     ; 6.748      ;
; 7.547 ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 7.435      ;
; 7.672 ; SevenSeg:sevenSeg0|dOut[1]~1_OTERM51 ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 7.567      ;
; 7.672 ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 7.560      ;
; 7.883 ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.113     ; 7.771      ;
; 7.934 ; SevenSeg:sevenSeg0|dOut[4]~4_OTERM59 ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 7.829      ;
; 7.968 ; SevenSeg:sevenSeg0|dOut[0]~0_OTERM49 ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 7.863      ;
; 8.258 ; SevenSeg:sevenSeg0|dOut[2]~2_OTERM53 ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; -0.106     ; 8.153      ;
+-------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock10'                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 97.369 ; 100.000      ; 2.631          ; Port Rate        ; Clock10 ; Rise       ; CLOCK_50                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg1   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg10  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg2   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg3   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg4   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg5   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg6   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg7   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg8   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg9   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_we_reg         ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg0  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg1  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg10 ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg2  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg3  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg4  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg5  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg6  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg7  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg8  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg9  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_we_reg        ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg0  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg1  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg10 ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg2  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg3  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg4  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg5  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg6  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg7  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg8  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg9  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_we_reg        ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg0  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg1  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg10 ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg2  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg3  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg4  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg5  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg6  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg7  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg8  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg9  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_we_reg        ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg0  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg1  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg10 ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg2  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg3  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg4  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg5  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg6  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg7  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg8  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg9  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_datain_reg1   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_we_reg        ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg0  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg1  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg10 ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg2  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg3  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg4  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg5  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg6  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg7  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg8  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg9  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_datain_reg1   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_we_reg        ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a19~porta_memory_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10  ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2   ;
; 68.864 ; 71.428       ; 2.564          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3   ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 7.224 ; 7.224 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 6.659 ; 6.659 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 6.648 ; 6.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 7.224 ; 7.224 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 7.047 ; 7.047 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 3.298 ; 3.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 2.347 ; 2.347 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 2.297 ; 2.297 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 2.319 ; 2.319 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 3.298 ; 3.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 2.706 ; 2.706 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 2.887 ; 2.887 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 3.235 ; 3.235 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 2.719 ; 2.719 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 2.350 ; 2.350 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 2.343 ; 2.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -6.400 ; -6.400 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -6.411 ; -6.411 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -6.400 ; -6.400 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -6.976 ; -6.976 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -6.799 ; -6.799 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -2.049 ; -2.049 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -2.099 ; -2.099 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -2.049 ; -2.049 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -2.071 ; -2.071 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -3.050 ; -3.050 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -2.458 ; -2.458 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -2.639 ; -2.639 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -2.987 ; -2.987 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -2.471 ; -2.471 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -2.102 ; -2.102 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -2.095 ; -2.095 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 8.259 ; 8.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 7.969 ; 7.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 7.673 ; 7.673 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 8.259 ; 8.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 6.020 ; 6.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 7.935 ; 7.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 6.062 ; 6.062 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 6.228 ; 6.228 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 7.884 ; 7.884 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 6.776 ; 6.776 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 7.884 ; 7.884 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 7.673 ; 7.673 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 7.548 ; 7.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 5.881 ; 5.881 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 6.409 ; 6.409 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 6.149 ; 6.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 6.855 ; 6.855 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 5.309 ; 5.309 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 5.360 ; 5.360 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 6.855 ; 6.855 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 5.966 ; 5.966 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 6.284 ; 6.284 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 5.894 ; 5.894 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 6.317 ; 6.317 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 5.330 ; 5.330 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 4.481 ; 4.481 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 4.696 ; 4.696 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 5.330 ; 5.330 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 3.784 ; 3.784 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 3.997 ; 3.997 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 4.511 ; 4.511 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 5.076 ; 5.076 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 4.684 ; 4.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 4.723 ; 4.723 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 4.764 ; 4.764 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 4.688 ; 4.688 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 5.060 ; 5.060 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 5.076 ; 5.076 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 4.722 ; 4.722 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.694 ; 4.694 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 6.404 ; 6.404 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.680 ; 4.680 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 5.054 ; 5.054 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 5.412 ; 5.412 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 5.412 ; 5.412 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 5.561 ; 5.561 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 5.430 ; 5.430 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 5.378 ; 5.378 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 5.548 ; 5.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 6.404 ; 6.404 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 5.751 ; 5.751 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 6.020 ; 6.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 7.969 ; 7.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 7.673 ; 7.673 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 8.259 ; 8.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 6.020 ; 6.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 7.935 ; 7.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 6.062 ; 6.062 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 6.228 ; 6.228 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 5.881 ; 5.881 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 6.776 ; 6.776 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 7.884 ; 7.884 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 7.673 ; 7.673 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 7.548 ; 7.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 5.881 ; 5.881 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 6.409 ; 6.409 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 6.149 ; 6.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 5.309 ; 5.309 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 5.309 ; 5.309 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 5.360 ; 5.360 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 6.855 ; 6.855 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 5.966 ; 5.966 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 6.284 ; 6.284 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 5.894 ; 5.894 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 6.317 ; 6.317 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 3.784 ; 3.784 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 4.481 ; 4.481 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 4.696 ; 4.696 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 5.330 ; 5.330 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 3.784 ; 3.784 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 3.997 ; 3.997 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 4.511 ; 4.511 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 4.684 ; 4.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 4.684 ; 4.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 4.723 ; 4.723 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 4.764 ; 4.764 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 4.688 ; 4.688 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 5.060 ; 5.060 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 5.076 ; 5.076 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 4.722 ; 4.722 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.694 ; 4.694 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 4.680 ; 4.680 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.680 ; 4.680 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 5.054 ; 5.054 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 5.412 ; 5.412 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 5.412 ; 5.412 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 5.561 ; 5.561 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 5.430 ; 5.430 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 5.378 ; 5.378 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 5.548 ; 5.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 6.404 ; 6.404 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 5.751 ; 5.751 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+--------------------------------------+---------+---------------+
; Clock                                ; Slack   ; End Point TNS ;
+--------------------------------------+---------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 64.126  ; 0.000         ;
; Clock10                              ; 110.950 ; 0.000         ;
+--------------------------------------+---------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.236 ; 0.000         ;
; Clock10                              ; 1.524 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; Clock10                              ; 50.000 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 69.301 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.126 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.266      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.129 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.069     ; 7.263      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.131 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[15] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.257      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.133 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[12] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.255      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.153 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[6]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.068     ; 7.240      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.171 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[8]  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.065     ; 7.225      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg        ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg4  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg5  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg6  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg7  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg8  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg9  ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.207 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10 ; Register:pc|dataOut[13] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.063     ; 7.191      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_we_reg        ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg0  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg1  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg2  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg3  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg4  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg5  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg6  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg7  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg8  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg9  ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.212 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg10 ; Register:pc|dataOut[14] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.176      ;
; 64.215 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_we_reg        ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.173      ;
; 64.215 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg0  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.173      ;
; 64.215 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg1  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.173      ;
; 64.215 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a3~porta_address_reg2  ; Register:pc|dataOut[10] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 71.429       ; -0.073     ; 7.173      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock10'                                                                                                                            ;
+---------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 110.950 ; SevenSeg:sevenSeg0|dOut[0]~0_OTERM49 ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 3.599      ;
; 111.005 ; SevenSeg:sevenSeg0|dOut[2]~2_OTERM53 ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 3.544      ;
; 111.059 ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 3.484      ;
; 111.146 ; SevenSeg:sevenSeg0|dOut[4]~4_OTERM59 ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 3.403      ;
; 111.222 ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 3.321      ;
; 111.241 ; SevenSeg:sevenSeg0|dOut[1]~1_OTERM51 ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 3.308      ;
; 111.317 ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 3.226      ;
; 111.529 ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 3.014      ;
; 111.537 ; SevenSeg:sevenSeg2|dOut[2]~2_OTERM21 ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 3.010      ;
; 111.597 ; DataMemory:dataMemory|ledr[8]        ; LEDR[8] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 2.950      ;
; 111.640 ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.903      ;
; 111.697 ; SevenSeg:sevenSeg0|dOut[6]~6_OTERM63 ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.852      ;
; 111.734 ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.809      ;
; 111.745 ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.798      ;
; 111.749 ; SevenSeg:sevenSeg2|dOut[6]~6_OTERM31 ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 2.798      ;
; 111.770 ; SevenSeg:sevenSeg0|dOut[3]~3_OTERM57 ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.779      ;
; 111.771 ; SevenSeg:sevenSeg2|dOut[4]~4_OTERM27 ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 2.776      ;
; 111.840 ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.703      ;
; 111.883 ; SevenSeg:sevenSeg2|dOut[3]~3_OTERM25 ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 2.664      ;
; 111.901 ; SevenSeg:sevenSeg2|dOut[5]~5_OTERM29 ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 2.646      ;
; 111.971 ; DataMemory:dataMemory|ledr[9]        ; LEDR[9] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.572      ;
; 111.994 ; DataMemory:dataMemory|ledr[4]        ; LEDR[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.549      ;
; 112.003 ; DataMemory:dataMemory|ledr[7]        ; LEDR[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.540      ;
; 112.071 ; SevenSeg:sevenSeg3|dOut[2]~2_OTERM5  ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.274      ; 2.489      ;
; 112.089 ; DataMemory:dataMemory|ledr[5]        ; LEDR[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.454      ;
; 112.094 ; SevenSeg:sevenSeg2|dOut[1]~1_OTERM19 ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 2.453      ;
; 112.097 ; DataMemory:dataMemory|ledr[3]        ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.446      ;
; 112.101 ; DataMemory:dataMemory|ledr[2]        ; LEDR[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.442      ;
; 112.119 ; DataMemory:dataMemory|ledr[6]        ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.424      ;
; 112.120 ; SevenSeg:sevenSeg2|dOut[0]~0_OTERM17 ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.261      ; 2.427      ;
; 112.235 ; DataMemory:dataMemory|ledg[5]        ; LEDG[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.314      ;
; 112.251 ; DataMemory:dataMemory|ledr[1]        ; LEDR[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.292      ;
; 112.253 ; DataMemory:dataMemory|ledg[4]        ; LEDG[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.296      ;
; 112.323 ; SevenSeg:sevenSeg3|dOut[1]~1_OTERM3  ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.274      ; 2.237      ;
; 112.358 ; DataMemory:dataMemory|ledg[2]        ; LEDG[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.191      ;
; 112.369 ; DataMemory:dataMemory|ledg[6]        ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.180      ;
; 112.383 ; DataMemory:dataMemory|ledg[1]        ; LEDG[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.166      ;
; 112.389 ; DataMemory:dataMemory|ledg[7]        ; LEDG[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.160      ;
; 112.400 ; DataMemory:dataMemory|ledg[3]        ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.149      ;
; 112.404 ; DataMemory:dataMemory|ledg[0]        ; LEDG[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.263      ; 2.145      ;
; 112.406 ; DataMemory:dataMemory|ledr[0]        ; LEDR[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.257      ; 2.137      ;
; 112.456 ; SevenSeg:sevenSeg3|dOut[6]~6_OTERM15 ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.274      ; 2.104      ;
; 112.487 ; SevenSeg:sevenSeg3|dOut[0]~0_OTERM1  ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.274      ; 2.073      ;
; 112.599 ; SevenSeg:sevenSeg3|dOut[5]~5_OTERM13 ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.274      ; 1.961      ;
; 112.696 ; SevenSeg:sevenSeg3|dOut[4]~4_OTERM11 ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.274      ; 1.864      ;
; 112.761 ; SevenSeg:sevenSeg3|dOut[3]~3_OTERM9  ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 14.286       ; 0.274      ; 1.799      ;
+---------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                ;
+-------+----------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.236 ; buff_SW[8]                       ; DataMemory:dataMemory|sw_reg[8]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.239 ; buff_SW[2]                       ; DataMemory:dataMemory|sw_reg[2]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.244 ; buff_SW[1]                       ; DataMemory:dataMemory|sw_reg[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.323 ; buff_SW[9]                       ; DataMemory:dataMemory|sw_reg[9]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; buff_SW[7]                       ; DataMemory:dataMemory|sw_reg[7]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; buff_SW[3]                       ; DataMemory:dataMemory|sw_reg[3]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; buff_SW[0]                       ; DataMemory:dataMemory|sw_reg[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.343 ; buff_KEY[3]                      ; DataMemory:dataMemory|key_reg[3]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.494      ;
; 0.347 ; buff_KEY[1]                      ; DataMemory:dataMemory|key_reg[1]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.498      ;
; 0.368 ; buff_KEY[2]                      ; DataMemory:dataMemory|key_reg[2]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.519      ;
; 0.374 ; buff_KEY[0]                      ; DataMemory:dataMemory|key_reg[0]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.525      ;
; 0.413 ; Register:pc|dataOut[0]           ; buff_incrementedPC[0]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.454 ; buff_incrementedPC[4]            ; RegisterFile:dprf|regs~484           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.606      ;
; 0.458 ; buff_SW[5]                       ; DataMemory:dataMemory|sw_reg[5]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.620      ;
; 0.459 ; buff_SW[6]                       ; DataMemory:dataMemory|sw_reg[6]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.621      ;
; 0.460 ; Register:pc|dataOut[1]           ; buff_incrementedPC[1]                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.462 ; buff_SW[4]                       ; DataMemory:dataMemory|sw_reg[4]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.624      ;
; 0.497 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[1]~1_OTERM19 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.648      ;
; 0.497 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[2]~2_OTERM21 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.648      ;
; 0.497 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[3]~3_OTERM25 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.648      ;
; 0.498 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[0]~0_OTERM17 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.649      ;
; 0.498 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[6]~6_OTERM31 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.649      ;
; 0.499 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[5]~5_OTERM29 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.650      ;
; 0.500 ; buff_sr2Out[8]                   ; DataMemory:dataMemory|ledr[8]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.651      ;
; 0.500 ; buff_sr2Out[8]                   ; SevenSeg:sevenSeg2|dOut[4]~4_OTERM27 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.651      ;
; 0.514 ; Register:pc|dataOut[12]          ; buff_instWord[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.675      ;
; 0.516 ; Register:pc|dataOut[12]          ; buff_instWord[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.677      ;
; 0.516 ; Register:pc|dataOut[12]          ; buff_instWord[2]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.677      ;
; 0.518 ; Register:pc|dataOut[12]          ; buff_instWord[1]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.679      ;
; 0.573 ; buff_aluOut[4]                   ; RegisterFile:dprf|regs~484           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.625 ; buff_incrementedPC[4]            ; buff_sr2Out[4]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.649 ; buff_sr2Out[6]                   ; DataMemory:dataMemory|ledg[6]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.803      ;
; 0.656 ; buff_sr2Out[2]                   ; DataMemory:dataMemory|ledr[2]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.811      ;
; 0.660 ; buff_sr2Out[0]                   ; DataMemory:dataMemory|ledr[0]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.815      ;
; 0.661 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.816      ;
; 0.669 ; buff_sr2Out[9]                   ; DataMemory:dataMemory|ledr[9]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.823      ;
; 0.713 ; buff_sr2Out[4]                   ; DataMemory:dataMemory|ledg[4]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.859      ;
; 0.726 ; DataMemory:dataMemory|sw_reg[8]  ; RegisterFile:dprf|regs~72            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.874      ;
; 0.737 ; Register:pc|dataOut[9]           ; buff_instWord[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.891      ;
; 0.738 ; Register:pc|dataOut[2]           ; Register:pc|dataOut[2]               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.890      ;
; 0.743 ; Register:pc|dataOut[9]           ; buff_instWord[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.897      ;
; 0.744 ; Register:pc|dataOut[9]           ; buff_instWord[2]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.898      ;
; 0.744 ; buff_aluOut[4]                   ; buff_sr2Out[4]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.896      ;
; 0.746 ; Register:pc|dataOut[9]           ; buff_instWord[1]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.900      ;
; 0.782 ; buff_sr2Out[2]                   ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.937      ;
; 0.798 ; buff_memtoReg                    ; buff_sr2Out[29]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.946      ;
; 0.808 ; buff_memtoReg                    ; buff_sr2Out[15]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.956      ;
; 0.822 ; buff_incrementedPC[18]           ; buff_sr2Out[18]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.831 ; DataMemory:dataMemory|sw_reg[9]  ; RegisterFile:dprf|regs~329           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.981      ;
; 0.833 ; DataMemory:dataMemory|key_reg[0] ; buff_sr2Out[0]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.983      ;
; 0.833 ; buff_memtoReg                    ; RegisterFile:dprf|regs~484           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.989      ;
; 0.850 ; RegisterFile:dprf|regs~374       ; buff_sr2Out[22]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.002      ;
; 0.859 ; buff_sr2Out[6]                   ; DataMemory:dataMemory|ledr[6]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.019      ;
; 0.859 ; buff_sr2Out[7]                   ; DataMemory:dataMemory|ledg[7]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.008      ;
; 0.859 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.015      ;
; 0.860 ; buff_sr2Out[7]                   ; DataMemory:dataMemory|ledr[7]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.015      ;
; 0.861 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.017      ;
; 0.862 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.018      ;
; 0.862 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.018      ;
; 0.862 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.018      ;
; 0.863 ; Register:pc|dataOut[11]          ; buff_instWord[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.014      ;
; 0.865 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[4]~4_OTERM59 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.014      ;
; 0.866 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[2]~2_OTERM53 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.015      ;
; 0.866 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.022      ;
; 0.866 ; buff_sr2Out[5]                   ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.022      ;
; 0.868 ; buff_sr2Out[0]                   ; DataMemory:dataMemory|ledg[0]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.017      ;
; 0.869 ; Register:pc|dataOut[11]          ; buff_instWord[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.020      ;
; 0.870 ; Register:pc|dataOut[11]          ; buff_instWord[2]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.021      ;
; 0.872 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[1]~1_OTERM51 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.021      ;
; 0.872 ; Register:pc|dataOut[11]          ; buff_instWord[1]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.023      ;
; 0.873 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[6]~6_OTERM63 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.022      ;
; 0.874 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[0]~0_OTERM49 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.023      ;
; 0.874 ; buff_sr2Out[0]                   ; SevenSeg:sevenSeg0|dOut[3]~3_OTERM57 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.023      ;
; 0.875 ; buff_sr2Out[5]                   ; DataMemory:dataMemory|ledg[5]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.025      ;
; 0.876 ; buff_incrementedPC[0]            ; buff_sr2Out[0]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.029      ;
; 0.894 ; RegisterFile:dprf|regs~478       ; buff_sr2Out[30]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.042      ;
; 0.896 ; buff_sr2Out[5]                   ; DataMemory:dataMemory|ledr[5]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.052      ;
; 0.901 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.054      ;
; 0.901 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[3]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.054      ;
; 0.901 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[2]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.054      ;
; 0.901 ; buff_aluOut[2]                   ; DataMemory:dataMemory|sw_reg[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.054      ;
; 0.907 ; Register:pc|dataOut[11]          ; buff_memtoReg                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.056      ;
; 0.907 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.907 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.909 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.910 ; buff_sr2Out[4]                   ; DataMemory:dataMemory|ledr[4]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.910 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.910 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.911 ; buff_incrementedPC[10]           ; RegisterFile:dprf|regs~234           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.064      ;
; 0.911 ; Register:pc|dataOut[10]          ; buff_instWord[3]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.068      ;
; 0.912 ; DataMemory:dataMemory|sw_reg[4]  ; RegisterFile:dprf|regs~484           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.067      ;
; 0.912 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.068      ;
; 0.912 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[3]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.068      ;
; 0.912 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[2]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.068      ;
; 0.912 ; buff_memWrite                    ; DataMemory:dataMemory|sw_reg[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.068      ;
; 0.913 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.913 ; buff_sr2Out[4]                   ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.914 ; buff_incrementedPC[10]           ; RegisterFile:dprf|regs~490           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.067      ;
; 0.917 ; Register:pc|dataOut[10]          ; buff_instWord[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.074      ;
; 0.918 ; Register:pc|dataOut[10]          ; buff_instWord[2]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.075      ;
+-------+----------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock10'                                                                                                                           ;
+-------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 1.524 ; SevenSeg:sevenSeg3|dOut[3]~3_OTERM9  ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.274      ; 1.799      ;
; 1.589 ; SevenSeg:sevenSeg3|dOut[4]~4_OTERM11 ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.274      ; 1.864      ;
; 1.686 ; SevenSeg:sevenSeg3|dOut[5]~5_OTERM13 ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.274      ; 1.961      ;
; 1.798 ; SevenSeg:sevenSeg3|dOut[0]~0_OTERM1  ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.274      ; 2.073      ;
; 1.829 ; SevenSeg:sevenSeg3|dOut[6]~6_OTERM15 ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.274      ; 2.104      ;
; 1.879 ; DataMemory:dataMemory|ledr[0]        ; LEDR[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.137      ;
; 1.881 ; DataMemory:dataMemory|ledg[0]        ; LEDG[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.145      ;
; 1.885 ; DataMemory:dataMemory|ledg[3]        ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.149      ;
; 1.896 ; DataMemory:dataMemory|ledg[7]        ; LEDG[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.160      ;
; 1.902 ; DataMemory:dataMemory|ledg[1]        ; LEDG[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.166      ;
; 1.916 ; DataMemory:dataMemory|ledg[6]        ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.180      ;
; 1.927 ; DataMemory:dataMemory|ledg[2]        ; LEDG[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.191      ;
; 1.962 ; SevenSeg:sevenSeg3|dOut[1]~1_OTERM3  ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.274      ; 2.237      ;
; 2.032 ; DataMemory:dataMemory|ledg[4]        ; LEDG[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.296      ;
; 2.034 ; DataMemory:dataMemory|ledr[1]        ; LEDR[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.292      ;
; 2.050 ; DataMemory:dataMemory|ledg[5]        ; LEDG[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.314      ;
; 2.165 ; SevenSeg:sevenSeg2|dOut[0]~0_OTERM17 ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 2.427      ;
; 2.166 ; DataMemory:dataMemory|ledr[6]        ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.424      ;
; 2.184 ; DataMemory:dataMemory|ledr[2]        ; LEDR[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.442      ;
; 2.188 ; DataMemory:dataMemory|ledr[3]        ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.446      ;
; 2.191 ; SevenSeg:sevenSeg2|dOut[1]~1_OTERM19 ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 2.453      ;
; 2.196 ; DataMemory:dataMemory|ledr[5]        ; LEDR[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.454      ;
; 2.214 ; SevenSeg:sevenSeg3|dOut[2]~2_OTERM5  ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.274      ; 2.489      ;
; 2.282 ; DataMemory:dataMemory|ledr[7]        ; LEDR[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.540      ;
; 2.291 ; DataMemory:dataMemory|ledr[4]        ; LEDR[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.549      ;
; 2.314 ; DataMemory:dataMemory|ledr[9]        ; LEDR[9] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.572      ;
; 2.384 ; SevenSeg:sevenSeg2|dOut[5]~5_OTERM29 ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 2.646      ;
; 2.402 ; SevenSeg:sevenSeg2|dOut[3]~3_OTERM25 ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 2.664      ;
; 2.445 ; SevenSeg:sevenSeg1|dOut[4]~4_OTERM43 ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.703      ;
; 2.514 ; SevenSeg:sevenSeg2|dOut[4]~4_OTERM27 ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 2.776      ;
; 2.515 ; SevenSeg:sevenSeg0|dOut[3]~3_OTERM57 ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.779      ;
; 2.536 ; SevenSeg:sevenSeg2|dOut[6]~6_OTERM31 ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 2.798      ;
; 2.540 ; SevenSeg:sevenSeg0|dOut[5]~5_OTERM61 ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.798      ;
; 2.551 ; SevenSeg:sevenSeg1|dOut[6]~6_OTERM47 ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.809      ;
; 2.588 ; SevenSeg:sevenSeg0|dOut[6]~6_OTERM63 ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 2.852      ;
; 2.645 ; SevenSeg:sevenSeg1|dOut[5]~5_OTERM45 ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 2.903      ;
; 2.688 ; DataMemory:dataMemory|ledr[8]        ; LEDR[8] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 2.950      ;
; 2.748 ; SevenSeg:sevenSeg2|dOut[2]~2_OTERM21 ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.261      ; 3.010      ;
; 2.756 ; SevenSeg:sevenSeg1|dOut[0]~0_OTERM33 ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 3.014      ;
; 2.968 ; SevenSeg:sevenSeg1|dOut[3]~3_OTERM41 ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 3.226      ;
; 3.044 ; SevenSeg:sevenSeg0|dOut[1]~1_OTERM51 ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 3.308      ;
; 3.063 ; SevenSeg:sevenSeg1|dOut[2]~2_OTERM37 ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 3.321      ;
; 3.139 ; SevenSeg:sevenSeg0|dOut[4]~4_OTERM59 ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 3.403      ;
; 3.226 ; SevenSeg:sevenSeg1|dOut[1]~1_OTERM35 ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.257      ; 3.484      ;
; 3.280 ; SevenSeg:sevenSeg0|dOut[2]~2_OTERM53 ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 3.544      ;
; 3.335 ; SevenSeg:sevenSeg0|dOut[0]~0_OTERM49 ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.001        ; 0.263      ; 3.599      ;
+-------+--------------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock10'                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 97.620 ; 100.000      ; 2.380          ; Port Rate        ; Clock10 ; Rise       ; CLOCK_50                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg1   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg10  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg2   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg3   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg4   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg5   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg6   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg7   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg8   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg9   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_we_reg         ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg0  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg1  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg10 ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg2  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg3  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg4  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg5  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg6  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg7  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg8  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_address_reg9  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a11~porta_we_reg        ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg0  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg1  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg10 ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg2  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg3  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg4  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg5  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg6  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg7  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg8  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_address_reg9  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a13~porta_we_reg        ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg0  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg1  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg10 ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg2  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg3  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg4  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg5  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg6  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg7  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg8  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_address_reg9  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a14~porta_we_reg        ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg0  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg1  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg10 ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg2  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg3  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg4  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg5  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg6  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg7  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg8  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_address_reg9  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_datain_reg1   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a16~porta_we_reg        ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg0  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg1  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg10 ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg2  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg3  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg4  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg5  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg6  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg7  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg8  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_address_reg9  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_datain_reg1   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a18~porta_we_reg        ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a19~porta_memory_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg0   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg1   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg10  ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg2   ;
; 69.301 ; 71.428       ; 2.127          ; Low Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_address_reg3   ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 4.119 ; 4.119 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 3.858 ; 3.858 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 3.848 ; 3.848 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 4.119 ; 4.119 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 4.020 ; 4.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 1.768 ; 1.768 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 1.368 ; 1.368 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 1.333 ; 1.333 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 1.354 ; 1.354 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 1.768 ; 1.768 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 1.520 ; 1.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 1.556 ; 1.556 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 1.712 ; 1.712 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 1.497 ; 1.497 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 1.374 ; 1.374 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 1.368 ; 1.368 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -3.728 ; -3.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -3.738 ; -3.738 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -3.728 ; -3.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -3.999 ; -3.999 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -3.900 ; -3.900 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -1.213 ; -1.213 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -1.248 ; -1.248 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -1.213 ; -1.213 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -1.234 ; -1.234 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -1.648 ; -1.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -1.400 ; -1.400 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -1.436 ; -1.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -1.592 ; -1.592 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -1.377 ; -1.377 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -1.254 ; -1.254 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -1.248 ; -1.248 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 3.336 ; 3.336 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 3.336 ; 3.336 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 3.045 ; 3.045 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 3.281 ; 3.281 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 2.516 ; 2.516 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 3.140 ; 3.140 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 2.541 ; 2.541 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 2.589 ; 2.589 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 3.227 ; 3.227 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 2.757 ; 2.757 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 3.227 ; 3.227 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 3.064 ; 3.064 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 2.969 ; 2.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 2.446 ; 2.446 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 2.646 ; 2.646 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 2.552 ; 2.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.749 ; 2.749 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.166 ; 2.166 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.192 ; 2.192 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.749 ; 2.749 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.403 ; 2.403 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.515 ; 2.515 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.385 ; 2.385 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.537 ; 2.537 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 2.215 ; 2.215 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 1.799 ; 1.799 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 1.963 ; 1.963 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 2.215 ; 2.215 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 1.525 ; 1.525 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 1.590 ; 1.590 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 1.687 ; 1.687 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 1.830 ; 1.830 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 2.051 ; 2.051 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.882 ; 1.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.903 ; 1.903 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.928 ; 1.928 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 1.886 ; 1.886 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 2.033 ; 2.033 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 2.051 ; 2.051 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 1.917 ; 1.917 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.897 ; 1.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 2.689 ; 2.689 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.880 ; 1.880 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 2.035 ; 2.035 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 2.185 ; 2.185 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 2.189 ; 2.189 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 2.292 ; 2.292 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 2.167 ; 2.167 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 2.283 ; 2.283 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.689 ; 2.689 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 2.315 ; 2.315 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 2.516 ; 2.516 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 3.336 ; 3.336 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 3.045 ; 3.045 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 3.281 ; 3.281 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 2.516 ; 2.516 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 3.140 ; 3.140 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 2.541 ; 2.541 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 2.589 ; 2.589 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 2.446 ; 2.446 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 2.757 ; 2.757 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 3.227 ; 3.227 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 3.064 ; 3.064 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 2.969 ; 2.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 2.446 ; 2.446 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 2.646 ; 2.646 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 2.552 ; 2.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.166 ; 2.166 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.166 ; 2.166 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.192 ; 2.192 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.749 ; 2.749 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.403 ; 2.403 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.515 ; 2.515 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.385 ; 2.385 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.537 ; 2.537 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 1.525 ; 1.525 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 1.799 ; 1.799 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 1.963 ; 1.963 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 2.215 ; 2.215 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 1.525 ; 1.525 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 1.590 ; 1.590 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 1.687 ; 1.687 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 1.830 ; 1.830 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 1.882 ; 1.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.882 ; 1.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.903 ; 1.903 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.928 ; 1.928 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 1.886 ; 1.886 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 2.033 ; 2.033 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 2.051 ; 2.051 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 1.917 ; 1.917 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.897 ; 1.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 1.880 ; 1.880 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.880 ; 1.880 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 2.035 ; 2.035 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 2.185 ; 2.185 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 2.189 ; 2.189 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 2.292 ; 2.292 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 2.167 ; 2.167 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 2.283 ; 2.283 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.689 ; 2.689 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 2.315 ; 2.315 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+---------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 54.131  ; 0.236 ; N/A      ; N/A     ; 50.000              ;
;  Clock10                              ; 106.027 ; 1.524 ; N/A      ; N/A     ; 50.000              ;
;  PLL_inst|altpll_component|pll|clk[0] ; 54.131  ; 0.236 ; N/A      ; N/A     ; 68.864              ;
; Design-wide TNS                       ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock10                              ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 7.224 ; 7.224 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 6.659 ; 6.659 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 6.648 ; 6.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 7.224 ; 7.224 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 7.047 ; 7.047 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 3.298 ; 3.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 2.347 ; 2.347 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 2.297 ; 2.297 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 2.319 ; 2.319 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 3.298 ; 3.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 2.706 ; 2.706 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 2.887 ; 2.887 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 3.235 ; 3.235 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 2.719 ; 2.719 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 2.350 ; 2.350 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 2.343 ; 2.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -3.728 ; -3.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -3.738 ; -3.738 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -3.728 ; -3.728 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -3.999 ; -3.999 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -3.900 ; -3.900 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -1.213 ; -1.213 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -1.248 ; -1.248 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -1.213 ; -1.213 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -1.234 ; -1.234 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -1.648 ; -1.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -1.400 ; -1.400 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -1.436 ; -1.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -1.592 ; -1.592 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -1.377 ; -1.377 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -1.254 ; -1.254 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -1.248 ; -1.248 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 8.259 ; 8.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 7.969 ; 7.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 7.673 ; 7.673 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 8.259 ; 8.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 6.020 ; 6.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 7.935 ; 7.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 6.062 ; 6.062 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 6.228 ; 6.228 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 7.884 ; 7.884 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 6.776 ; 6.776 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 7.884 ; 7.884 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 7.673 ; 7.673 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 7.548 ; 7.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 5.881 ; 5.881 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 6.409 ; 6.409 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 6.149 ; 6.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 6.855 ; 6.855 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 5.309 ; 5.309 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 5.360 ; 5.360 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 6.855 ; 6.855 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 5.966 ; 5.966 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 6.284 ; 6.284 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 5.894 ; 5.894 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 6.317 ; 6.317 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 5.330 ; 5.330 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 4.481 ; 4.481 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 4.696 ; 4.696 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 5.330 ; 5.330 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 3.784 ; 3.784 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 3.997 ; 3.997 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 4.511 ; 4.511 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 5.076 ; 5.076 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 4.684 ; 4.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 4.723 ; 4.723 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 4.764 ; 4.764 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 4.688 ; 4.688 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 5.060 ; 5.060 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 5.076 ; 5.076 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 4.722 ; 4.722 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.694 ; 4.694 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 6.404 ; 6.404 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.680 ; 4.680 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 5.054 ; 5.054 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 5.412 ; 5.412 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 5.412 ; 5.412 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 5.561 ; 5.561 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 5.430 ; 5.430 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 5.378 ; 5.378 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 5.548 ; 5.548 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 6.404 ; 6.404 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 5.751 ; 5.751 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 2.516 ; 2.516 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 3.336 ; 3.336 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 3.045 ; 3.045 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 3.281 ; 3.281 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 2.516 ; 2.516 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 3.140 ; 3.140 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 2.541 ; 2.541 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 2.589 ; 2.589 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 2.446 ; 2.446 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 2.757 ; 2.757 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 3.227 ; 3.227 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 3.064 ; 3.064 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 2.969 ; 2.969 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 2.446 ; 2.446 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 2.646 ; 2.646 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 2.552 ; 2.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.166 ; 2.166 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.166 ; 2.166 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.192 ; 2.192 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.749 ; 2.749 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.403 ; 2.403 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.515 ; 2.515 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.385 ; 2.385 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.537 ; 2.537 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 1.525 ; 1.525 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 1.799 ; 1.799 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 1.963 ; 1.963 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 2.215 ; 2.215 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 1.525 ; 1.525 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 1.590 ; 1.590 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 1.687 ; 1.687 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 1.830 ; 1.830 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 1.882 ; 1.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.882 ; 1.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.903 ; 1.903 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.928 ; 1.928 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 1.886 ; 1.886 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 2.033 ; 2.033 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 2.051 ; 2.051 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 1.917 ; 1.917 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.897 ; 1.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 1.880 ; 1.880 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.880 ; 1.880 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 2.035 ; 2.035 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 2.185 ; 2.185 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 2.189 ; 2.189 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 2.292 ; 2.292 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 2.197 ; 2.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 2.167 ; 2.167 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 2.283 ; 2.283 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.689 ; 2.689 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 2.315 ; 2.315 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; Clock10                              ; 46       ; 0        ; 0        ; 0        ;
; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 73307219 ; 188688   ; 240      ; 32       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; Clock10                              ; 46       ; 0        ; 0        ; 0        ;
; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 73307219 ; 188688   ; 240      ; 32       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 11 03:28:50 2015
Info: Command: quartus_sta Project2 -c Project2
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|pll|inclk[0]} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name {PLL_inst|altpll_component|pll|clk[0]} {PLL_inst|altpll_component|pll|clk[0]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|altpll_component|pll|clk[0] with master clock period: 100.000 found on PLL node: PLL_inst|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 54.131
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    54.131         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):   106.027         0.000 Clock10 
Info (332146): Worst-case hold slack is 0.612
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.612         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     3.783         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 50.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    50.000         0.000 Clock10 
    Info (332119):    68.864         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 54.131
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 54.131 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg
    Info (332115): To Node      : Register:pc|dataOut[6]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     71.428     71.428           launch edge time
    Info (332115):     71.614      0.186  F        clock network delay
    Info (332115):     71.848      0.234     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg
    Info (332115):     75.225      3.377 RR  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a1|portadataout[0]
    Info (332115):     76.083      0.858 RR    IC  dataMux|dOut[1]~9|datad
    Info (332115):     76.261      0.178 RR  CELL  dataMux|dOut[1]~9|combout
    Info (332115):     77.604      1.343 RR    IC  dataMux|dOut[1]~10|datad
    Info (332115):     77.782      0.178 RR  CELL  dataMux|dOut[1]~10|combout
    Info (332115):     78.683      0.901 RR    IC  aluMux|dOut[1]~6|datad
    Info (332115):     78.861      0.178 RR  CELL  aluMux|dOut[1]~6|combout
    Info (332115):     79.163      0.302 RR    IC  aluMux|dOut[1]~7|datad
    Info (332115):     79.341      0.178 RR  CELL  aluMux|dOut[1]~7|combout
    Info (332115):     80.240      0.899 RR    IC  alu|LessThan7~3|dataa
    Info (332115):     80.757      0.517 RR  CELL  alu|LessThan7~3|cout
    Info (332115):     80.757      0.000 RR    IC  alu|LessThan7~5|cin
    Info (332115):     80.837      0.080 RF  CELL  alu|LessThan7~5|cout
    Info (332115):     80.837      0.000 FF    IC  alu|LessThan7~7|cin
    Info (332115):     80.917      0.080 FR  CELL  alu|LessThan7~7|cout
    Info (332115):     80.917      0.000 RR    IC  alu|LessThan7~9|cin
    Info (332115):     80.997      0.080 RF  CELL  alu|LessThan7~9|cout
    Info (332115):     80.997      0.000 FF    IC  alu|LessThan7~11|cin
    Info (332115):     81.077      0.080 FR  CELL  alu|LessThan7~11|cout
    Info (332115):     81.077      0.000 RR    IC  alu|LessThan7~13|cin
    Info (332115):     81.157      0.080 RF  CELL  alu|LessThan7~13|cout
    Info (332115):     81.157      0.000 FF    IC  alu|LessThan7~15|cin
    Info (332115):     81.331      0.174 FR  CELL  alu|LessThan7~15|cout
    Info (332115):     81.331      0.000 RR    IC  alu|LessThan7~17|cin
    Info (332115):     81.411      0.080 RF  CELL  alu|LessThan7~17|cout
    Info (332115):     81.411      0.000 FF    IC  alu|LessThan7~19|cin
    Info (332115):     81.491      0.080 FR  CELL  alu|LessThan7~19|cout
    Info (332115):     81.491      0.000 RR    IC  alu|LessThan7~21|cin
    Info (332115):     81.571      0.080 RF  CELL  alu|LessThan7~21|cout
    Info (332115):     81.571      0.000 FF    IC  alu|LessThan7~23|cin
    Info (332115):     81.651      0.080 FR  CELL  alu|LessThan7~23|cout
    Info (332115):     81.651      0.000 RR    IC  alu|LessThan7~25|cin
    Info (332115):     81.731      0.080 RF  CELL  alu|LessThan7~25|cout
    Info (332115):     81.731      0.000 FF    IC  alu|LessThan7~27|cin
    Info (332115):     81.811      0.080 FR  CELL  alu|LessThan7~27|cout
    Info (332115):     81.811      0.000 RR    IC  alu|LessThan7~29|cin
    Info (332115):     81.891      0.080 RF  CELL  alu|LessThan7~29|cout
    Info (332115):     81.891      0.000 FF    IC  alu|LessThan7~31|cin
    Info (332115):     82.052      0.161 FR  CELL  alu|LessThan7~31|cout
    Info (332115):     82.052      0.000 RR    IC  alu|LessThan7~33|cin
    Info (332115):     82.132      0.080 RF  CELL  alu|LessThan7~33|cout
    Info (332115):     82.132      0.000 FF    IC  alu|LessThan7~35|cin
    Info (332115):     82.212      0.080 FR  CELL  alu|LessThan7~35|cout
    Info (332115):     82.212      0.000 RR    IC  alu|LessThan7~37|cin
    Info (332115):     82.292      0.080 RF  CELL  alu|LessThan7~37|cout
    Info (332115):     82.292      0.000 FF    IC  alu|LessThan7~39|cin
    Info (332115):     82.372      0.080 FR  CELL  alu|LessThan7~39|cout
    Info (332115):     82.372      0.000 RR    IC  alu|LessThan7~41|cin
    Info (332115):     82.452      0.080 RF  CELL  alu|LessThan7~41|cout
    Info (332115):     82.452      0.000 FF    IC  alu|LessThan7~43|cin
    Info (332115):     82.532      0.080 FR  CELL  alu|LessThan7~43|cout
    Info (332115):     82.532      0.000 RR    IC  alu|LessThan7~45|cin
    Info (332115):     82.612      0.080 RF  CELL  alu|LessThan7~45|cout
    Info (332115):     82.612      0.000 FF    IC  alu|LessThan7~47|cin
    Info (332115):     82.786      0.174 FR  CELL  alu|LessThan7~47|cout
    Info (332115):     82.786      0.000 RR    IC  alu|LessThan7~49|cin
    Info (332115):     82.866      0.080 RF  CELL  alu|LessThan7~49|cout
    Info (332115):     82.866      0.000 FF    IC  alu|LessThan7~51|cin
    Info (332115):     82.946      0.080 FR  CELL  alu|LessThan7~51|cout
    Info (332115):     82.946      0.000 RR    IC  alu|LessThan7~53|cin
    Info (332115):     83.026      0.080 RF  CELL  alu|LessThan7~53|cout
    Info (332115):     83.026      0.000 FF    IC  alu|LessThan7~55|cin
    Info (332115):     83.106      0.080 FR  CELL  alu|LessThan7~55|cout
    Info (332115):     83.106      0.000 RR    IC  alu|LessThan7~57|cin
    Info (332115):     83.186      0.080 RF  CELL  alu|LessThan7~57|cout
    Info (332115):     83.186      0.000 FF    IC  alu|LessThan7~59|cin
    Info (332115):     83.266      0.080 FR  CELL  alu|LessThan7~59|cout
    Info (332115):     83.266      0.000 RR    IC  alu|LessThan7~61|cin
    Info (332115):     83.346      0.080 RF  CELL  alu|LessThan7~61|cout
    Info (332115):     83.346      0.000 FF    IC  alu|LessThan7~62|cin
    Info (332115):     83.804      0.458 FF  CELL  alu|LessThan7~62|combout
    Info (332115):     84.968      1.164 FF    IC  alu|Mux3~3|datad
    Info (332115):     85.146      0.178 FR  CELL  alu|Mux3~3|combout
    Info (332115):     85.432      0.286 RR    IC  alu|Mux3~12|datad
    Info (332115):     85.610      0.178 RR  CELL  alu|Mux3~12|combout
    Info (332115):     85.912      0.302 RR    IC  alu|dOut~44|datad
    Info (332115):     86.090      0.178 RR  CELL  alu|dOut~44|combout
    Info (332115):     86.696      0.606 RR    IC  comb~10|datad
    Info (332115):     86.874      0.178 RR  CELL  comb~10|combout
    Info (332115):     87.455      0.581 RR    IC  pcAdder|Add0~11|datac
    Info (332115):     87.777      0.322 RR  CELL  pcAdder|Add0~11|combout
    Info (332115):     88.595      0.818 RR    IC  pc|dataOut[6]~feeder|datad
    Info (332115):     88.773      0.178 RR  CELL  pc|dataOut[6]~feeder|combout
    Info (332115):     88.773      0.000 RR    IC  pc|dataOut[6]|datain
    Info (332115):     88.869      0.096 RR  CELL  Register:pc|dataOut[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    142.857    142.857           latch edge time
    Info (332115):    142.962      0.105  R        clock network delay
    Info (332115):    143.000      0.038     uTsu  Register:pc|dataOut[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :    88.869
    Info (332115): Data Required Time :   143.000
    Info (332115): Slack              :    54.131 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 106.027
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 106.027 
    Info (332115): ===================================================================
    Info (332115): From Node    : SevenSeg:sevenSeg0|dOut[2]~2_OTERM53
    Info (332115): To Node      : HEX0[2]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    285.714    285.714           launch edge time
    Info (332115):    285.820      0.106  R        clock network delay
    Info (332115):    286.097      0.277     uTco  SevenSeg:sevenSeg0|dOut[2]~2_OTERM53
    Info (332115):    286.097      0.000 FF  CELL  sevenSeg0|dOut[2]~2_NEW_REG52|regout
    Info (332115):    290.436      4.339 FF    IC  sevenSeg0|dOut[2]~2_NEW_REG52_RTM054|datad
    Info (332115):    290.613      0.177 FR  CELL  sevenSeg0|dOut[2]~2_NEW_REG52_RTM054|combout
    Info (332115):    291.133      0.520 RR    IC  HEX0[2]|datain
    Info (332115):    293.973      2.840 RF  CELL  HEX0[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    300.000    300.000           latch edge time
    Info (332115):    300.000      0.000  R        clock network delay
    Info (332115):    400.000    100.000  F  oExt  HEX0[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :   293.973
    Info (332115): Data Required Time :   400.000
    Info (332115): Slack              :   106.027 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.612
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.612 
    Info (332115): ===================================================================
    Info (332115): From Node    : buff_SW[8]
    Info (332115): To Node      : DataMemory:dataMemory|sw_reg[8]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.108      0.108  R        clock network delay
    Info (332115):      0.385      0.277     uTco  buff_SW[8]
    Info (332115):      0.385      0.000 RR  CELL  buff_SW[8]|regout
    Info (332115):      0.732      0.347 RR    IC  dataMemory|sw_reg[8]~feeder|datad
    Info (332115):      0.910      0.178 RR  CELL  dataMemory|sw_reg[8]~feeder|combout
    Info (332115):      0.910      0.000 RR    IC  dataMemory|sw_reg[8]|datain
    Info (332115):      1.006      0.096 RR  CELL  DataMemory:dataMemory|sw_reg[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.108      0.108  R        clock network delay
    Info (332115):      0.394      0.286      uTh  DataMemory:dataMemory|sw_reg[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.006
    Info (332115): Data Required Time :     0.394
    Info (332115): Slack              :     0.612 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 3.783
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 3.783 
    Info (332115): ===================================================================
    Info (332115): From Node    : SevenSeg:sevenSeg3|dOut[3]~3_OTERM9
    Info (332115): To Node      : HEX3[3]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    999.999    999.999           launch edge time
    Info (332115):   1000.094      0.095  R        clock network delay
    Info (332115):   1000.371      0.277     uTco  SevenSeg:sevenSeg3|dOut[3]~3_OTERM9
    Info (332115):   1000.371      0.000 RR  CELL  sevenSeg3|dOut[3]~3_NEW_REG8|regout
    Info (332115):   1000.953      0.582 RR    IC  HEX3[3]|datain
    Info (332115):   1003.783      2.830 RR  CELL  HEX3[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1000.000   1000.000           latch edge time
    Info (332115):   1000.000      0.000  R        clock network delay
    Info (332115):   1000.000      0.000  R  oExt  HEX3[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :  1003.783
    Info (332115): Data Required Time :  1000.000
    Info (332115): Slack              :     3.783 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 50.000 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50|combout
    Info (332113): Clock            : Clock10
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      1.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     51.026      1.026 FF  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    50.000
    Info (332113): Slack            :    50.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 68.864
    Info (332113): Targets: [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 68.864 
    Info (332113): ===================================================================
    Info (332113): Node             : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      1.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):      3.518      2.492 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     -2.419     -5.937 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     -1.490      0.929 RR    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.490      0.000 RR  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.557      0.933 RR    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      0.190      0.747 RF  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     71.428     71.428           launch edge time
    Info (332113):     71.428      0.000           source latency
    Info (332113):     71.428      0.000           CLOCK_50
    Info (332113):     72.454      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):     74.946      2.492 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     69.009     -5.937 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     69.938      0.929 FF    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     69.938      0.000 FF  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     70.871      0.933 FF    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     71.618      0.747 FR  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.564
    Info (332113): Actual Width     :    71.428
    Info (332113): Slack            :    68.864
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|altpll_component|pll|clk[0] with master clock period: 100.000 found on PLL node: PLL_inst|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 64.126
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    64.126         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):   110.950         0.000 Clock10 
Info (332146): Worst-case hold slack is 0.236
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.236         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.524         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 50.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    50.000         0.000 Clock10 
    Info (332119):    69.301         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.126
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 64.126 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg
    Info (332115): To Node      : Register:pc|dataOut[14]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     71.428     71.428           launch edge time
    Info (332115):     71.233     -0.195  F        clock network delay
    Info (332115):     71.355      0.122     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a1~porta_we_reg
    Info (332115):     73.270      1.915 FF  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a1|portadataout[0]
    Info (332115):     73.608      0.338 FF    IC  dataMux|dOut[1]~9|datad
    Info (332115):     73.667      0.059 FF  CELL  dataMux|dOut[1]~9|combout
    Info (332115):     74.158      0.491 FF    IC  dataMux|dOut[1]~10|datad
    Info (332115):     74.217      0.059 FF  CELL  dataMux|dOut[1]~10|combout
    Info (332115):     74.557      0.340 FF    IC  aluMux|dOut[1]~6|datad
    Info (332115):     74.616      0.059 FF  CELL  aluMux|dOut[1]~6|combout
    Info (332115):     74.725      0.109 FF    IC  aluMux|dOut[1]~7|datad
    Info (332115):     74.784      0.059 FF  CELL  aluMux|dOut[1]~7|combout
    Info (332115):     75.137      0.353 FF    IC  alu|LessThan7~3|dataa
    Info (332115):     75.287      0.150 FF  CELL  alu|LessThan7~3|cout
    Info (332115):     75.287      0.000 FF    IC  alu|LessThan7~5|cin
    Info (332115):     75.322      0.035 FR  CELL  alu|LessThan7~5|cout
    Info (332115):     75.322      0.000 RR    IC  alu|LessThan7~7|cin
    Info (332115):     75.357      0.035 RF  CELL  alu|LessThan7~7|cout
    Info (332115):     75.357      0.000 FF    IC  alu|LessThan7~9|cin
    Info (332115):     75.392      0.035 FR  CELL  alu|LessThan7~9|cout
    Info (332115):     75.392      0.000 RR    IC  alu|LessThan7~11|cin
    Info (332115):     75.427      0.035 RF  CELL  alu|LessThan7~11|cout
    Info (332115):     75.427      0.000 FF    IC  alu|LessThan7~13|cin
    Info (332115):     75.462      0.035 FR  CELL  alu|LessThan7~13|cout
    Info (332115):     75.462      0.000 RR    IC  alu|LessThan7~15|cin
    Info (332115):     75.556      0.094 RF  CELL  alu|LessThan7~15|cout
    Info (332115):     75.556      0.000 FF    IC  alu|LessThan7~17|cin
    Info (332115):     75.591      0.035 FR  CELL  alu|LessThan7~17|cout
    Info (332115):     75.591      0.000 RR    IC  alu|LessThan7~19|cin
    Info (332115):     75.626      0.035 RF  CELL  alu|LessThan7~19|cout
    Info (332115):     75.626      0.000 FF    IC  alu|LessThan7~21|cin
    Info (332115):     75.661      0.035 FR  CELL  alu|LessThan7~21|cout
    Info (332115):     75.661      0.000 RR    IC  alu|LessThan7~23|cin
    Info (332115):     75.696      0.035 RF  CELL  alu|LessThan7~23|cout
    Info (332115):     75.696      0.000 FF    IC  alu|LessThan7~25|cin
    Info (332115):     75.731      0.035 FR  CELL  alu|LessThan7~25|cout
    Info (332115):     75.731      0.000 RR    IC  alu|LessThan7~27|cin
    Info (332115):     75.766      0.035 RF  CELL  alu|LessThan7~27|cout
    Info (332115):     75.766      0.000 FF    IC  alu|LessThan7~29|cin
    Info (332115):     75.801      0.035 FR  CELL  alu|LessThan7~29|cout
    Info (332115):     75.801      0.000 RR    IC  alu|LessThan7~31|cin
    Info (332115):     75.888      0.087 RF  CELL  alu|LessThan7~31|cout
    Info (332115):     75.888      0.000 FF    IC  alu|LessThan7~33|cin
    Info (332115):     75.923      0.035 FR  CELL  alu|LessThan7~33|cout
    Info (332115):     75.923      0.000 RR    IC  alu|LessThan7~35|cin
    Info (332115):     75.958      0.035 RF  CELL  alu|LessThan7~35|cout
    Info (332115):     75.958      0.000 FF    IC  alu|LessThan7~37|cin
    Info (332115):     75.993      0.035 FR  CELL  alu|LessThan7~37|cout
    Info (332115):     75.993      0.000 RR    IC  alu|LessThan7~39|cin
    Info (332115):     76.028      0.035 RF  CELL  alu|LessThan7~39|cout
    Info (332115):     76.028      0.000 FF    IC  alu|LessThan7~41|cin
    Info (332115):     76.063      0.035 FR  CELL  alu|LessThan7~41|cout
    Info (332115):     76.063      0.000 RR    IC  alu|LessThan7~43|cin
    Info (332115):     76.098      0.035 RF  CELL  alu|LessThan7~43|cout
    Info (332115):     76.098      0.000 FF    IC  alu|LessThan7~45|cin
    Info (332115):     76.133      0.035 FR  CELL  alu|LessThan7~45|cout
    Info (332115):     76.133      0.000 RR    IC  alu|LessThan7~47|cin
    Info (332115):     76.227      0.094 RF  CELL  alu|LessThan7~47|cout
    Info (332115):     76.227      0.000 FF    IC  alu|LessThan7~49|cin
    Info (332115):     76.262      0.035 FR  CELL  alu|LessThan7~49|cout
    Info (332115):     76.262      0.000 RR    IC  alu|LessThan7~51|cin
    Info (332115):     76.297      0.035 RF  CELL  alu|LessThan7~51|cout
    Info (332115):     76.297      0.000 FF    IC  alu|LessThan7~53|cin
    Info (332115):     76.332      0.035 FR  CELL  alu|LessThan7~53|cout
    Info (332115):     76.332      0.000 RR    IC  alu|LessThan7~55|cin
    Info (332115):     76.367      0.035 RF  CELL  alu|LessThan7~55|cout
    Info (332115):     76.367      0.000 FF    IC  alu|LessThan7~57|cin
    Info (332115):     76.402      0.035 FR  CELL  alu|LessThan7~57|cout
    Info (332115):     76.402      0.000 RR    IC  alu|LessThan7~59|cin
    Info (332115):     76.437      0.035 RF  CELL  alu|LessThan7~59|cout
    Info (332115):     76.437      0.000 FF    IC  alu|LessThan7~61|cin
    Info (332115):     76.472      0.035 FR  CELL  alu|LessThan7~61|cout
    Info (332115):     76.472      0.000 RR    IC  alu|LessThan7~62|cin
    Info (332115):     76.642      0.170 RR  CELL  alu|LessThan7~62|combout
    Info (332115):     77.076      0.434 RR    IC  alu|Mux3~3|datad
    Info (332115):     77.135      0.059 RF  CELL  alu|Mux3~3|combout
    Info (332115):     77.238      0.103 FF    IC  alu|Mux3~12|datad
    Info (332115):     77.297      0.059 FF  CELL  alu|Mux3~12|combout
    Info (332115):     77.410      0.113 FF    IC  alu|dOut~44|datad
    Info (332115):     77.469      0.059 FF  CELL  alu|dOut~44|combout
    Info (332115):     77.585      0.116 FF    IC  pcAdder|Add0~1|datad
    Info (332115):     77.644      0.059 FF  CELL  pcAdder|Add0~1|combout
    Info (332115):     77.977      0.333 FF    IC  pcAdder|Add0~2|datad
    Info (332115):     78.036      0.059 FR  CELL  pcAdder|Add0~2|combout
    Info (332115):     78.398      0.362 RR    IC  pcAdder|Add0~61|datad
    Info (332115):     78.457      0.059 RR  CELL  pcAdder|Add0~61|combout
    Info (332115):     78.457      0.000 RR    IC  pc|dataOut[14]|datain
    Info (332115):     78.499      0.042 RR  CELL  Register:pc|dataOut[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    142.857    142.857           latch edge time
    Info (332115):    142.593     -0.264  R        clock network delay
    Info (332115):    142.625      0.032     uTsu  Register:pc|dataOut[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :    78.499
    Info (332115): Data Required Time :   142.625
    Info (332115): Slack              :    64.126 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 110.950
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 110.950 
    Info (332115): ===================================================================
    Info (332115): From Node    : SevenSeg:sevenSeg0|dOut[0]~0_OTERM49
    Info (332115): To Node      : HEX0[0]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    285.714    285.714           launch edge time
    Info (332115):    285.451     -0.263  R        clock network delay
    Info (332115):    285.592      0.141     uTco  SevenSeg:sevenSeg0|dOut[0]~0_OTERM49
    Info (332115):    285.592      0.000 RR  CELL  sevenSeg0|dOut[0]~0_NEW_REG48|regout
    Info (332115):    287.672      2.080 RR    IC  HEX0[0]|datain
    Info (332115):    289.050      1.378 RR  CELL  HEX0[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    300.000    300.000           latch edge time
    Info (332115):    300.000      0.000  R        clock network delay
    Info (332115):    400.000    100.000  R  oExt  HEX0[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :   289.050
    Info (332115): Data Required Time :   400.000
    Info (332115): Slack              :   110.950 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.236
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.236 
    Info (332115): ===================================================================
    Info (332115): From Node    : buff_SW[8]
    Info (332115): To Node      : DataMemory:dataMemory|sw_reg[8]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.260     -0.260  R        clock network delay
    Info (332115):     -0.119      0.141     uTco  buff_SW[8]
    Info (332115):     -0.119      0.000 RR  CELL  buff_SW[8]|regout
    Info (332115):      0.027      0.146 RR    IC  dataMemory|sw_reg[8]~feeder|datad
    Info (332115):      0.086      0.059 RR  CELL  dataMemory|sw_reg[8]~feeder|combout
    Info (332115):      0.086      0.000 RR    IC  dataMemory|sw_reg[8]|datain
    Info (332115):      0.128      0.042 RR  CELL  DataMemory:dataMemory|sw_reg[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     -0.260     -0.260  R        clock network delay
    Info (332115):     -0.108      0.152      uTh  DataMemory:dataMemory|sw_reg[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.128
    Info (332115): Data Required Time :    -0.108
    Info (332115): Slack              :     0.236 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.524
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.524 
    Info (332115): ===================================================================
    Info (332115): From Node    : SevenSeg:sevenSeg3|dOut[3]~3_OTERM9
    Info (332115): To Node      : HEX3[3]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    999.999    999.999           launch edge time
    Info (332115):    999.725     -0.274  R        clock network delay
    Info (332115):    999.866      0.141     uTco  SevenSeg:sevenSeg3|dOut[3]~3_OTERM9
    Info (332115):    999.866      0.000 RR  CELL  sevenSeg3|dOut[3]~3_NEW_REG8|regout
    Info (332115):   1000.126      0.260 RR    IC  HEX3[3]|datain
    Info (332115):   1001.524      1.398 RR  CELL  HEX3[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):   1000.000   1000.000           latch edge time
    Info (332115):   1000.000      0.000  R        clock network delay
    Info (332115):   1000.000      0.000  R  oExt  HEX3[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :  1001.524
    Info (332115): Data Required Time :  1000.000
    Info (332115): Slack              :     1.524 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 50.000 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50|combout
    Info (332113): Clock            : Clock10
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     50.571      0.571 FF  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    50.000
    Info (332113): Slack            :    50.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 69.301
    Info (332113): Targets: [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 69.301 
    Info (332113): ===================================================================
    Info (332113): Node             : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):      2.241      1.670 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     -1.944     -4.185 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     -1.302      0.642 RR    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.302      0.000 RR  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.618      0.684 RR    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     -0.191      0.427 RF  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     71.428     71.428           launch edge time
    Info (332113):     71.428      0.000           source latency
    Info (332113):     71.428      0.000           CLOCK_50
    Info (332113):     71.999      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):     73.669      1.670 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     69.484     -4.185 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     70.126      0.642 FF    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     70.126      0.000 FF  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     70.810      0.684 FF    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     71.237      0.427 FR  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    71.428
    Info (332113): Slack            :    69.301
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Wed Nov 11 03:28:54 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


