;redcode
;assert 1
	SPL 0, <753
	MOV 100, @802
	MOV -507, <-20
	MOV -507, <-27
	ADD -1, <-22
	ADD -1, <-22
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SLT 0, 41
	SUB #12, @0
	SUB @121, 106
	SUB @127, @-6
	MOV 917, <-20
	JMZ @2, #40
	SUB @-127, 100
	SUB @127, 106
	SUB @-127, 100
	SPL 0, <484
	DJN -1, @-20
	SUB @-7, <-120
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	ADD 10, 120
	ADD 10, 120
	ADD 220, 330
	SPL -100, -600
	SPL -100, -600
	ADD 210, 30
	CMP -207, <-120
	JMN 0, <759
	SPL <-30, 9
	JMN 0, 100
	SLT 310, 902
	SLT 199, 0
	SUB @1, 12
	CMP 100, -100
	SPL 0
	SUB @430, @6
	SLT 270, 60
	SUB 199, 0
	SPL 0, @-2
	SPL 0, <484
	MOV -1, <-20
	MOV 717, <-20
	CMP -207, <-120
	SPL 0, @-2
	SUB @0, @2
