// Seed: 3975263963
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_4 = 32'd82
) (
    input logic id_1,
    input id_2,
    output id_3,
    output _id_4
);
  assign id_2 = 1'b0 ? id_3 : 1;
  always @(1'b0 - id_3 or posedge ("")) id_3[1|id_4 : 1] <= 1;
  logic id_5;
  assign id_5 = 1;
endmodule
