Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Dec  8 19:53:46 2021
| Host              : bluewater03 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file Ultra96_timing_summary_routed.rpt -pb Ultra96_timing_summary_routed.pb -rpx Ultra96_timing_summary_routed.rpx -warn_on_violation
| Design            : Ultra96
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.862        0.000                      0                   19        0.048        0.000                      0                   19        3.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.862        0.000                      0                   19        0.048        0.000                      0                   19        3.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/CNT_SIGNAL_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.319ns (38.295%)  route 0.514ns (61.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.412ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.374ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.342     1.549    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.647 f  UART_TEST_wrapper/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.153     1.800    UART_TEST_wrapper/COUNT_reg[4]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.982 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.034    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.073 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.309     2.382    UART_TEST_wrapper/sel
    SLICE_X16Y134        FDRE                                         r  UART_TEST_wrapper/CNT_SIGNAL_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.146    11.313    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y134        FDRE                                         r  UART_TEST_wrapper/CNT_SIGNAL_reg/C
                         clock pessimism              0.177    11.490    
                         clock uncertainty           -0.174    11.316    
    SLICE_X16Y134        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    11.244    UART_TEST_wrapper/CNT_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.319ns (43.460%)  route 0.415ns (56.540%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 11.315 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.412ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.374ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.342     1.549    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.647 f  UART_TEST_wrapper/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.153     1.800    UART_TEST_wrapper/COUNT_reg[4]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.982 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.034    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.073 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.210     2.283    UART_TEST_wrapper/sel
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.148    11.315    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[0]/C
                         clock pessimism              0.189    11.504    
                         clock uncertainty           -0.174    11.330    
    SLICE_X17Y133        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    11.288    UART_TEST_wrapper/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.287ns (38.679%)  route 0.455ns (61.321%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.412ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.374ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.335     1.542    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     1.639 f  UART_TEST_wrapper/COUNT_reg[2]/Q
                         net (fo=5, routed)           0.189     1.828    UART_TEST_wrapper/COUNT_reg[2]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     1.979 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.031    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.070 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.214     2.284    UART_TEST_wrapper/sel
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.157    11.324    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[3]/C
                         clock pessimism              0.189    11.513    
                         clock uncertainty           -0.174    11.339    
    SLICE_X16Y133        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    11.296    UART_TEST_wrapper/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.287ns (38.627%)  route 0.456ns (61.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.412ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.374ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.335     1.542    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     1.639 f  UART_TEST_wrapper/COUNT_reg[2]/Q
                         net (fo=5, routed)           0.189     1.828    UART_TEST_wrapper/COUNT_reg[2]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     1.979 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.031    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.070 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.215     2.285    UART_TEST_wrapper/sel
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.157    11.324    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/C
                         clock pessimism              0.189    11.513    
                         clock uncertainty           -0.174    11.339    
    SLICE_X16Y133        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.297    UART_TEST_wrapper/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -2.285    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.287ns (38.679%)  route 0.455ns (61.321%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.412ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.374ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.335     1.542    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     1.639 f  UART_TEST_wrapper/COUNT_reg[2]/Q
                         net (fo=5, routed)           0.189     1.828    UART_TEST_wrapper/COUNT_reg[2]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     1.979 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.031    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.070 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.214     2.284    UART_TEST_wrapper/sel
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.157    11.324    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[5]/C
                         clock pessimism              0.189    11.513    
                         clock uncertainty           -0.174    11.339    
    SLICE_X16Y133        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    11.296    UART_TEST_wrapper/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.287ns (38.627%)  route 0.456ns (61.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.412ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.374ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.335     1.542    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     1.639 f  UART_TEST_wrapper/COUNT_reg[2]/Q
                         net (fo=5, routed)           0.189     1.828    UART_TEST_wrapper/COUNT_reg[2]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     1.979 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.031    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.070 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.215     2.285    UART_TEST_wrapper/sel
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.157    11.324    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[6]/C
                         clock pessimism              0.189    11.513    
                         clock uncertainty           -0.174    11.339    
    SLICE_X16Y133        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042    11.297    UART_TEST_wrapper/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -2.285    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.287ns (38.679%)  route 0.455ns (61.321%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.412ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.374ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.335     1.542    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     1.639 f  UART_TEST_wrapper/COUNT_reg[2]/Q
                         net (fo=5, routed)           0.189     1.828    UART_TEST_wrapper/COUNT_reg[2]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     1.979 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.031    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.070 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.214     2.284    UART_TEST_wrapper/sel
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.157    11.324    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[7]/C
                         clock pessimism              0.189    11.513    
                         clock uncertainty           -0.174    11.339    
    SLICE_X16Y133        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    11.296    UART_TEST_wrapper/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.287ns (38.627%)  route 0.456ns (61.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 11.324 - 10.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.412ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.374ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.335     1.542    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     1.639 f  UART_TEST_wrapper/COUNT_reg[2]/Q
                         net (fo=5, routed)           0.189     1.828    UART_TEST_wrapper/COUNT_reg[2]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     1.979 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.031    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.070 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.215     2.285    UART_TEST_wrapper/sel
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.157    11.324    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[8]/C
                         clock pessimism              0.189    11.513    
                         clock uncertainty           -0.174    11.339    
    SLICE_X16Y133        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    11.297    UART_TEST_wrapper/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         11.297    
                         arrival time                          -2.285    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.319ns (44.429%)  route 0.399ns (55.571%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.412ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.374ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.342     1.549    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.647 f  UART_TEST_wrapper/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.153     1.800    UART_TEST_wrapper/COUNT_reg[4]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.982 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.034    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.073 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.194     2.267    UART_TEST_wrapper/sel
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.152    11.319    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[1]/C
                         clock pessimism              0.189    11.508    
                         clock uncertainty           -0.174    11.334    
    SLICE_X17Y133        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.291    UART_TEST_wrapper/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  9.024    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 UART_TEST_wrapper/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.319ns (44.367%)  route 0.400ns (55.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.412ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.374ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.342     1.549    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.647 f  UART_TEST_wrapper/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.153     1.800    UART_TEST_wrapper/COUNT_reg[4]
    SLICE_X16Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.982 r  UART_TEST_wrapper/CNT_SIGNAL_i_2/O
                         net (fo=4, routed)           0.052     2.034    UART_TEST_wrapper/CNT_SIGNAL_i_2_n_0
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     2.073 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.195     2.268    UART_TEST_wrapper/sel
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          1.152    11.319    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
                         clock pessimism              0.189    11.508    
                         clock uncertainty           -0.174    11.334    
    SLICE_X17Y133        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    11.292    UART_TEST_wrapper/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                  9.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.674ns (routing 0.205ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.226ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.674     0.785    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.823 r  UART_TEST_wrapper/COUNT_reg[5]/Q
                         net (fo=2, routed)           0.027     0.850    UART_TEST_wrapper/COUNT_reg[5]
    SLICE_X16Y133        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.864 r  UART_TEST_wrapper/COUNT[5]_i_1/O
                         net (fo=1, routed)           0.021     0.885    UART_TEST_wrapper/COUNT0[5]
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.765     0.903    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[5]/C
                         clock pessimism             -0.112     0.791    
    SLICE_X16Y133        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.837    UART_TEST_wrapper/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.517%)  route 0.040ns (34.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.674ns (routing 0.205ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.226ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.674     0.785    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.824 r  UART_TEST_wrapper/COUNT_reg[3]/Q
                         net (fo=4, routed)           0.031     0.855    UART_TEST_wrapper/COUNT_reg[3]
    SLICE_X16Y133        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     0.892 r  UART_TEST_wrapper/COUNT[4]_i_1/O
                         net (fo=1, routed)           0.009     0.901    UART_TEST_wrapper/COUNT0[4]
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.765     0.903    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[4]/C
                         clock pessimism             -0.112     0.791    
    SLICE_X16Y133        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.838    UART_TEST_wrapper/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.074ns (56.489%)  route 0.057ns (43.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.674ns (routing 0.205ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.226ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.674     0.785    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.824 r  UART_TEST_wrapper/COUNT_reg[3]/Q
                         net (fo=4, routed)           0.031     0.855    UART_TEST_wrapper/COUNT_reg[3]
    SLICE_X16Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.890 r  UART_TEST_wrapper/COUNT[3]_i_1/O
                         net (fo=1, routed)           0.026     0.916    UART_TEST_wrapper/COUNT0[3]
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.765     0.903    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[3]/C
                         clock pessimism             -0.112     0.791    
    SLICE_X16Y133        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.837    UART_TEST_wrapper/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.079ns (57.246%)  route 0.059ns (42.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.674ns (routing 0.205ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.226ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.674     0.785    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.823 r  UART_TEST_wrapper/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.051     0.874    UART_TEST_wrapper/COUNT_reg[7]
    SLICE_X16Y133        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     0.915 r  UART_TEST_wrapper/COUNT[8]_i_1/O
                         net (fo=1, routed)           0.008     0.923    UART_TEST_wrapper/COUNT0[8]
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.765     0.903    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[8]/C
                         clock pessimism             -0.112     0.791    
    SLICE_X16Y133        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.838    UART_TEST_wrapper/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.080ns (57.554%)  route 0.059ns (42.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.668ns (routing 0.205ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.226ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.668     0.779    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.820 f  UART_TEST_wrapper/COUNT_reg[0]/Q
                         net (fo=7, routed)           0.053     0.873    UART_TEST_wrapper/COUNT_reg[0]
    SLICE_X17Y133        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     0.912 r  UART_TEST_wrapper/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.006     0.918    UART_TEST_wrapper/COUNT0[0]
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.757     0.895    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[0]/C
                         clock pessimism             -0.110     0.785    
    SLICE_X17Y133        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.832    UART_TEST_wrapper/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.059ns (39.865%)  route 0.089ns (60.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.671ns (routing 0.205ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.226ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.671     0.782    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.821 r  UART_TEST_wrapper/COUNT_reg[1]/Q
                         net (fo=6, routed)           0.083     0.904    UART_TEST_wrapper/COUNT_reg[1]
    SLICE_X17Y133        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.924 r  UART_TEST_wrapper/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.006     0.930    UART_TEST_wrapper/COUNT0[2]
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.761     0.899    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
                         clock pessimism             -0.111     0.788    
    SLICE_X17Y133        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.835    UART_TEST_wrapper/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.078ns (50.980%)  route 0.075ns (49.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.674ns (routing 0.205ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.226ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.674     0.785    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.823 r  UART_TEST_wrapper/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.051     0.874    UART_TEST_wrapper/COUNT_reg[7]
    SLICE_X16Y133        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     0.914 r  UART_TEST_wrapper/COUNT[7]_i_1/O
                         net (fo=1, routed)           0.024     0.938    UART_TEST_wrapper/COUNT0[7]
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.765     0.903    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[7]/C
                         clock pessimism             -0.112     0.791    
    SLICE_X16Y133        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.837    UART_TEST_wrapper/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.062ns (38.272%)  route 0.100ns (61.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.671ns (routing 0.205ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.226ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.671     0.782    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y133        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.821 r  UART_TEST_wrapper/COUNT_reg[1]/Q
                         net (fo=6, routed)           0.083     0.904    UART_TEST_wrapper/COUNT_reg[1]
    SLICE_X17Y133        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.927 r  UART_TEST_wrapper/COUNT[1]_i_1/O
                         net (fo=1, routed)           0.017     0.944    UART_TEST_wrapper/COUNT0[1]
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.761     0.899    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[1]/C
                         clock pessimism             -0.111     0.788    
    SLICE_X17Y133        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.834    UART_TEST_wrapper/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.087ns (48.066%)  route 0.094ns (51.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.674ns (routing 0.205ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.226ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.674     0.785    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.824 r  UART_TEST_wrapper/COUNT_reg[6]/Q
                         net (fo=4, routed)           0.087     0.911    UART_TEST_wrapper/COUNT_reg[6]
    SLICE_X16Y133        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.048     0.959 r  UART_TEST_wrapper/COUNT[6]_i_1/O
                         net (fo=1, routed)           0.007     0.966    UART_TEST_wrapper/COUNT0[6]
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.765     0.903    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[6]/C
                         clock pessimism             -0.112     0.791    
    SLICE_X16Y133        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.838    UART_TEST_wrapper/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UART_TEST_wrapper/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TEST_wrapper/COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.098ns (48.039%)  route 0.106ns (51.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.674ns (routing 0.205ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.226ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.674     0.785    UART_TEST_wrapper/PL_CLK
    SLICE_X16Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.823 f  UART_TEST_wrapper/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.040     0.863    UART_TEST_wrapper/COUNT_reg[7]
    SLICE_X16Y133        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.060     0.923 r  UART_TEST_wrapper/CNT_SIGNAL_i_1/O
                         net (fo=10, routed)          0.066     0.989    UART_TEST_wrapper/sel
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=11, routed)          0.761     0.899    UART_TEST_wrapper/PL_CLK
    SLICE_X17Y133        FDRE                                         r  UART_TEST_wrapper/COUNT_reg[2]/C
                         clock pessimism             -0.104     0.795    
    SLICE_X17Y133        FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.007     0.788    UART_TEST_wrapper/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X16Y134  UART_TEST_wrapper/CNT_SIGNAL_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X17Y133  UART_TEST_wrapper/COUNT_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X17Y133  UART_TEST_wrapper/COUNT_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X17Y133  UART_TEST_wrapper/COUNT_reg[2]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[3]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[4]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[5]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[6]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[7]/C
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X17Y133  UART_TEST_wrapper/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[6]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[7]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[8]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y134  UART_TEST_wrapper/CNT_SIGNAL_reg/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       UART_TEST_wrapper/UART_TEST_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X17Y133  UART_TEST_wrapper/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y133  UART_TEST_wrapper/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X16Y134  UART_TEST_wrapper/CNT_SIGNAL_reg/C



