Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar  1 17:39:52 2021
| Host         : DESKTOP-6GABMIP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AHBLITE_SYS_control_sets_placed.rpt
| Design       : AHBLITE_SYS
| Device       : xc7k325t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   186 |
|    Minimum number of control sets                        |   186 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   186 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   155 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            2 |
| No           | No                    | Yes                    |             290 |          168 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |            1025 |          454 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                       Enable Signal                      |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+----------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Inst_AHBTIMER/n_0_71_BUFG                |                                                          | Inst_AHBTIMER/timer_irq_i_2_n_1             |                2 |              2 |         1.00 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          | Inst_AHBUART/uFIFO_TX/empty_reg_i_2_n_1     |                1 |              2 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_pb_debounce/FSM_sequential_current_state[1]_i_1_n_1 | Inst_pb_debounce/db_clk[21]_i_3_n_1         |                1 |              2 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          | Inst_AHBUART/uFIFO_RX/empty_reg_i_2_n_1     |                2 |              2 |         1.00 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          | Inst_AHBTIMER/timer_irq_i_2_n_1             |                1 |              3 |         3.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHBMUX/HREADY                                           | uAHB7SEGDEC/DATA[31]_i_2_n_1                |                1 |              3 |         3.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHBMUX/HREADY                                           | uAHB2LED/rLED[7]_i_2_n_1                    |                2 |              3 |         1.50 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uUART_TX/b_next                             | Inst_AHBUART/uUART_TX/tx_reg_i_2_n_1        |                2 |              4 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBTIMER/control                                    | Inst_AHBTIMER/timer_irq_i_2_n_1             |                1 |              4 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uUART_RX/b_next                             | Inst_AHBUART/uUART_RX/data_reg[7]_i_2_n_1   |                2 |              4 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uFIFO_RX/w_ptr_reg[3]_i_1_n_1               | Inst_AHBUART/uFIFO_RX/empty_reg_i_2_n_1     |                2 |              4 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uFIFO_TX/w_ptr_reg[3]_i_1_n_1               | Inst_AHBUART/uFIFO_TX/empty_reg_i_2_n_1     |                1 |              4 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHBMUX/HREADY                                           | uAHBMUX/APHASE_MUX_SEL[3]_i_1_n_1           |                1 |              4 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Rfpvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                2 |              4 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/W2uvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                1 |              4 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Yafwx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                2 |              4 |         2.00 |
|  Inst_AHBTIMER/Inst_precaler_clk16/outclk |                                                          |                                             |                1 |              5 |         5.00 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          |                                             |                1 |              5 |         5.00 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          | Inst_AHBUART/uUART_RX/data_reg[7]_i_2_n_1   |                2 |              5 |         2.50 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          | Inst_AHBUART/uUART_TX/tx_reg_i_2_n_1        |                3 |              6 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHBMUX/HREADY                                           | Inst_AHBTIMER/timer_irq_i_2_n_1             |                4 |              7 |         1.75 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uUART_RX/data_next                          | Inst_AHBUART/uUART_RX/data_reg[7]_i_2_n_1   |                1 |              8 |         8.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uUART_TX/data_next                          | Inst_AHBUART/uUART_TX/tx_reg_i_2_n_1        |                1 |              8 |         8.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uFIFO_TX/r_ptr_reg_rep[3]_i_1_n_1           | Inst_AHBUART/uFIFO_TX/empty_reg_i_2_n_1     |                3 |              8 |         2.67 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uFIFO_RX/r_ptr_reg_rep[3]_i_1_n_1           | Inst_AHBUART/uFIFO_RX/empty_reg_i_2_n_1     |                2 |              8 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/K6yvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                3 |              8 |         2.67 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/L0uvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                4 |              8 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Qztvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                3 |              8 |         2.67 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Vytvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                2 |              8 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Z0uvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |                2 |              8 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHBMUX/HREADY                                           |                                             |                4 |             11 |         2.75 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2LED/rLED[7]_i_1_n_1                                 | uAHB2LED/rLED[7]_i_2_n_1                    |                4 |             16 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uFIFO_RX/array_reg_reg_0_15_6_7_i_1_n_1     |                                             |                2 |             16 |         8.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBUART/uFIFO_TX/array_reg_reg_0_15_6_7_i_1_n_1     |                                             |                2 |             16 |         8.00 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          | Inst_AHBUART/uBAUDGEN/count_reg[21]_i_2_n_1 |                6 |             22 |         3.67 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_pb_debounce/db_clk[21]_i_1_n_1                      | Inst_pb_debounce/db_clk[21]_i_3_n_1         |                6 |             22 |         3.67 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/C5ovx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               13 |             24 |         1.85 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/I4zvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               10 |             30 |         3.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Tse3z4_i_1_n_1                      | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               12 |             30 |         2.50 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1152_1279_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1152_1279_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1280_1407_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1152_1279_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1280_1407_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1280_1407_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_128_255_16_16_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1280_1407_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_128_255_0_0_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1408_1535_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_128_255_24_24_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1408_1535_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_128_255_8_8_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1408_1535_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1408_1535_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1536_1663_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1536_1663_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1536_1663_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1536_1663_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1664_1791_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1792_1919_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1664_1791_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1664_1791_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1664_1791_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1792_1919_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1792_1919_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1792_1919_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1920_2047_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1920_2047_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1920_2047_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2048_2175_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2048_2175_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2048_2175_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1920_2047_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2176_2303_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2048_2175_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2176_2303_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2176_2303_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2304_2431_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2176_2303_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2304_2431_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2304_2431_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2432_2559_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2432_2559_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2304_2431_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2432_2559_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2560_2687_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2560_2687_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2432_2559_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2560_2687_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_256_383_16_16_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2560_2687_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_256_383_0_0_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_256_383_24_24_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2688_2815_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2688_2815_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_256_383_8_8_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2688_2815_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2816_2943_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2688_2815_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2816_2943_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2944_3071_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2816_2943_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2816_2943_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2944_3071_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2944_3071_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_2944_3071_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3072_3199_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3072_3199_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3072_3199_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3200_3327_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3072_3199_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3328_3455_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3200_3327_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3200_3327_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3200_3327_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3328_3455_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3328_3455_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3328_3455_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3456_3583_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3456_3583_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3456_3583_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3584_3711_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3584_3711_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3584_3711_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3456_3583_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3712_3839_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3584_3711_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3712_3839_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3712_3839_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3840_3967_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3840_3967_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3712_3839_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3840_3967_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_384_511_24_24_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3840_3967_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_384_511_16_16_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_384_511_0_0_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3968_4095_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3968_4095_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3968_4095_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_3968_4095_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_512_639_16_16_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_512_639_0_0_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_512_639_8_8_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_640_767_16_16_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_512_639_24_24_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_640_767_0_0_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_640_767_8_8_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_768_895_0_0_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_768_895_16_16_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_640_767_24_24_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_896_1023_0_0_i_1_n_1                 |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_768_895_8_8_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_896_1023_16_16_i_1_n_1               |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_768_895_24_24_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_896_1023_24_24_i_1_n_1               |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_896_1023_8_8_i_1_n_1                 |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB7SEGDEC/DATA[31]_i_1_n_1                             | uAHB7SEGDEC/DATA[31]_i_2_n_1                |               12 |             32 |         2.67 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Afyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               14 |             32 |         2.29 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Ddyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               16 |             32 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_384_511_8_8_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Hfyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               12 |             32 |         2.67 |
|  Inst_AHBTIMER/n_0_71_BUFG                | Inst_AHBTIMER/control_reg_n_1_[0]                        | Inst_AHBTIMER/timer_irq_i_2_n_1             |               17 |             32 |         1.88 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Kdyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               18 |             32 |         1.78 |
|  Inst_clk_wiz_0/inst/clk_out1             | Inst_AHBTIMER/load                                       | Inst_AHBTIMER/timer_irq_i_2_n_1             |               14 |             32 |         2.29 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_0_127_0_0_i_1_n_1                    |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Meyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               15 |             32 |         2.13 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Ofyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               18 |             32 |         1.78 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Rdyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               16 |             32 |         2.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_0_127_16_16_i_1_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_0_127_24_24_i_2_n_1                  |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Siqvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               17 |             32 |         1.88 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Teyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               18 |             32 |         1.78 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1024_1151_24_24_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1024_1151_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Vfyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               15 |             32 |         2.13 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_0_127_8_8_i_1_n_1                    |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Wcyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               18 |             32 |         1.78 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Xppvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               14 |             32 |         2.29 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1024_1151_16_16_i_1_n_1              |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Ydyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               15 |             32 |         2.13 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1024_1151_8_8_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHB2MEM/memory_reg_1152_1279_0_0_i_1_n_1                |                                             |                8 |             32 |         4.00 |
|  Inst_clk_wiz_0/inst/clk_out1             | u_cortexm0ds/u_logic/Feyvx4                              | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |               20 |             32 |         1.60 |
|  Inst_clk_wiz_0/inst/clk_out1             | uAHBMUX/HREADY                                           | uAHB2MEM/APhase_HADDR[13]_i_1_n_1           |               97 |            236 |         2.43 |
|  Inst_clk_wiz_0/inst/clk_out1             |                                                          | u_cortexm0ds/u_logic/Itw2z4_i_2_n_1         |              151 |            248 |         1.64 |
+-------------------------------------------+----------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


