{
"Synplify Pro (R) Job Log" : {
	"Date" : "21:39:03    21-Apr-2025",
	"Working Directory" : "C:/repo/jabil2025/dmd/P1060973_FPGA/synthesis",
	"Install" : "C:/Microchip/Libero_SoC_v2024.2/SynplifyPro"
},
"synthesis" :{
   "Job Flow" : "Sequential",
   "Start Time" : "21:38:30",
   "Runtime" : "33s",
   "Executable Run Time" : "32s",
   "synthesis" : {
      "Job Flow" : "Sequential",
      "Start Time" : "21:38:30",
      "Runtime" : "33s",
      "Executable Run Time" : "32s",
      "compile" : {
         "Job Flow" : "Sequential",
         "Start Time" : "21:38:30",
         "Runtime" : "29s",
         "Executable Run Time" : "28s",
         "compile_flow" : {
            "Job Flow" : "Sequential",
            "Start Time" : "21:38:30",
            "Runtime" : "20s",
            "Executable Run Time" : "19s",
            "compiler" : {
               "executable" : "bin64/c_hdl.exe",
               "Run Directory" : "C:/repo/jabil2025/dmd/P1060973_FPGA/synthesis",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "21:38:30",
               "Run Time" : "19s",
               "Exe Run Time" : "18s",
               "Memory Usage" : "-",
               "Up-to-date (run skipped)" : "no"
            },
            "multi_srs_gen" : {
               "executable" : "bin64/syn_nfilter.exe",
               "Run Directory" : "C:/repo/jabil2025/dmd/P1060973_FPGA/synthesis",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "21:38:49",
               "Run Time" : "01s",
               "Exe Run Time" : "01s",
               "Memory Usage" : "-",
               "Up-to-date (run skipped)" : "no"
            }
         },
         "premap" : {
            "executable" : "bin64/m_generic.exe",
            "Run Directory" : "C:/repo/jabil2025/dmd/P1060973_FPGA/synthesis",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "21:38:50",
            "Run Time" : "09s",
            "Exe Run Time" : "09s",
            "Memory Usage" : "-",
            "Up-to-date (run skipped)" : "no"
         }
      },
      "map" : {
         "Job Flow" : "Sequential",
         "Start Time" : "21:38:59",
         "Runtime" : "04s",
         "Executable Run Time" : "04s",
         "fpga_mapper" : {
            "executable" : "bin64/m_generic.exe",
            "Run Directory" : "C:/repo/jabil2025/dmd/P1060973_FPGA/synthesis",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "21:38:59",
            "Run Time" : "04s",
            "Exe Run Time" : "04s",
            "Memory Usage" : "-",
            "Up-to-date (run skipped)" : "no"
         }
      }
   }
}
}