Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Mar 14 10:55:36 2022
| Host         : PC-096 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.790        0.000                      0                  188        0.180        0.000                      0                  188        9.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.790        0.000                      0                  188        0.180        0.000                      0                  188        9.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.704ns (19.051%)  route 2.991ns (80.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.451     7.278    ce_gen_i/clk_sig[0]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.402 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     8.199    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.323 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.743     9.067    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[5]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y55         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.704ns (19.051%)  route 2.991ns (80.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.451     7.278    ce_gen_i/clk_sig[0]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.402 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     8.199    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.323 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.743     9.067    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[6]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y55         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.704ns (19.051%)  route 2.991ns (80.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.451     7.278    ce_gen_i/clk_sig[0]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.402 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     8.199    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.323 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.743     9.067    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[7]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y55         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.704ns (19.051%)  route 2.991ns (80.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.451     7.278    ce_gen_i/clk_sig[0]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.402 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     8.199    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.323 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.743     9.067    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  ce_gen_i/clk_sig_reg[8]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y55         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.805ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.704ns (19.134%)  route 2.975ns (80.866%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.451     7.278    ce_gen_i/clk_sig[0]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.402 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     8.199    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.323 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.727     9.051    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[17]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 15.805    

Slack (MET) :             15.805ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.704ns (19.134%)  route 2.975ns (80.866%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.451     7.278    ce_gen_i/clk_sig[0]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.402 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     8.199    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.323 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.727     9.051    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[18]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 15.805    

Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.222%)  route 2.738ns (76.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.740     5.374    seg_disp_driver_i/clk
    SLICE_X41Y56         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.658    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.084    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.208 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.808     8.017    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.799     8.940    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.562    24.920    seg_disp_driver_i/clk
    SLICE_X41Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X41Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.222%)  route 2.738ns (76.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.740     5.374    seg_disp_driver_i/clk
    SLICE_X41Y56         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.658    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.084    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.208 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.808     8.017    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.799     8.940    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.562    24.920    seg_disp_driver_i/clk
    SLICE_X41Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X41Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.222%)  route 2.738ns (76.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.740     5.374    seg_disp_driver_i/clk
    SLICE_X41Y56         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.658    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.084    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.208 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.808     8.017    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.799     8.940    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.562    24.920    seg_disp_driver_i/clk
    SLICE_X41Y57         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X41Y57         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.704ns (19.882%)  route 2.837ns (80.118%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.737     5.371    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.451     7.278    ce_gen_i/clk_sig[0]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.402 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.797     8.199    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I2_O)        0.124     8.323 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.589     8.912    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  ce_gen_i/clk_sig_reg[13]/C
                         clock pessimism              0.431    25.349    
                         clock uncertainty           -0.061    25.288    
    SLICE_X36Y57         FDRE (Setup_fdre_C_R)       -0.429    24.859    ce_gen_i/clk_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         24.859    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 15.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gen_btn_in[3].btn_in_inst/sync_reg_i/sig_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.464    gen_btn_in[3].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  gen_btn_in[3].btn_in_inst/sync_reg_i/sig_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.148     1.612 r  gen_btn_in[3].btn_in_inst/sync_reg_i/sig_reg_reg/Q
                         net (fo=1, routed)           0.055     1.668    gen_btn_in[3].btn_in_inst/sync_reg_i/sig_reg_reg_n_0
    SLICE_X38Y54         FDRE                                         r  gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.981    gen_btn_in[3].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.023     1.487    gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.464    stopwatch_i/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  stopwatch_i/cnt_0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  stopwatch_i/cnt_0_reg_reg[0]/Q
                         net (fo=6, routed)           0.121     1.726    stopwatch_i/cnt_0_reg[0]
    SLICE_X38Y55         FDRE                                         r  stopwatch_i/cnt_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.981    stopwatch_i/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  stopwatch_i/cnt_0_reg[0]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.059     1.539    stopwatch_i/cnt_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.466    seg_disp_driver_i/clk
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.086     1.700    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.098     1.798 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.983    seg_disp_driver_i/clk
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121     1.587    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.778%)  route 0.154ns (52.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.466    stopwatch_i/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  stopwatch_i/cnt_1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  stopwatch_i/cnt_1_reg_reg[1]/Q
                         net (fo=6, routed)           0.154     1.761    stopwatch_i/cnt_1_reg[1]
    SLICE_X40Y54         FDRE                                         r  stopwatch_i/cnt_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.983    stopwatch_i/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  stopwatch_i/cnt_1_reg[1]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.066     1.548    stopwatch_i/cnt_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.466    seg_disp_driver_i/clk
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.088     1.702    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.098     1.800 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.983    seg_disp_driver_i/clk
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.120     1.586    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.374%)  route 0.148ns (53.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.464    stopwatch_i/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  stopwatch_i/cnt_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  stopwatch_i/cnt_2_reg_reg[1]/Q
                         net (fo=5, routed)           0.148     1.740    stopwatch_i/cnt_2_reg[1]
    SLICE_X40Y55         FDRE                                         r  stopwatch_i/cnt_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.983    stopwatch_i/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  stopwatch_i/cnt_2_reg[1]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.017     1.519    stopwatch_i/cnt_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.588%)  route 0.120ns (36.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.466    seg_disp_driver_i/clk
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=11, routed)          0.120     1.750    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  seg_disp_driver_i/disp_dig_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    seg_disp_driver_i/disp_dig_s[2]
    SLICE_X43Y56         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.983    seg_disp_driver_i/clk
    SLICE_X43Y56         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.092     1.571    seg_disp_driver_i/disp_dig_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.395%)  route 0.121ns (36.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.466    seg_disp_driver_i/clk
    SLICE_X42Y56         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=11, routed)          0.121     1.751    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.796 r  seg_disp_driver_i/disp_dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    seg_disp_driver_i/disp_dig_s[1]
    SLICE_X43Y56         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.983    seg_disp_driver_i/clk
    SLICE_X43Y56         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.091     1.570    seg_disp_driver_i/disp_dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.977%)  route 0.139ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.466    stopwatch_i/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  stopwatch_i/cnt_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  stopwatch_i/cnt_1_reg_reg[2]/Q
                         net (fo=6, routed)           0.139     1.733    stopwatch_i/cnt_1_reg[2]
    SLICE_X40Y54         FDRE                                         r  stopwatch_i/cnt_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     1.983    stopwatch_i/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  stopwatch_i/cnt_1_reg[2]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.016     1.498    stopwatch_i/cnt_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_i/FSM_sequential_pres_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.749%)  route 0.196ns (51.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.464    gen_btn_in[0].btn_in_inst/edge_detector_i/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/Q
                         net (fo=3, routed)           0.196     1.801    FSM_i/btn_edge_pos_sig_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  FSM_i/FSM_sequential_pres_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    FSM_i/FSM_sequential_pres_state[1]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  FSM_i/FSM_sequential_pres_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.981    FSM_i/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  FSM_i/FSM_sequential_pres_state_reg[1]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.121     1.601    FSM_i/FSM_sequential_pres_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    FSM_i/cnt_EN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    FSM_i/cnt_rst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    FSM_i/disp_EN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y55    ce_gen_i/ce_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y57    ce_gen_i/clk_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y56    ce_gen_i/clk_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/cnt_EN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/cnt_rst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/disp_EN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y55    ce_gen_i/ce_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56    ce_gen_i/clk_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56    ce_gen_i/clk_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56    ce_gen_i/clk_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/FSM_sequential_pres_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/cnt_EN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/cnt_rst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    FSM_i/disp_EN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y55    ce_gen_i/ce_out_reg/C



