Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
