#ifndef __EMULATOR_CPU_CORE_INSTRUCTIONS_INSTRUCTIONS_H__
#define __EMULATOR_CPU_CORE_INSTRUCTIONS_INSTRUCTIONS_H__

#include "operations.h"
#include "addressing.h"

typedef uint8_t(*cpu_instruction_addressing)(CPU*);
typedef uint8_t(*cpu_instruction_operation)(CPU*);

static const struct instruction {
	cpu_instruction_addressing addr_mode;
	cpu_instruction_operation operation;
	uint8_t cycles;
} lookup[256] = {
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_brk, 7 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_ora, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_ora, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_asl, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_php, 3 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_ora, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_asl, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_ora, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_asl, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_bpl, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_ora, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_ora, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_asl, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_clc, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_ora, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_ora, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_asl, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_jsr, 6 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_and, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_bit, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_and, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_rol, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_plp, 4 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_and, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_rol, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_bit, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_and, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_rol, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_bmi, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_and, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_and, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_rol, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_sec, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_and, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_and, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_rol, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_rti, 6 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_eor, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_eor, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_lsr, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_pha, 3 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_eor, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_lsr, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_jmp, 3 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_eor, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_lsr, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_bvc, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_eor, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_eor, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_lsr, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_cli, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_eor, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_eor, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_lsr, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_rts, 6 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_adc, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_adc, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_ror, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_pla, 4 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_adc, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_ror, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_ind, &cpu_instruction_operation_jmp, 5 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_adc, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_ror, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_bvs, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_adc, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_adc, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_ror, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_sei, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_adc, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_adc, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_ror, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_sta, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_sty, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_sta, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_stx, 3 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 3 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_dey, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_txa, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_sty, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_sta, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_stx, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 4 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_bcc, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_sta, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_sty, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_sta, 4 },
	{ &cpu_instruction_addressing_zpy, &cpu_instruction_operation_stx, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_tya, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_sta, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_txs, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 5 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_sta, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_ldy, 2 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_lda, 6 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_ldx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_ldy, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_lda, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_ldx, 3 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 3 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_tay, 2 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_lda, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_tax, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_ldy, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_lda, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_ldx, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 4 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_bcs, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_lda, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_ldy, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_lda, 4 },
	{ &cpu_instruction_addressing_zpy, &cpu_instruction_operation_ldx, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_clv, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_lda, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_tsx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_ldy, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_lda, 4 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_ldx, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 4 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_cpy, 2 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_cmp, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_cpy, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_cmp, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_dec, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_iny, 2 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_cmp, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_dex, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_cpy, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_cmp, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_dec, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_bne, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_cmp, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_cmp, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_dec, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_cld, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_cmp, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_cmp, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_dec, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_cpx, 2 },
	{ &cpu_instruction_addressing_izx, &cpu_instruction_operation_sbc, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_cpx, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_sbc, 3 },
	{ &cpu_instruction_addressing_zp0, &cpu_instruction_operation_inc, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_inx, 2 },
	{ &cpu_instruction_addressing_imm, &cpu_instruction_operation_sbc, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_sbc, 2 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_cpx, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_sbc, 4 },
	{ &cpu_instruction_addressing_abs, &cpu_instruction_operation_inc, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_rel, &cpu_instruction_operation_beq, 2 },
	{ &cpu_instruction_addressing_izy, &cpu_instruction_operation_sbc, 5 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 8 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_sbc, 4 },
	{ &cpu_instruction_addressing_zpx, &cpu_instruction_operation_inc, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 6 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_sed, 2 },
	{ &cpu_instruction_addressing_aby, &cpu_instruction_operation_sbc, 4 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 2 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_nop, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_sbc, 4 },
	{ &cpu_instruction_addressing_abx, &cpu_instruction_operation_inc, 7 },
	{ &cpu_instruction_addressing_imp, &cpu_instruction_operation_xxx, 7 }
};

#endif