<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:"Times New Roman Bold";
	panose-1:0 0 0 0 0 0 0 0 0 0;}
@font-face
	{font-family:"Times New Roman Italic";
	panose-1:0 0 0 0 0 0 0 0 0 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin-top:0in;
	margin-right:0in;
	margin-bottom:8.0pt;
	margin-left:0in;
	line-height:107%;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
.MsoChpDefault
	{font-family:"Calibri",sans-serif;}
.MsoPapDefault
	{margin-bottom:8.0pt;
	line-height:107%;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
-->
</style>

</head>

<body lang=EN-US style='word-wrap:break-word'>

<div class=WordSection1>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:12.0pt;line-height:107%;color:black'>(14541205)</span></b><span
style='color:black'> </span><span style='font-size:14.0pt;line-height:107%;
color:black'>VLSI Design and Technology</span></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='font-size:14.0pt;line-height:107%;color:black'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT-I</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Introduction
&amp; Review of MOS &amp; BICMOS Technologies</span></b><span style='font-size:
12.0pt;font-family:"Times New Roman",serif;color:black'>: </span><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Logic
gates, switching logic, basic </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>electrical
properties, circuit design processes &amp; Scaling. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT-II
</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Combinational
Logic Networks: </span></b><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>Layout design methods, simulation, Network delay, cross talk,
power </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>optimization
and testing. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Sequential
systems &amp; Clocking disciplines</span></b><span style='font-size:12.0pt;
font-family:"Times New Roman",serif;color:black'>: </span><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Design,
Power Optimization, Validation &amp; Testing. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT-III
</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Sub-System
Design Principles</span></b><span style='font-size:12.0pt;font-family:"Times New Roman",serif;
color:black'>: </span><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>Combinational shifters, Adders, ALUs, Multipler, High density
memory, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>FPGA,
PLAs. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Floor
Planning Methods: </span></b><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>Placement- Routing, Power and Clock distribution, Packages – I/O
Architecture &amp; </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Pad
Design. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT-IV
</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Architecture
Design: </span></b><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>Register Transfer Design, High Level synthesis- Architectures for
low power – </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Architecture
Testing. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT-V
</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Chip
Design: </span></b><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>Design Methodologies– Examples of chip design from specification
to design validation, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Introduction
to CAD tools and Algorithms, Hardware, Software Co-design. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Ultra
fast VLSI Circuits &amp; Systems</span></b><span style='font-size:12.0pt;
font-family:"Times New Roman",serif;color:black'>: </span><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Introduction
to Ga-As Technology. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Times New Roman Bold",serif;color:black'>Text Books: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>1.
Wayne Wolf, </span><i><span style='font-size:10.0pt;font-family:"Times New Roman Italic",serif;
color:black'>Modern VLSI Design</span></i><span style='font-size:10.0pt;
font-family:"Times New Roman",serif;color:black'>, 2</span><span
style='font-size:6.5pt;font-family:"Times New Roman",serif;color:black'>nd </span><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Ed,
PHI. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>2.
Douglas A. Pucknell, Kamran Eshraghian</span><i><span style='font-size:10.0pt;
font-family:"Times New Roman Italic",serif;color:black'>, Basic VLSI Design</span></i><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>, 3</span><span
style='font-size:6.5pt;font-family:"Times New Roman",serif;color:black'>rd </span><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Ed,
PHI. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Times New Roman Bold",serif;color:black'>Reference Books: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Times New Roman",serif;color:black'>1. Principles of CMOS
VLSI design- Weste and Eshraghian, Pearson Education. </span></p>

<p class=MsoNormal><span style='font-family:"Times New Roman",serif;color:black'>2.
Introduction to VLSI circuits and systems- John P. Uyemura, John Wiley.</span></p>

</div>

</body>

</html>
