######################################################################
#
# File name : STC_HW_TB_simulate.do
# Created on: Tue Jun 25 14:18:44 -0700 2019
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
vsim -voptargs="+acc" -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L xbip_utils_v3_0_7 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L dist_mem_gen_v8_0_11 -L axi_utils_v2_0_3 -L cmpy_v6_0_12 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L floating_point_v7_0_13 -L xfft_v9_0_12 -L xbip_dsp48_multadd_v3_0_3 -L dds_compiler_v6_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib work.STC_HW_TB xil_defaultlib.glbl

set NumericStdNoWarnings 1
set StdArithNoWarnings 1

do {STC_HW_TB_wave.do}

view wave
view structure
view signals

do {STC_HW_TB.udo}

run 1000ns
