// Seed: 3114141976
module module_0;
  always_ff @(1 or negedge (~id_1)) begin
    $display({id_1{1'b0}}, id_1, id_1);
  end
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5
);
  wire id_7;
  tri0 id_8 = {id_3, 1 < id_8++};
  module_0();
  reg  id_9;
  always_comb @(id_2 or posedge id_4) begin
    id_9 <= 1 - id_3 * id_8;
  end
endmodule
