
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function check: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	%vreg2<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg2
	ST %vreg0, <fi#0>, 0; mem:ST4[%Array.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%start.addr] CPURegs:%vreg1
	ST %vreg2<kill>, <fi#2>, 0; mem:ST4[%end.addr] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 0; CPURegs:%vreg3
	ST %vreg3, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg3
	ST %vreg3, <fi#4>, 0; mem:ST4[%flag] CPURegs:%vreg3
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %do.body
    Predecessors according to CFG: BB#0 BB#4
	%vreg4<def> = MovGR %ZERO, 2; CPURegs:%vreg4
	%vreg5<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg5
	%vreg6<def> = SHL %vreg5<kill>, %vreg4; CPURegs:%vreg6,%vreg5,%vreg4
	%vreg7<def> = LD <fi#0>, 0; mem:LD4[%Array.addr] CPURegs:%vreg7
	%vreg8<def> = ADDu %vreg7<kill>, %vreg6<kill>; CPURegs:%vreg8,%vreg7,%vreg6
	%vreg9<def> = LD %vreg8, 4; mem:LD4[%arrayidx1] CPURegs:%vreg9,%vreg8
	%vreg10<def> = LD %vreg8, 0; mem:LD4[%arrayidx] CPURegs:%vreg10,%vreg8
	%vreg11<def> = LE %vreg10<kill>, %vreg9<kill>; CPURegs:%vreg11,%vreg10,%vreg9
	JC %vreg11<kill>, <BB#3>; CPURegs:%vreg11
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#3(16)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	%vreg12<def> = MovGR %ZERO, -1; CPURegs:%vreg12
	ST %vreg12<kill>, <fi#4>, 0; mem:ST4[%flag] CPURegs:%vreg12
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#1 BB#2
	%vreg13<def> = MovIGH %ZERO, <ga:@bound>[TF=3]; CPURegs:%vreg13
	%vreg14<def,tied1> = MovIGL %vreg13<tied0>, <ga:@bound>[TF=4]; CPURegs:%vreg14,%vreg13
	%vreg15<def> = LD %vreg14<kill>, 0; mem:LD4[@bound] CPURegs:%vreg15,%vreg14
	%vreg16<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg16
	%vreg17<def> = GE %vreg16<kill>, %vreg15<kill>; CPURegs:%vreg17,%vreg16,%vreg15
	JC %vreg17<kill>, <BB#5>; CPURegs:%vreg17
	Jmp <BB#4>
    Successors according to CFG: BB#5(4) BB#4(124)

BB#4: derived from LLVM BB %do.cond
    Predecessors according to CFG: BB#3
	%vreg19<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg19
	%vreg20<def> = SHL %vreg19<kill>, %vreg4; CPURegs:%vreg20,%vreg19,%vreg4
	%vreg21<def> = MovIGH %ZERO, <ga:@flagsar>[TF=3]; CPURegs:%vreg21
	%vreg22<def,tied1> = MovIGL %vreg21<tied0>, <ga:@flagsar>[TF=4]; CPURegs:%vreg22,%vreg21
	%vreg23<def> = ADDu %vreg22<kill>, %vreg20<kill>; CPURegs:%vreg23,%vreg22,%vreg20
	%vreg24<def> = MovGR %ZERO, -1; CPURegs:%vreg24
	ST %vreg24<kill>, %vreg23<kill>, 0; mem:ST4[%arrayidx5] CPURegs:%vreg24,%vreg23
	%vreg25<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg25
	%vreg26<def> = ADDiu %vreg25<kill>, 1; CPURegs:%vreg26,%vreg25
	ST %vreg26<kill>, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg26
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#5: derived from LLVM BB %do.end
    Predecessors according to CFG: BB#3
	%vreg27<def> = LD <fi#4>, 0; mem:LD4[%flag] CPURegs:%vreg27
	%V0<def> = COPY %vreg27; CPURegs:%vreg27
	RetLR %V0<imp-use>

# End machine code for function check.


#####==========stderr_obj==========#####:
# Machine code for function check: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]
  fi#3: size=4, align=4, at location [SP]
  fi#4: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	%vreg2<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg2
	ST %vreg0, <fi#0>, 0; mem:ST4[%Array.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%start.addr] CPURegs:%vreg1
	ST %vreg2<kill>, <fi#2>, 0; mem:ST4[%end.addr] CPURegs:%vreg2
	%vreg3<def> = MovGR %ZERO, 0; CPURegs:%vreg3
	ST %vreg3, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg3
	ST %vreg3, <fi#4>, 0; mem:ST4[%flag] CPURegs:%vreg3
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %do.body
    Predecessors according to CFG: BB#0 BB#4
	%vreg4<def> = MovGR %ZERO, 2; CPURegs:%vreg4
	%vreg5<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg5
	%vreg6<def> = SHL %vreg5<kill>, %vreg4; CPURegs:%vreg6,%vreg5,%vreg4
	%vreg7<def> = LD <fi#0>, 0; mem:LD4[%Array.addr] CPURegs:%vreg7
	%vreg8<def> = ADDu %vreg7<kill>, %vreg6<kill>; CPURegs:%vreg8,%vreg7,%vreg6
	%vreg9<def> = LD %vreg8, 4; mem:LD4[%arrayidx1] CPURegs:%vreg9,%vreg8
	%vreg10<def> = LD %vreg8, 0; mem:LD4[%arrayidx] CPURegs:%vreg10,%vreg8
	%vreg11<def> = LE %vreg10<kill>, %vreg9<kill>; CPURegs:%vreg11,%vreg10,%vreg9
	JC %vreg11<kill>, <BB#3>; CPURegs:%vreg11
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#3(16)

BB#2: derived from LLVM BB %if.then
    Predecessors according to CFG: BB#1
	%vreg12<def> = MovGR %ZERO, -1; CPURegs:%vreg12
	ST %vreg12<kill>, <fi#4>, 0; mem:ST4[%flag] CPURegs:%vreg12
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#1 BB#2
	%vreg13<def> = MovIGH %ZERO, <ga:@bound>[TF=3]; CPURegs:%vreg13
	%vreg14<def,tied1> = MovIGL %vreg13<tied0>, <ga:@bound>[TF=4]; CPURegs:%vreg14,%vreg13
	%vreg15<def> = LD %vreg14<kill>, 0; mem:LD4[@bound] CPURegs:%vreg15,%vreg14
	%vreg16<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg16
	%vreg17<def> = GE %vreg16<kill>, %vreg15<kill>; CPURegs:%vreg17,%vreg16,%vreg15
	JC %vreg17<kill>, <BB#5>; CPURegs:%vreg17
	Jmp <BB#4>
    Successors according to CFG: BB#5(4) BB#4(124)

BB#4: derived from LLVM BB %do.cond
    Predecessors according to CFG: BB#3
	%vreg19<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg19
	%vreg20<def> = SHL %vreg19<kill>, %vreg4; CPURegs:%vreg20,%vreg19,%vreg4
	%vreg21<def> = MovIGH %ZERO, <ga:@flagsar>[TF=3]; CPURegs:%vreg21
	%vreg22<def,tied1> = MovIGL %vreg21<tied0>, <ga:@flagsar>[TF=4]; CPURegs:%vreg22,%vreg21
	%vreg23<def> = ADDu %vreg22<kill>, %vreg20<kill>; CPURegs:%vreg23,%vreg22,%vreg20
	%vreg24<def> = MovGR %ZERO, -1; CPURegs:%vreg24
	ST %vreg24<kill>, %vreg23<kill>, 0; mem:ST4[%arrayidx5] CPURegs:%vreg24,%vreg23
	%vreg25<def> = LD <fi#3>, 0; mem:LD4[%i] CPURegs:%vreg25
	%vreg26<def> = ADDiu %vreg25<kill>, 1; CPURegs:%vreg26,%vreg25
	ST %vreg26<kill>, <fi#3>, 0; mem:ST4[%i] CPURegs:%vreg26
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#5: derived from LLVM BB %do.end
    Predecessors according to CFG: BB#3
	%vreg27<def> = LD <fi#4>, 0; mem:LD4[%flag] CPURegs:%vreg27
	%V0<def> = COPY %vreg27; CPURegs:%vreg27
	RetLR %V0<imp-use>

# End machine code for function check.

