Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Dec 14 01:14:11 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file postroute_timing_summary_ml2.rpt
| Design            : mipi_csi_top_v2
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-3   Critical Warning  Invalid primary clock on Clock Modifying Block             1           
TIMING-6   Critical Warning  No common primary clock between related clocks             6           
TIMING-7   Critical Warning  No common node between related clocks                      6           
TIMING-8   Critical Warning  No common period between related clocks                    1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                20          
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               6           
TIMING-16  Warning           Large setup violation                                      130         
TIMING-18  Warning           Missing input or output delay                              3           
XDCH-2     Warning           Same min and max delay values on IO port                   45          
CLKC-8     Advisory          BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver  1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.028    -1000.343                    173                 6310       -0.091       -0.300                      4                 6294       -1.667       -5.001                       3                  2960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
csi                                                                                                  {0.000 1.250}        2.500           400.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
dphy_byte_clk                                                                                        {0.000 5.000}        10.000          100.000         
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0                                                                                  {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0                                                                                 {0.000 1.684}        3.367           297.000         
    mutli_pixel_clk_x                                                                                {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                                                                                                        0.250        0.000                      0                    4       -0.091       -0.300                      4                    4        0.530        0.000                       0                    57  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.991        0.000                      0                  992        0.026        0.000                      0                  992       24.468        0.000                       0                   479  
dphy_byte_clk                                                                                              1.795        0.000                      0                 2940        0.000        0.000                      0                 2940        3.560        0.000                       0                  1372  
sys_clk_p                                                                                                  0.506        0.000                      0                  943        0.012        0.000                      0                  943       -1.667       -5.001                       3                   606  
  clk_27m_clk_wiz_0                                                                                       26.889        0.000                      0                  256        0.031        0.000                      0                  256       18.244        0.000                       0                   136  
  clk_297m_clk_wiz_0                                                                                      -4.474     -115.835                     29                  214        0.043        0.000                      0                  214        1.409        0.000                       0                   116  
    mutli_pixel_clk_x                                                                                     10.030        0.000                      0                  579        0.023        0.000                      0                  579        6.192        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_p                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        4.569        0.000                      0                    8                                                                        
csi                                                                                                  dphy_byte_clk                                                                                             -8.028     -463.518                     59                   59        5.719        0.000                      0                   59  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  sys_clk_p                                                                                                 49.602        0.000                      0                    8                                                                        
dphy_byte_clk                                                                                        sys_clk_p                                                                                                  2.811        0.000                      0                    2        0.145        0.000                      0                    2  
sys_clk_p                                                                                            clk_27m_clk_wiz_0                                                                                         -1.537       -1.537                      1                    1        0.006        0.000                      0                    1  
dphy_byte_clk                                                                                        clk_297m_clk_wiz_0                                                                                        -3.478       -3.478                      1                    1        0.367        0.000                      0                    1  
mutli_pixel_clk_x                                                                                    clk_297m_clk_wiz_0                                                                                        -0.211       -0.523                      4                   48        0.817        0.000                      0                   48  
csi                                                                                                  mutli_pixel_clk_x                                                                                         -5.771     -170.420                     30                   30        0.294        0.000                      0                   30  
dphy_byte_clk                                                                                        mutli_pixel_clk_x                                                                                         -4.644      -49.363                     11                   11        0.500        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_27m_clk_wiz_0                                                                                    clk_27m_clk_wiz_0                                                                                         32.741        0.000                      0                   53        0.183        0.000                      0                   53  
**async_default**                                                                                    clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                        -0.066       -0.288                      7                   86        0.482        0.000                      0                   86  
**async_default**                                                                                    csi                                                                                                  csi                                                                                                       -0.219       -0.219                      1                    1        1.376        0.000                      0                    1  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.140        0.000                      0                  100        0.117        0.000                      0                  100  
**async_default**                                                                                    csi                                                                                                  dphy_byte_clk                                                                                             -7.197     -194.103                     27                   27        7.042        0.000                      0                   27  
**async_default**                                                                                    dphy_byte_clk                                                                                        dphy_byte_clk                                                                                              7.585        0.000                      0                    2        1.215        0.000                      0                    2  
**async_default**                                                                                    sys_clk_p                                                                                            dphy_byte_clk                                                                                              2.216        0.000                      0                    2        1.109        0.000                      0                    2  
**async_default**                                                                                    sys_clk_p                                                                                            sys_clk_p                                                                                                 -0.437       -1.060                      3                  108        0.121        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -0.300ns
PW    :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.627ns  (logic 0.433ns (69.048%)  route 0.194ns (30.952%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 3.305 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.100     2.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.729    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.877 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.877    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.305    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
                         clock pessimism              0.000     3.305    
                         clock uncertainty           -0.235     3.070    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.127    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                          3.127    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 3.305 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.333ns (routing 0.000ns, distribution 0.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.100     2.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.333     3.305    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
                         clock pessimism              0.000     3.305    
                         clock uncertainty           -0.235     3.070    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.132    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.625ns  (logic 0.432ns (69.109%)  route 0.193ns (30.891%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.807ns = ( 3.307 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.335ns (routing 0.000ns, distribution 0.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.635 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     2.685    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.685 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.728    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.875 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.875    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.765 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.805    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     2.955    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.972 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.335     3.307    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
                         clock pessimism              0.000     3.307    
                         clock uncertainty           -0.235     3.072    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.134    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi fall@1.250ns - csi rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.432ns (68.888%)  route 0.195ns (31.112%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 2.058 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.336ns (routing 0.000ns, distribution 0.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.100     1.100    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.385 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.435    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.435 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     1.480    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     1.627 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.627    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     1.515 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.555    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.555 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     1.705    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.722 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.336     2.058    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.058    
                         clock uncertainty           -0.235     1.823    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.069     1.892    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                          1.892    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.079     1.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.384 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.424    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.424 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     1.454    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     1.583 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.583    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.486 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.536    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.871    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     1.512    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
                         clock pessimism              0.000     1.512    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.162     1.674    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.583ns  (logic 0.434ns (74.463%)  route 0.149ns (25.537%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 2.764 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.615ns (routing 0.001ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.704    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.833 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.833    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.615     2.764    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.764    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.907    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     2.905    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.582ns  (logic 0.434ns (74.591%)  route 0.148ns (25.409%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 2.762 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.613ns (routing 0.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.634 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.674    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.674 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.703    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.832 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.832    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.736 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.786    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.786 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.121    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.149 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.613     2.762    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.762    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     2.896    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                 -0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_i[1] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y30          mipi_subsystem/mipi_dphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y7       mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.055       0.709      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.054       0.710      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.053       0.711      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.038       0.712      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.037       0.713      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.036       0.714      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.036       0.714      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.059       0.916      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.058       0.917      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.403ns (24.731%)  route 1.227ns (75.268%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.131ns (routing 1.201ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.131     9.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     9.225 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.497     9.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X96Y101        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     9.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.136     9.981    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X97Y102        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150    10.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.134    10.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X97Y99         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049    10.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.460    10.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                 13.991    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.283%)  route 0.977ns (15.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.283%)  route 0.977ns (15.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.283%)  route 0.977ns (15.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.283%)  route 0.977ns (15.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.283%)  route 0.977ns (15.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.214ns  (logic 5.237ns (84.283%)  route 0.977ns (15.717%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 53.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.649ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.479    30.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y102        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.052    30.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.086    31.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y103        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    31.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.114    31.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.120    53.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.009    
                         clock uncertainty           -0.235    52.774    
    SLICE_X72Y102        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.044    52.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 21.516    

Slack (MET) :             21.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.165ns  (logic 5.193ns (84.237%)  route 0.972ns (15.763%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 53.012 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.123ns (routing 0.649ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.381    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y102        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060    30.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.293    31.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.123    53.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    53.012    
                         clock uncertainty           -0.235    52.777    
    SLICE_X72Y103        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.025    52.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         52.752    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                 21.587    

Slack (MET) :             21.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.165ns  (logic 5.193ns (84.237%)  route 0.972ns (15.763%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 53.012 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.123ns (routing 0.649ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.381    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y102        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060    30.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.293    31.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.123    53.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    53.012    
                         clock uncertainty           -0.235    52.777    
    SLICE_X72Y103        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.025    52.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         52.752    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                 21.587    

Slack (MET) :             21.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.165ns  (logic 5.193ns (84.237%)  route 0.972ns (15.763%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 53.012 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.123ns (routing 0.649ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.298    30.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X96Y101        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.033    30.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.381    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X73Y102        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060    30.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.293    31.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407    51.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.123    53.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    53.012    
                         clock uncertainty           -0.235    52.777    
    SLICE_X72Y103        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.025    52.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         52.752    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                 21.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.128ns (routing 0.649ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.128     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.039     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.422     3.023    
    SLICE_X60Y111        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.059ns (29.043%)  route 0.144ns (70.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.076ns
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.811ns (routing 1.097ns, distribution 0.714ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.201ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.811     4.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X73Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.144     4.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/D[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.063     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism             -4.846     4.230    
    SLICE_X72Y103        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.125ns (routing 0.649ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.719ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.125     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.046     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.265     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.422     3.020    
    SLICE_X69Y111        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.720%)  route 0.073ns (55.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.129ns
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    4.902ns
  Clock Net Delay (Source):      1.884ns (routing 1.097ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.201ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.884     4.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/Q
                         net (fo=2, routed)           0.073     4.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]
    SLICE_X97Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.116     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                         clock pessimism             -4.902     4.227    
    SLICE_X97Y93         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.992%)  route 0.048ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.441ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    4.422ns
  Clock Net Delay (Source):      1.125ns (routing 0.649ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.719ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.125     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.265     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.422     3.020    
    SLICE_X69Y111        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.429ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    4.409ns
  Clock Net Delay (Source):      1.117ns (routing 0.649ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.719ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.117     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X70Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.058     3.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X70Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.253     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X70Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -4.409     3.020    
    SLICE_X70Y100        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.431ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    4.409ns
  Clock Net Delay (Source):      1.119ns (routing 0.649ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.719ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.119     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X68Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X68Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.255     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X68Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.409     3.022    
    SLICE_X68Y102        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.259%)  route 0.035ns (36.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    4.423ns
  Clock Net Delay (Source):      1.126ns (routing 0.649ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.126     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.027     3.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[2]
    SLICE_X61Y111        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     3.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i_/O
                         net (fo=1, routed)           0.008     3.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__3/i__n_0
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -4.423     3.021    
    SLICE_X61Y111        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.196%)  route 0.042ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.481ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    4.427ns
  Clock Net Delay (Source):      1.160ns (routing 0.649ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.719ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.160     3.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y95         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/Q
                         net (fo=3, routed)           0.025     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]
    SLICE_X99Y95         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1/O
                         net (fo=1, routed)           0.017     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[0]
    SLICE_X99Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.305     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]/C
                         clock pessimism             -4.427     3.055    
    SLICE_X99Y95         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.059ns (29.648%)  route 0.140ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.067ns
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    4.846ns
  Clock Net Delay (Source):      1.822ns (routing 1.097ns, distribution 0.725ns)
  Clock Net Delay (Destination): 2.054ns (routing 1.201ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.822     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X70Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.140     4.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X68Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.054     9.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X68Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -4.846     4.221    
    SLICE_X68Y101        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.283    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X62Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 0.533ns (6.905%)  route 7.186ns (93.095%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 11.164 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.175ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.734     8.958    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.164    11.164    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.018    11.182    
                         clock uncertainty           -0.035    11.146    
    RAMB18_X0Y53         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[0])
                                                     -0.394    10.752    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.533ns (6.911%)  route 7.180ns (93.089%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 11.162 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.175ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.728     8.952    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.162    11.162    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y52         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.018    11.180    
                         clock uncertainty           -0.035    11.144    
    RAMB18_X0Y52         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394    10.750    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.533ns (6.945%)  route 7.141ns (93.055%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 11.165 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.175ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.689     8.913    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.165    11.165    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.018    11.183    
                         clock uncertainty           -0.035    11.147    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.753    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 0.533ns (6.951%)  route 7.135ns (93.049%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 11.165 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.175ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.683     8.907    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.165    11.165    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.018    11.183    
                         clock uncertainty           -0.035    11.147    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.753    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 0.533ns (6.915%)  route 7.175ns (93.085%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 11.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.175ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.723     8.947    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.157    11.157    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.230    
                         clock uncertainty           -0.035    11.195    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.801    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 0.666ns (8.343%)  route 7.317ns (91.657%))
  Logic Levels:           6  (LUT1=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.449     8.673    pixel_processor/output_reformatter/raw_line_valid_i
    SLICE_X3Y93          LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     8.771 r  pixel_processor/output_reformatter/write_address[11]_i_2/O
                         net (fo=2, routed)           0.365     9.136    pixel_processor/output_reformatter/write_address[11]_i_2_n_0
    SLICE_X0Y91          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     9.171 r  pixel_processor/output_reformatter/write_address[3]_i_1/O
                         net (fo=1, routed)           0.051     9.222    pixel_processor/output_reformatter/p_0_in__0[3]
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[3]/C
                         clock pessimism              0.071    11.087    
                         clock uncertainty           -0.035    11.051    
    SLICE_X0Y91          FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.076    pixel_processor/output_reformatter/write_address_reg[3]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.980ns  (logic 0.666ns (8.346%)  route 7.314ns (91.654%))
  Logic Levels:           6  (LUT1=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 11.016 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.175ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 f  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.449     8.673    pixel_processor/output_reformatter/raw_line_valid_i
    SLICE_X3Y93          LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     8.771 r  pixel_processor/output_reformatter/write_address[11]_i_2/O
                         net (fo=2, routed)           0.367     9.138    pixel_processor/output_reformatter/write_address[11]_i_2_n_0
    SLICE_X0Y91          LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     9.173 r  pixel_processor/output_reformatter/write_address[11]_i_1/O
                         net (fo=1, routed)           0.046     9.219    pixel_processor/output_reformatter/p_0_in__0[11]
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.016    11.016    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[11]/C
                         clock pessimism              0.071    11.087    
                         clock uncertainty           -0.035    11.051    
    SLICE_X0Y91          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.076    pixel_processor/output_reformatter/write_address_reg[11]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.533ns (7.036%)  route 7.042ns (92.964%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 11.070 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.175ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.591     8.815    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.070    11.070    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.143    
                         clock uncertainty           -0.035    11.108    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.714    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 0.533ns (7.040%)  route 7.038ns (92.960%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 11.070 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.175ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.587     8.810    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.070    11.070    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.143    
                         clock uncertainty           -0.035    11.108    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.714    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 0.533ns (6.987%)  route 7.096ns (93.013%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 11.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.175ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239     1.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739     3.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331     4.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     4.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031     7.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     7.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351     8.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     8.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.644     8.868    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.157    11.157    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.073    11.230    
                         clock uncertainty           -0.035    11.195    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.801    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  1.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.058ns (13.230%)  route 0.380ns (86.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.070ns (routing 0.175ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.193ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.070     1.070    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y75         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.128 r  pixel_processor/debayer_filter/output_o_reg[45]/Q
                         net (fo=2, routed)           0.380     1.509    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.555     1.555    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.018     1.537    
    RAMB36_X1Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     1.509    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.058ns (13.616%)  route 0.368ns (86.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.067ns (routing 0.175ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.193ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.067     1.067    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X12Y83         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.125 r  pixel_processor/debayer_filter/output_o_reg[30]/Q
                         net (fo=2, routed)           0.368     1.493    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.539     1.539    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.018     1.521    
    RAMB36_X0Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.028     1.493    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.059ns (15.249%)  route 0.328ns (84.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.058ns (routing 0.175ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.193ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.058     1.058    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y84         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.117 r  pixel_processor/debayer_filter/output_o_reg[7]/Q
                         net (fo=2, routed)           0.328     1.445    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.541     1.541    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.467    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     1.439    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.057ns (24.930%)  route 0.172ns (75.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.193ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X10Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.114 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][33]/Q
                         net (fo=7, routed)           0.172     1.286    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][33]
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.286     1.286    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X14Y80         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]/C
                         clock pessimism             -0.071     1.215    
    SLICE_X14Y80         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.277    pixel_processor/debayer_filter/last_ram_outputs_stage2_reg[2][33]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.405%)  route 0.146ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.193ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y93         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.115 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[3][2]/Q
                         net (fo=3, routed)           0.146     1.261    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg_n_0_[3][2]
    SLICE_X14Y93         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.263     1.263    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X14Y93         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][2]/C
                         clock pessimism             -0.071     1.192    
    SLICE_X14Y93         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.252    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/last_data_i_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.057ns (23.413%)  route 0.186ns (76.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.193ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059     1.059    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X10Y97         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.116 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[16]/Q
                         net (fo=4, routed)           0.186     1.303    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.394     1.394    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.320    
    RAMB36_X1Y19         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.028     1.292    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.058ns (14.202%)  route 0.350ns (85.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.072ns (routing 0.175ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.193ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.072     1.072    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X15Y78         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.130 r  pixel_processor/debayer_filter/output_o_reg[28]/Q
                         net (fo=2, routed)           0.350     1.480    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.570     1.570    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.496    
    RAMB36_X2Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     1.468    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.057ns (33.504%)  route 0.113ns (66.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.057ns (routing 0.175ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.193ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.057     1.057    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X9Y109         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.114 r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg[5]/Q
                         net (fo=9, routed)           0.113     1.227    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_byte_2_reg_n_0_[5]
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.222     1.222    mipi_subsystem/gen_byte_aligner[2].byte_aligner/byte_o_reg[7]_0
    SLICE_X8Y110         FDRE                                         r  mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]/C
                         clock pessimism             -0.071     1.151    
    SLICE_X8Y110         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.213    mipi_subsystem/gen_byte_aligner[2].byte_aligner/last_word_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.058ns (14.522%)  route 0.341ns (85.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.058ns (routing 0.175ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.193ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.058     1.058    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X11Y84         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.116 r  pixel_processor/debayer_filter/output_o_reg[6]/Q
                         net (fo=2, routed)           0.341     1.458    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.541     1.541    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.467    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.028     1.439    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/output_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.058ns (13.899%)  route 0.359ns (86.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.072ns (routing 0.175ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.193ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.072     1.072    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X15Y78         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.130 r  pixel_processor/debayer_filter/output_o_reg[27]/Q
                         net (fo=2, routed)           0.359     1.489    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.570     1.570    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.074     1.496    
    RAMB36_X2Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     1.468    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_byte_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -5.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 0.654ns (10.390%)  route 5.637ns (89.610%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 7.806 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.850ns (routing 0.852ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 f  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 f  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.053     6.517    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.553 r  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           0.737     7.290    signal_debug/inst/PROBE_IN_INST/D[0]
    SLICE_X61Y104        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.850     7.806    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y104        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     7.806    
                         clock uncertainty           -0.035     7.771    
    SLICE_X61Y104        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.796    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 video_src_sel
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.532ns (11.018%)  route 4.295ns (88.982%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 7.807 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.851ns (routing 0.852ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    G14                                               0.000     1.000 r  video_src_sel (IN)
                         net (fo=0)                   0.000     1.000    video_src_sel_IBUF_inst/I
    G14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.532     1.532 r  video_src_sel_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.532    video_src_sel_IBUF_inst/OUT
    G14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.532 r  video_src_sel_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.295     5.827    signal_debug/inst/PROBE_IN_INST/D[6]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.851     7.807    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.000     7.807    
                         clock uncertainty           -0.035     7.772    
    SLICE_X61Y106        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.797    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.536ns (29.933%)  route 1.255ns (70.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.936ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.852ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.091     3.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X63Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.297     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
    SLICE_X68Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
                         net (fo=2, routed)           0.222     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
    SLICE_X68Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
                         net (fo=23, routed)          0.354     4.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3_n_0
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.381     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.881     7.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.328     8.166    
                         clock uncertainty           -0.035     8.130    
    SLICE_X70Y106        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     8.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.596ns (35.318%)  route 1.092ns (64.682%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 7.834 - 5.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.936ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.852ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.091     3.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X63Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.297     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
    SLICE_X68Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
                         net (fo=2, routed)           0.222     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
    SLICE_X68Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
                         net (fo=23, routed)          0.354     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3_n_0
    SLICE_X69Y108        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     4.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.169     4.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X69Y108        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     4.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.050     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.877     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.328     8.162    
                         clock uncertainty           -0.035     8.127    
    SLICE_X69Y108        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -4.917    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.665ns (39.700%)  route 1.010ns (60.300%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.335     3.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     3.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.251     4.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X68Y106        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=1, routed)           0.109     4.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
    SLICE_X69Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.860 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.051     4.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.328     8.167    
                         clock uncertainty           -0.035     8.132    
    SLICE_X69Y106        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.579ns (35.282%)  route 1.062ns (64.718%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 7.820 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.852ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.335     3.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     3.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.251     4.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X68Y106        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.112     4.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=1, routed)           0.163     4.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
    SLICE_X68Y107        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     4.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.049     4.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_13
    SLICE_X68Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.863     7.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.328     8.148    
                         clock uncertainty           -0.035     8.112    
    SLICE_X68Y107        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.536ns (34.502%)  route 1.018ns (65.498%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.936ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.091     3.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X63Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.297     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
    SLICE_X68Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
                         net (fo=2, routed)           0.222     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
    SLICE_X68Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
                         net (fo=23, routed)          0.354     4.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3_n_0
    SLICE_X69Y106        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.144     4.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X70Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.328     8.167    
                         clock uncertainty           -0.035     8.132    
    SLICE_X70Y106        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.540ns (33.697%)  route 1.063ns (66.303%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 7.834 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.936ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.852ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.097     3.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X66Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.335     3.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X70Y109        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.716 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.207     3.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X70Y109        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.057     4.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.217     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X69Y108        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.073     4.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.198     4.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X69Y108        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     4.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.049     4.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.877     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.328     8.162    
                         clock uncertainty           -0.035     8.127    
    SLICE_X69Y108        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.584ns (36.291%)  route 1.025ns (63.709%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 7.836 - 5.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.936ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.852ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.091     3.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X63Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.297     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
    SLICE_X68Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
                         net (fo=2, routed)           0.222     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
    SLICE_X68Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
                         net (fo=23, routed)          0.282     4.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3_n_0
    SLICE_X69Y108        LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.161     4.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.173     4.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X69Y108        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.051     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.879     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.328     8.164    
                         clock uncertainty           -0.035     8.129    
    SLICE_X69Y108        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.604ns (39.862%)  route 0.911ns (60.138%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 7.837 - 5.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.936ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.852ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.091     3.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X63Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.297     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
    SLICE_X68Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
                         net (fo=2, routed)           0.222     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
    SLICE_X68Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
                         net (fo=23, routed)          0.282     4.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3_n_0
    SLICE_X69Y108        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
                         net (fo=1, routed)           0.093     4.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_16
    SLICE_X69Y106        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.069     4.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
                         net (fo=1, routed)           0.017     4.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.881     7.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.328     8.166    
                         clock uncertainty           -0.035     8.130    
    SLICE_X69Y106        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  3.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.526%)  route 0.100ns (62.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.867ns (routing 0.852ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.936ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.867     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A1
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.124     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -0.380     2.883    
    SLICE_X66Y107        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.526%)  route 0.100ns (62.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.867ns (routing 0.852ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.936ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.867     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A1
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.124     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -0.380     2.883    
    SLICE_X66Y107        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.526%)  route 0.100ns (62.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.867ns (routing 0.852ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.936ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.867     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A1
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.124     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -0.380     2.883    
    SLICE_X66Y107        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.526%)  route 0.100ns (62.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.867ns (routing 0.852ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.936ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.867     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A1
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.124     3.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X66Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -0.380     2.883    
    SLICE_X66Y107        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.082ns (45.126%)  route 0.100ns (54.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.846ns (routing 0.852ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.936ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.846     2.802    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X60Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.862 f  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/Q
                         net (fo=3, routed)           0.071     2.933    signal_debug/inst/PROBE_IN_INST/data_int_sync2[2]
    SLICE_X61Y105        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.955 r  signal_debug/inst/PROBE_IN_INST/up_activity[2]_i_1/O
                         net (fo=1, routed)           0.029     2.984    signal_debug/inst/PROBE_IN_INST/up_activity116_out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.083     3.222    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]/C
                         clock pessimism             -0.328     2.893    
    SLICE_X61Y105        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.953    signal_debug/inst/PROBE_IN_INST/up_activity_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.489%)  route 0.081ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.852ns (routing 0.852ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.936ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.852     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.081     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.094     3.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.380     2.853    
    SLICE_X65Y109        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.054ns (39.794%)  route 0.082ns (60.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.147ns (routing 0.513ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.573ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.147     1.730    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X60Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.770 r  signal_debug/inst/PROBE_IN_INST/data_int_sync2_reg[2]/Q
                         net (fo=3, routed)           0.056     1.826    signal_debug/inst/PROBE_IN_INST/data_int_sync2[2]
    SLICE_X61Y105        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     1.840 r  signal_debug/inst/PROBE_IN_INST/dn_activity[2]_i_1/O
                         net (fo=1, routed)           0.026     1.866    signal_debug/inst/PROBE_IN_INST/dn_activity13_out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.300     2.059    signal_debug/inst/PROBE_IN_INST/out
    SLICE_X61Y105        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]/C
                         clock pessimism             -0.276     1.783    
    SLICE_X61Y105        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.829    signal_debug/inst/PROBE_IN_INST/dn_activity_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.227%)  route 0.074ns (55.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      1.881ns (routing 0.852ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.936ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.881     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.074     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[2]
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.112     3.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X69Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                         clock pessimism             -0.379     2.871    
    SLICE_X69Y104        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.884%)  route 0.087ns (69.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.169ns (routing 0.513ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.573ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.169     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/Q
                         net (fo=3, routed)           0.087     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]_0[2]
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.310     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X72Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                         clock pessimism             -0.276     1.793    
    SLICE_X72Y106        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.861ns (routing 0.852ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.936ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.861     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X63Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.173     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.123     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y106        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.328     2.933    
    SLICE_X66Y106        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y76            BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         2.500       1.968      SLICE_X66Y106           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.889ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 5.804ns (91.050%)  route 0.571ns (8.950%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.523ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.420     5.658    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.737 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.571     6.308    hdmi_controller/hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.725    12.033 r  hdmi_controller/hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.033    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 26.889    

Slack (MET) :             26.918ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 5.802ns (91.265%)  route 0.555ns (8.735%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.647ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.523ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.409     5.647    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.726 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.555     6.282    hdmi_controller/hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.723    12.005 r  hdmi_controller/hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.005    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 26.918    

Slack (MET) :             28.504ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_vs_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 2.720ns (59.985%)  route 1.815ns (40.015%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.027     6.991    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X30Y63         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     7.090 r  hdmi_controller/video_mux/video_vs_INST_0/O
                         net (fo=1, routed)           0.788     7.878    hdmi_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540    10.418 r  hdmi_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.418    hdmi_vs_o
    Y15                                                               r  hdmi_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 28.504    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[10]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.685ns (59.429%)  route 1.833ns (40.571%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.167     7.131    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X41Y28         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     7.181 r  hdmi_controller/video_mux/video_data[10]_INST_0/O
                         net (fo=1, routed)           0.666     7.847    hdmi_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554    10.401 r  hdmi_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.401    hdmi_data_o[10]
    AC14                                                              r  hdmi_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.594ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[9]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.796ns (62.887%)  route 1.650ns (37.113%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.138     7.102    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X41Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     7.252 r  hdmi_controller/video_mux/video_data[9]_INST_0/O
                         net (fo=1, routed)           0.512     7.764    hdmi_data_o_OBUF[9]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.565    10.329 r  hdmi_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.329    hdmi_data_o[9]
    AD13                                                              r  hdmi_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                 28.594    

Slack (MET) :             28.701ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[16]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 2.798ns (64.507%)  route 1.540ns (35.493%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.890     6.854    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y64         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     6.999 r  hdmi_controller/video_mux/video_data[16]_INST_0/O
                         net (fo=1, routed)           0.650     7.649    hdmi_data_o_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.572    10.221 r  hdmi_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.221    hdmi_data_o[16]
    AC12                                                              r  hdmi_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                 28.701    

Slack (MET) :             28.742ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 2.770ns (64.467%)  route 1.527ns (35.533%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          1.034     6.998    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y31         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     7.146 r  hdmi_controller/video_mux/video_de_INST_0_comp/O
                         net (fo=1, routed)           0.493     7.639    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541    10.181 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.181    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                 28.742    

Slack (MET) :             28.764ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[5]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.708ns (63.343%)  route 1.567ns (36.657%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.552     6.517    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X26Y94         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.568 r  hdmi_controller/video_mux/video_data[5]_INST_0/O
                         net (fo=1, routed)           1.015     7.583    hdmi_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576    10.159 r  hdmi_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.159    hdmi_data_o[5]
    W9                                                                r  hdmi_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 28.764    

Slack (MET) :             28.792ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[8]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.793ns (65.752%)  route 1.455ns (34.248%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.548     6.512    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y75         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.660 r  hdmi_controller/video_mux/video_data[8]_INST_0/O
                         net (fo=1, routed)           0.907     7.567    hdmi_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564    10.131 r  hdmi_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.131    hdmi_data_o[8]
    AD14                                                              r  hdmi_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 28.792    

Slack (MET) :             28.839ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[12]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.786ns (66.329%)  route 1.414ns (33.671%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 40.384 - 37.037 ) 
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.965 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, routed)          0.820     6.785    hdmi_controller/video_mux/s_vid_src_sel
    SLICE_X42Y57         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     6.930 r  hdmi_controller/video_mux/video_data[12]_INST_0/O
                         net (fo=1, routed)           0.594     7.524    hdmi_data_o_OBUF[12]
    AB12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.560    10.084 r  hdmi_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.084    hdmi_data_o[12]
    AB12                                                              r  hdmi_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.381    36.656    
                         clock uncertainty           -0.080    36.576    
                         output delay                -1.000    35.576    
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                 28.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.094ns (50.864%)  route 0.091ns (49.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.645ns
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.140ns (routing 1.385ns, distribution 0.755ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.523ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.140     5.726    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y8          FDCE                                         r  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     5.785 f  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.069     5.854    hdmi_controller/i2c_config/i2c_master_top_m0/i2c_write_req_reg[1]
    SLICE_X40Y8          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     5.889 r  hdmi_controller/i2c_config/i2c_master_top_m0/i2c_master_top_LUT6_3/O
                         net (fo=1, routed)           0.022     5.911    hdmi_controller/i2c_config/i2c_master_top_m0_n_5
    SLICE_X40Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.407     5.645    hdmi_controller/i2c_config/clk_27m
    SLICE_X40Y8          FDRE                                         r  hdmi_controller/i2c_config/i2c_write_req_reg/C
                         clock pessimism              0.175     5.820    
    SLICE_X40Y8          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.880    hdmi_controller/i2c_config/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         -5.880    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.384%)  route 0.043ns (44.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Net Delay (Source):      1.300ns (routing 0.829ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.926ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.300     3.346    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.385 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=4, routed)           0.027     3.412    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[2]
    SLICE_X43Y3          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     3.426 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     3.442    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.466     3.311    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.041     3.352    
    SLICE_X43Y3          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.398    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.398    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/lut_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.096ns (44.286%)  route 0.121ns (55.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.661ns
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.138ns (routing 1.385ns, distribution 0.753ns)
  Clock Net Delay (Destination): 2.423ns (routing 1.523ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138     5.724    hdmi_controller/i2c_config/clk_27m
    SLICE_X39Y8          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.785 f  hdmi_controller/i2c_config/lut_index_reg[0]/Q
                         net (fo=17, routed)          0.097     5.882    hdmi_controller/i2c_config/i2c_master_top_m0/Q[0]
    SLICE_X40Y9          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.917 r  hdmi_controller/i2c_config/i2c_master_top_m0/i2c_master_top_LUT6_14/O
                         net (fo=1, routed)           0.024     5.941    hdmi_controller/i2c_config/i2c_master_top_m0/txr_0[6]
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.423     5.661    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/C
                         clock pessimism              0.175     5.837    
    SLICE_X40Y9          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.897    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.897    
                         arrival time                           5.941    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/ack_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.080ns (40.072%)  route 0.120ns (59.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.646ns
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.142ns (routing 1.385ns, distribution 0.757ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.523ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.142     5.728    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y5          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     5.786 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/Q
                         net (fo=3, routed)           0.098     5.884    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_rxd
    SLICE_X41Y6          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     5.906 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/ack_out_i_1/O
                         net (fo=1, routed)           0.022     5.928    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_15
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/ack_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.408     5.646    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/ack_out_reg/C
                         clock pessimism              0.175     5.821    
    SLICE_X41Y6          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.881    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/ack_out_reg
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           5.928    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.121%)  route 0.046ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Net Delay (Source):      1.303ns (routing 0.829ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.926ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.303     3.349    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.388 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/Q
                         net (fo=7, routed)           0.029     3.417    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[5]
    SLICE_X43Y3          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.432 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     3.449    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.470     3.315    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism              0.040     3.355    
    SLICE_X43Y3          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.401    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.094ns (47.449%)  route 0.104ns (52.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.643ns
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      2.142ns (routing 1.385ns, distribution 0.757ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.523ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     3.563    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.587 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.142     5.728    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.787 f  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=12, routed)          0.068     5.855    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[1]
    SLICE_X42Y7          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     5.890 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.036     5.926    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack1_out
    SLICE_X42Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.404     5.643    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X42Y7          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.175     5.818    
    SLICE_X42Y7          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     5.878    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                         -5.878    
                         arrival time                           5.926    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Net Delay (Source):      1.319ns (routing 0.829ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.926ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.319     3.365    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.404 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[4]/Q
                         net (fo=1, routed)           0.024     3.428    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr[4]
    SLICE_X41Y9          LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     3.450 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/i2c_master_byte_LUT4_4/O
                         net (fo=1, routed)           0.016     3.466    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.488     3.332    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.039     3.371    
    SLICE_X41Y9          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.417    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (51.133%)  route 0.050ns (48.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Net Delay (Source):      1.317ns (routing 0.829ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.926ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.317     3.363    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.401 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=6, routed)           0.029     3.430    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X42Y4          LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     3.444 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.021     3.465    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.486     3.331    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y4          FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.038     3.369    
    SLICE_X42Y4          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.415    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.350%)  route 0.050ns (48.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y7          FDPE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.033     3.435    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/Q[1]
    SLICE_X40Y7          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     3.449 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/i2c_master_byte_LUT6_3/O
                         net (fo=1, routed)           0.017     3.466    hdmi_controller/i2c_config/i2c_master_top_m0/next_state[1]
    SLICE_X40Y7          FDPE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.483     3.328    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y7          FDPE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.041     3.369    
    SLICE_X40Y7          FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.415    hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/lut_index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Net Delay (Source):      1.312ns (routing 0.829ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.926ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.312     3.359    hdmi_controller/i2c_config/clk_27m
    SLICE_X38Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.398 r  hdmi_controller/i2c_config/lut_index_reg[5]/Q
                         net (fo=5, routed)           0.027     3.424    hdmi_controller/i2c_config/lut_index[5]
    SLICE_X38Y9          LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     3.457 r  hdmi_controller/i2c_config/lut_index[6]_i_1/O
                         net (fo=1, routed)           0.006     3.463    hdmi_controller/i2c_config/lut_index0_in[6]
    SLICE_X38Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.479     3.324    hdmi_controller/i2c_config/clk_27m
    SLICE_X38Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[6]/C
                         clock pessimism              0.041     3.365    
    SLICE_X38Y9          FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.412    hdmi_controller/i2c_config/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y95  sys_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966     MMCM_X0Y3     sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y9   hdmi_controller/i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y8   hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y8   hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y9   hdmi_controller/i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :           29  Failing Endpoints,  Worst Slack       -4.474ns,  Total Violation     -115.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.474ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 2.846ns (64.753%)  route 1.549ns (35.247%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 1.210ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.106     5.351    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y72         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.430 f  pixel_processor/video_timing_ctrl/v_pos_reg[9]/Q
                         net (fo=5, routed)           0.143     5.572    pixel_processor/video_timing_ctrl/v_pos[9]
    SLICE_X17Y72         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     5.622 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT3/O
                         net (fo=2, routed)           0.132     5.755    pixel_processor/video_timing_ctrl/video_timing_ct_net
    SLICE_X18Y71         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.843 f  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6/O
                         net (fo=1, routed)           0.781     6.624    hdmi_controller/video_mux/video_timing_ct_net_4_alias
    SLICE_X42Y31         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     6.712 r  hdmi_controller/video_mux/video_de_INST_0_comp/O
                         net (fo=1, routed)           0.493     7.205    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     9.746 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.746    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 -4.474    

Slack (VIOLATED) :        -4.453ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/h_pos_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_hs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 2.761ns (63.164%)  route 1.610ns (36.836%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.210ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.109     5.354    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.430 f  pixel_processor/video_timing_ctrl/h_pos_reg[11]/Q
                         net (fo=3, routed)           0.104     5.534    pixel_processor/video_timing_ctrl/h_pos_reg_n_0_[11]
    SLICE_X13Y72         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     5.569 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2/O
                         net (fo=2, routed)           0.098     5.667    pixel_processor/video_timing_ctrl/video_timing_ct_net_3
    SLICE_X13Y70         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     5.702 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_3/O
                         net (fo=1, routed)           0.915     6.617    pixel_processor/video_timing_ctrl/video_timing_ct_net_6
    SLICE_X41Y33         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     6.653 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5/O
                         net (fo=1, routed)           0.087     6.740    hdmi_controller/video_mux/cam_video_hsync_in
    SLICE_X42Y33         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.777 r  hdmi_controller/video_mux/video_hs_INST_0/O
                         net (fo=1, routed)           0.406     7.183    hdmi_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.542     9.725 r  hdmi_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.725    hdmi_hs_o
    AB15                                                              r  hdmi_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                 -4.453    

Slack (VIOLATED) :        -4.412ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_vs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.824ns (64.946%)  route 1.524ns (35.054%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 1.210ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.091     5.336    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.415 f  pixel_processor/video_timing_ctrl/v_pos_reg[6]/Q
                         net (fo=7, routed)           0.100     5.515    pixel_processor/video_timing_ctrl/v_pos[6]
    SLICE_X17Y73         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     5.613 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2_1/O
                         net (fo=2, routed)           0.139     5.752    pixel_processor/video_timing_ctrl/video_timing_ct_net_2
    SLICE_X18Y72         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     5.788 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_1/O
                         net (fo=1, routed)           0.084     5.872    pixel_processor/video_timing_ctrl/video_timing_ct_net_7
    SLICE_X17Y72         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.907 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_2/O
                         net (fo=1, routed)           0.413     6.320    hdmi_controller/video_mux/cam_video_vsync_in
    SLICE_X30Y63         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.356 r  hdmi_controller/video_mux/video_vs_INST_0/O
                         net (fo=1, routed)           0.788     7.144    hdmi_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540     9.684 r  hdmi_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.684    hdmi_vs_o
    Y15                                                               r  hdmi_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -4.412    

Slack (VIOLATED) :        -4.364ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[10]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 2.668ns (61.784%)  route 1.650ns (38.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.398 r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=8, routed)           0.984     6.382    hdmi_controller/video_mux/rgb_g_reg[0]
    SLICE_X41Y28         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     6.417 r  hdmi_controller/video_mux/video_data[10]_INST_0/O
                         net (fo=1, routed)           0.666     7.083    hdmi_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554     9.636 r  hdmi_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.636    hdmi_data_o[10]
    AC14                                                              r  hdmi_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                 -4.364    

Slack (VIOLATED) :        -4.346ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[5]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 2.693ns (62.644%)  route 1.606ns (37.356%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.400 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, routed)           0.591     5.991    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X26Y94         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.027 r  hdmi_controller/video_mux/video_data[5]_INST_0/O
                         net (fo=1, routed)           1.015     7.042    hdmi_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     9.618 r  hdmi_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.618    hdmi_data_o[5]
    W9                                                                r  hdmi_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 -4.346    

Slack (VIOLATED) :        -4.336ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[8]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.694ns (62.786%)  route 1.597ns (37.214%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.398 r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=8, routed)           0.690     6.087    hdmi_controller/video_mux/rgb_g_reg[0]
    SLICE_X42Y75         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.138 r  hdmi_controller/video_mux/video_data[8]_INST_0/O
                         net (fo=1, routed)           0.907     7.045    hdmi_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.609 r  hdmi_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.609    hdmi_data_o[8]
    AD14                                                              r  hdmi_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 -4.336    

Slack (VIOLATED) :        -4.325ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/output_o_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[11]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.686ns (63.201%)  route 1.564ns (36.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 1.210ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.103     5.348    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.427 r  pixel_processor/output_reformatter/output_o_reg[11]/Q
                         net (fo=1, routed)           0.740     6.167    hdmi_controller/video_mux/cam_video_data_in[11]
    SLICE_X42Y74         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     6.219 r  hdmi_controller/video_mux/video_data[11]_INST_0/O
                         net (fo=1, routed)           0.824     7.043    hdmi_data_o_OBUF[11]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.555     9.598 r  hdmi_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.598    hdmi_data_o[11]
    AC13                                                              r  hdmi_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                 -4.325    

Slack (VIOLATED) :        -4.277ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[7]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 2.749ns (64.991%)  route 1.481ns (35.009%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.400 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, routed)           0.710     6.110    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X42Y78         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.198 r  hdmi_controller/video_mux/video_data[7]_INST_0/O
                         net (fo=1, routed)           0.771     6.969    hdmi_data_o_OBUF[7]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.580     9.549 r  hdmi_data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.549    hdmi_data_o[7]
    W8                                                                r  hdmi_data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 -4.277    

Slack (VIOLATED) :        -4.187ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[6]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 2.770ns (66.894%)  route 1.371ns (33.106%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.400 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, routed)           0.834     6.233    hdmi_controller/video_mux/rgb_b_reg[0]
    SLICE_X42Y102        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     6.343 r  hdmi_controller/video_mux/video_data[6]_INST_0/O
                         net (fo=1, routed)           0.537     6.880    hdmi_data_o_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     9.459 r  hdmi_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.459    hdmi_data_o[6]
    Y8                                                                r  hdmi_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 -4.187    

Slack (VIOLATED) :        -4.187ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/output_o_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[13]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 2.780ns (67.545%)  route 1.336ns (32.455%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 6.714 - 3.367 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 1.210ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.098     5.343    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.424 r  pixel_processor/output_reformatter/output_o_reg[13]/Q
                         net (fo=1, routed)           0.845     6.269    hdmi_controller/video_mux/cam_video_data_in[13]
    SLICE_X42Y57         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     6.404 r  hdmi_controller/video_mux/video_data[13]_INST_0/O
                         net (fo=1, routed)           0.491     6.895    hdmi_data_o_OBUF[13]
    AB11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.564     9.459 r  hdmi_data_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.459    hdmi_data_o[13]
    AB11                                                              r  hdmi_data_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.381     2.986    
                         clock uncertainty           -0.060     2.926    
                         output delay                -1.000     1.926    
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                 -4.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.760%)  route 0.037ns (38.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.149ns (routing 0.666ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.149     3.198    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.237 r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/Q
                         net (fo=5, routed)           0.030     3.267    hdmi_controller/color_bar_gen/v_cnt[10]
    SLICE_X14Y70         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     3.287 r  hdmi_controller/color_bar_gen/v_cnt[11]_i_1/O
                         net (fo=1, routed)           0.007     3.294    hdmi_controller/color_bar_gen/v_cnt[11]_i_1_n_0
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[11]/C
                         clock pessimism              0.055     3.204    
    SLICE_X14Y70         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     3.251    hdmi_controller/color_bar_gen/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.807%)  route 0.036ns (37.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.157ns (routing 0.666ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.746ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.157     3.206    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.245 r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.029     3.274    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[6]
    SLICE_X13Y71         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.021     3.295 r  hdmi_controller/color_bar_gen/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.007     3.302    hdmi_controller/color_bar_gen/h_cnt[7]
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.310     3.158    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[7]/C
                         clock pessimism              0.054     3.212    
    SLICE_X13Y71         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.259    hdmi_controller/color_bar_gen/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.250%)  route 0.045ns (45.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.149ns (routing 0.666ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.149     3.198    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.237 r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/Q
                         net (fo=6, routed)           0.028     3.265    hdmi_controller/color_bar_gen/v_cnt[9]
    SLICE_X14Y70         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     3.279 r  hdmi_controller/color_bar_gen/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.017     3.296    hdmi_controller/color_bar_gen/v_cnt[9]_i_1_n_0
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[9]/C
                         clock pessimism              0.055     3.204    
    SLICE_X14Y70         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.250    hdmi_controller/color_bar_gen/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.728%)  route 0.049ns (48.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.157ns (routing 0.666ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.746ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.157     3.206    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.245 r  hdmi_controller/color_bar_gen/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.032     3.278    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[10]
    SLICE_X13Y71         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     3.292 r  hdmi_controller/color_bar_gen/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.017     3.309    hdmi_controller/color_bar_gen/h_cnt[11]
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.310     3.158    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/C
                         clock pessimism              0.054     3.212    
    SLICE_X13Y71         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.258    hdmi_controller/color_bar_gen/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.728%)  route 0.049ns (48.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.148ns (routing 0.666ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.746ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.148     3.198    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y69         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.237 r  hdmi_controller/color_bar_gen/h_cnt_reg[2]/Q
                         net (fo=8, routed)           0.032     3.269    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[2]
    SLICE_X11Y69         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     3.283 r  hdmi_controller/color_bar_gen/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     3.300    hdmi_controller/color_bar_gen/h_cnt[4]
    SLICE_X11Y69         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.301     3.150    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y69         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[4]/C
                         clock pessimism              0.054     3.204    
    SLICE_X11Y69         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.250    hdmi_controller/color_bar_gen/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.264%)  route 0.044ns (41.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.152ns (routing 0.666ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.746ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.152     3.201    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.240 r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/Q
                         net (fo=4, routed)           0.028     3.268    hdmi_controller/color_bar_gen/v_cnt[7]
    SLICE_X14Y71         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     3.290 r  hdmi_controller/color_bar_gen/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     3.306    hdmi_controller/color_bar_gen/v_cnt[7]_i_1_n_0
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.304     3.153    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/C
                         clock pessimism              0.054     3.207    
    SLICE_X14Y71         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.253    hdmi_controller/color_bar_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.751%)  route 0.044ns (41.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.149ns (routing 0.666ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.149     3.198    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.237 r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/Q
                         net (fo=5, routed)           0.029     3.266    hdmi_controller/color_bar_gen/v_cnt[10]
    SLICE_X14Y70         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     3.289 r  hdmi_controller/color_bar_gen/v_cnt[10]_i_1/O
                         net (fo=1, routed)           0.015     3.304    hdmi_controller/color_bar_gen/v_cnt[10]_i_1_n_0
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[10]/C
                         clock pessimism              0.055     3.204    
    SLICE_X14Y70         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.250    hdmi_controller/color_bar_gen/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.751%)  route 0.044ns (41.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      1.157ns (routing 0.666ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.746ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.157     3.206    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.245 r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.029     3.274    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[6]
    SLICE_X13Y71         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     3.297 r  hdmi_controller/color_bar_gen/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.015     3.312    hdmi_controller/color_bar_gen/h_cnt[6]
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.310     3.158    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y71         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[6]/C
                         clock pessimism              0.054     3.212    
    SLICE_X13Y71         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.258    hdmi_controller/color_bar_gen/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.743%)  route 0.044ns (41.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.150ns (routing 0.666ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.746ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.150     3.199    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.238 r  hdmi_controller/color_bar_gen/v_cnt_reg[12]/Q
                         net (fo=5, routed)           0.029     3.267    hdmi_controller/color_bar_gen/v_cnt[12]
    SLICE_X13Y70         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     3.290 r  hdmi_controller/color_bar_gen/v_cnt[15]_i_2/O
                         net (fo=1, routed)           0.015     3.305    hdmi_controller/color_bar_gen/v_cnt[15]_i_2_n_0
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.301     3.150    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[15]/C
                         clock pessimism              0.055     3.205    
    SLICE_X13Y70         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.251    hdmi_controller/color_bar_gen/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/v_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.578%)  route 0.035ns (32.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      1.150ns (routing 0.666ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.746ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.150     3.199    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.238 r  hdmi_controller/color_bar_gen/v_cnt_reg[12]/Q
                         net (fo=5, routed)           0.029     3.267    hdmi_controller/color_bar_gen/v_cnt[12]
    SLICE_X13Y70         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     3.300 r  hdmi_controller/color_bar_gen/v_cnt[14]_i_1/O
                         net (fo=1, routed)           0.006     3.306    hdmi_controller/color_bar_gen/v_cnt[14]_i_1_n_0
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.301     3.150    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[14]/C
                         clock pessimism              0.055     3.205    
    SLICE_X13Y70         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.252    hdmi_controller/color_bar_gen/v_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y87     sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     BUFGCE_DIV/I        n/a            1.071         3.367       2.296      BUFGCE_DIV_X0Y1  pixel_processor/BUFGCE_DIV_PIXEL_CLK/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296      MMCM_X0Y3        sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y72     hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y71     hdmi_controller/color_bar_gen/active_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  mutli_pixel_clk_x

Setup :            0  Failing Endpoints,  Worst Slack       10.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.030ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.167ns (5.365%)  route 2.946ns (94.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 20.352 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.512ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          2.155     9.805    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.616    20.352    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.238    
                         clock uncertainty           -0.060    20.177    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.835    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 10.030    

Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.167ns (5.185%)  route 3.054ns (94.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.033ns = ( 20.501 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.512ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          2.263     9.913    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.765    20.501    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.387    
                         clock uncertainty           -0.060    20.326    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.984    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.153ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.167ns (5.574%)  route 2.829ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 20.358 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.512ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          2.038     9.688    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.622    20.358    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.244    
                         clock uncertainty           -0.060    20.183    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.841    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.841    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 10.153    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.167ns (5.456%)  route 2.894ns (94.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.071ns = ( 20.539 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.512ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          2.103     9.753    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.803    20.539    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.425    
                         clock uncertainty           -0.060    20.364    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    20.022    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.022    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.274ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.167ns (5.801%)  route 2.712ns (94.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 20.362 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.512ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.921     9.571    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.626    20.362    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.248    
                         clock uncertainty           -0.060    20.187    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.845    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.845    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 10.274    

Slack (MET) :             10.387ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.167ns (6.032%)  route 2.602ns (93.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns = ( 20.365 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.512ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.811     9.461    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.629    20.365    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.251    
                         clock uncertainty           -0.060    20.190    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.848    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.848    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                 10.387    

Slack (MET) :             10.521ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.167ns (6.614%)  route 2.358ns (93.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.738ns = ( 20.206 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.512ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.567     9.217    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.470    20.206    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.066    20.140    
                         clock uncertainty           -0.060    20.080    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.738    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.738    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 10.521    

Slack (MET) :             10.536ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.167ns (6.369%)  route 2.455ns (93.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 20.367 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.512ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.791     7.559    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X9Y76          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     7.650 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.664     9.314    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.631    20.367    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.114    20.253    
                         clock uncertainty           -0.060    20.192    
    RAMB18_X0Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.850    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.850    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 10.536    

Slack (MET) :             10.586ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.111ns (4.616%)  route 2.294ns (95.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.683ns = ( 20.151 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.512ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 f  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.930     7.698    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X11Y73         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.733 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.364     9.097    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.415    20.151    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.066    20.085    
                         clock uncertainty           -0.060    20.025    
    RAMB36_X0Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.683    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.683    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 10.586    

Slack (MET) :             10.611ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.111ns (4.672%)  route 2.265ns (95.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.732ns = ( 20.200 - 13.468 ) 
    Source Clock Delay      (SCD):    6.692ns
    Clock Pessimism Removal (CPR):    -0.118ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.562ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.512ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.593     6.692    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          FDRE                                         r  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.768 f  pixel_processor/output_reformatter/line_even_nodd_out_clk_reg/Q
                         net (fo=112, routed)         0.930     7.698    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    SLICE_X11Y73         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.733 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=14, routed)          1.335     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y50         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    13.547    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    14.075 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    14.115    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.115 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.401    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.425 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    16.185    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    16.815 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    17.035    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.059 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545    18.604    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    18.736 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.464    20.200    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y50         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.118    20.082    
                         clock uncertainty           -0.060    20.021    
    RAMB18_X0Y50         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342    19.679    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         19.679    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 10.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.155%)  route 0.079ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.042ns
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      0.870ns (routing 0.315ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.348ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.870     3.946    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.985 r  pixel_processor/output_reformatter/read_address_reg[7]/Q
                         net (fo=31, routed)          0.079     4.063    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.041     2.890    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.051     4.042    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.008     4.034    
    RAMB36_X0Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.006     4.040    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.058ns (13.992%)  route 0.357ns (86.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.011ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.375ns (routing 0.512ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.562ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.375     6.643    pixel_processor/output_reformatter/CLK
    SLICE_X3Y104         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.701 r  pixel_processor/output_reformatter/read_address_reg[9]/Q
                         net (fo=31, routed)          0.357     7.057    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.911     7.011    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.065     7.076    
    RAMB36_X2Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.045     7.031    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.031    
                         arrival time                           7.057    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    6.640ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Net Delay (Source):      1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.562ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372     6.640    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.698 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/Q
                         net (fo=1, routed)           0.074     6.772    pixel_processor/output_reformatter/input_pixel_count_meta2[10]
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.564     6.664    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]/C
                         clock pessimism              0.019     6.683    
    SLICE_X3Y101         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.745    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.745    
                         arrival time                           6.772    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.061ns (34.659%)  route 0.115ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.658ns
    Source Clock Delay      (SCD):    6.640ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Net Delay (Source):      1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.562ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372     6.640    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     6.701 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[9]/Q
                         net (fo=1, routed)           0.115     6.816    pixel_processor/output_reformatter/input_pixel_count_meta2[9]
    SLICE_X4Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.558     6.658    pixel_processor/output_reformatter/CLK
    SLICE_X4Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]/C
                         clock pessimism              0.067     6.725    
    SLICE_X4Y101         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     6.785    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.785    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.786%)  route 0.149ns (79.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.867ns (routing 0.315ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.348ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.867     3.943    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.982 r  pixel_processor/output_reformatter/read_address_reg[3]/Q
                         net (fo=31, routed)          0.149     4.130    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.041     2.890    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.083     4.074    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.018     4.092    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     4.098    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.098    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.124ns (18.896%)  route 0.532ns (81.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.168ns
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.407ns (routing 0.512ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.562ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.407     6.674    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X9Y76          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     6.732 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.154     6.886    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/POR_B
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.066     6.952 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.378     7.330    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.068     7.168    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.282    
    RAMB36_X0Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.293    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.293    
                         arrival time                           7.330    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/read_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.039ns (19.805%)  route 0.158ns (80.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.870ns (routing 0.315ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.348ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.870     3.946    pixel_processor/output_reformatter/CLK
    SLICE_X3Y103         FDRE                                         r  pixel_processor/output_reformatter/read_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.985 r  pixel_processor/output_reformatter/read_address_reg[5]/Q
                         net (fo=31, routed)          0.158     4.143    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.041     2.890    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.083     4.074    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.018     4.092    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.006     4.098    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.098    
                         arrival time                           4.143    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      0.866ns (routing 0.315ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.348ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.866     3.941    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.980 r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/Q
                         net (fo=1, routed)           0.100     4.080    pixel_processor/output_reformatter/input_pixel_count_meta2[5]
    SLICE_X4Y102         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.041     2.890    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.991 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.976     3.967    pixel_processor/output_reformatter/CLK
    SLICE_X4Y102         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]/C
                         clock pessimism              0.020     3.986    
    SLICE_X4Y102         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     4.032    pixel_processor/output_reformatter/input_pixel_count_out_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.032    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.124ns (17.959%)  route 0.566ns (82.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.190ns
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    -0.114ns
  Clock Net Delay (Source):      1.407ns (routing 0.512ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.562ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.407     6.674    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X9Y76          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     6.732 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.154     6.886    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/POR_B
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.066     6.952 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.412     7.365    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.090     7.190    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114     7.304    
    RAMB36_X1Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.315    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.315    
                         arrival time                           7.365    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.058ns (40.165%)  route 0.086ns (59.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.730ns
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    -0.008ns
  Clock Net Delay (Source):      1.406ns (routing 0.512ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.562ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     2.717    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.347 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.567    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.591 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545     5.136    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     5.268 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.406     6.673    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X9Y76          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     6.731 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.086     6.818    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X9Y76          SRL16E                                       r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.631     6.730    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X9Y76          SRL16E                                       r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.008     6.738    
    SLICE_X9Y76          SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     6.767    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -6.767    
                         arrival time                           6.818    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mutli_pixel_clk_x
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { pixel_processor/BUFGCE_DIV_PIXEL_CLK/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB18_X0Y50  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y21  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y22  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y23  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X2Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X0Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113     RAMB36_X1Y20  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y50  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y50  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y21  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y21  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y22  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y22  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y50  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB18_X0Y50  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y21  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y21  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X1Y12  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y17  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y22  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192      RAMB36_X0Y22  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.569ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.456ns  (logic 0.076ns (16.667%)  route 0.380ns (83.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X61Y111        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.380     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y111        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.443ns  (logic 0.080ns (18.059%)  route 0.363ns (81.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X66Y108        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.363     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y108        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.435ns  (logic 0.078ns (17.931%)  route 0.357ns (82.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X66Y108        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.357     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y108        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.388ns  (logic 0.076ns (19.588%)  route 0.312ns (80.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X61Y111        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.312     0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y112        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.369ns  (logic 0.077ns (20.867%)  route 0.292ns (79.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X66Y108        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.292     0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y108        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.303ns  (logic 0.076ns (25.083%)  route 0.227ns (74.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X61Y112        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.227     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y112        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y112        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y113        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.242ns  (logic 0.078ns (32.231%)  route 0.164ns (67.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X66Y108        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.164     0.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X66Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y108        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  4.783    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           59  Failing Endpoints,  Worst Slack       -8.028ns,  Total Violation     -463.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.028ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.080ns  (logic 8.488ns (84.203%)  route 1.592ns (15.797%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 11.158 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.158ns (routing 0.175ns, distribution 0.983ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y93          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    18.066 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.764    18.830    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y23         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.158    11.158    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    11.158    
                         clock uncertainty           -0.035    11.122    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.802    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.802    
                         arrival time                         -18.830    
  -------------------------------------------------------------------
                         slack                                 -8.028    

Slack (VIOLATED) :        -8.025ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.044ns  (logic 8.491ns (84.537%)  route 1.553ns (15.463%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.124ns (routing 0.175ns, distribution 0.949ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.619    18.794    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y23         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.124    11.124    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.124    
                         clock uncertainty           -0.035    11.089    
    RAMB36_X0Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.769    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                 -8.025    

Slack (VIOLATED) :        -8.024ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.063ns  (logic 8.491ns (84.377%)  route 1.572ns (15.623%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 11.145 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.145ns (routing 0.175ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.638    18.813    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y21         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.145    11.145    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.145    
                         clock uncertainty           -0.035    11.110    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.790    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                         -18.813    
  -------------------------------------------------------------------
                         slack                                 -8.024    

Slack (VIOLATED) :        -8.017ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.066ns  (logic 8.474ns (84.188%)  route 1.592ns (15.812%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 11.154 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.154ns (routing 0.175ns, distribution 0.979ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    18.052 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.764    18.816    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y23         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.154    11.154    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.154    
                         clock uncertainty           -0.035    11.118    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.798    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -18.816    
  -------------------------------------------------------------------
                         slack                                 -8.017    

Slack (VIOLATED) :        -8.015ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.075ns  (logic 8.490ns (84.272%)  route 1.585ns (15.728%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 11.165 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.165ns (routing 0.175ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.831    18.119    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X4Y92          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    18.171 f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.653    18.825    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y53         RAMB18E2                                     f  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.165    11.165    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y53         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    11.165    
                         clock uncertainty           -0.035    11.129    
    RAMB18_X0Y53         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_RSTRAMB)
                                                     -0.320    10.809    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                         -18.825    
  -------------------------------------------------------------------
                         slack                                 -8.015    

Slack (VIOLATED) :        -8.010ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.057ns  (logic 8.474ns (84.259%)  route 1.583ns (15.741%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 11.153 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.175ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.728    18.016    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    18.052 f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.755    18.807    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y22         RAMB36E2                                     f  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.153    11.153    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.153    
                         clock uncertainty           -0.035    11.117    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.797    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                 -8.010    

Slack (VIOLATED) :        -8.008ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.044ns  (logic 8.490ns (84.529%)  route 1.554ns (15.471%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 11.141 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.141ns (routing 0.175ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          1.041    18.329    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X10Y83         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    18.381 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_replica_3/O
                         net (fo=1, routed)           0.412    18.794    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_a_repN_3_alias
    RAMB36_X1Y16         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.141    11.141    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.141    
                         clock uncertainty           -0.035    11.106    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.786    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                 -8.008    

Slack (VIOLATED) :        -8.005ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.118ns  (logic 8.491ns (83.918%)  route 1.627ns (16.082%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 11.219 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.219ns (routing 0.175ns, distribution 1.044ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.693    18.868    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.219    11.219    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.219    
                         clock uncertainty           -0.035    11.184    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.864    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                         -18.868    
  -------------------------------------------------------------------
                         slack                                 -8.005    

Slack (VIOLATED) :        -8.002ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.020ns  (logic 8.491ns (84.742%)  route 1.529ns (15.258%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.123ns = ( 11.123 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.123ns (routing 0.175ns, distribution 0.948ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.594    18.770    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y22         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.123    11.123    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.123    
                         clock uncertainty           -0.035    11.088    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.768    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -18.770    
  -------------------------------------------------------------------
                         slack                                 -8.002    

Slack (VIOLATED) :        -8.000ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        10.089ns  (logic 8.491ns (84.159%)  route 1.598ns (15.841%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.195ns (routing 0.175ns, distribution 1.020ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.834    18.122    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    18.175 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.664    18.839    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y18         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.195    11.195    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.195    
                         clock uncertainty           -0.035    11.160    
    RAMB36_X1Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320    10.840    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                         -18.839    
  -------------------------------------------------------------------
                         slack                                 -8.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.719ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 6.009ns (91.666%)  route 0.546ns (8.334%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.754ns (routing 0.122ns, distribution 0.632ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.453     6.527    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     6.541 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.014     6.555    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.754     0.754    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.754    
                         clock uncertainty            0.035     0.790    
    SLICE_X0Y92          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.837    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           6.555    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.738ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 6.010ns (91.396%)  route 0.566ns (8.604%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.755ns (routing 0.122ns, distribution 0.633ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.472     6.546    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y93          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     6.561 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.015     6.576    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y93          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.755     0.755    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y93          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.755    
                         clock uncertainty            0.035     0.791    
    SLICE_X0Y93          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.838    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           6.576    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.743ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 6.017ns (91.402%)  route 0.566ns (8.598%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.758ns (routing 0.122ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.469     6.543    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     6.565 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.018     6.583    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X0Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.758     0.758    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X0Y92          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.758    
                         clock uncertainty            0.035     0.794    
    SLICE_X0Y92          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.840    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           6.583    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.753ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 6.009ns (91.172%)  route 0.582ns (8.828%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.755ns (routing 0.122ns, distribution 0.633ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.485     6.559    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y90          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     6.573 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.018     6.591    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
    SLICE_X1Y90          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.755     0.755    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
    SLICE_X1Y90          FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.755    
                         clock uncertainty            0.035     0.790    
    SLICE_X1Y90          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.837    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           6.591    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.814ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 6.009ns (90.063%)  route 0.663ns (9.937%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.776ns (routing 0.122ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.568     6.642    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X3Y78          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     6.656 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.016     6.672    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X3Y78          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.776     0.776    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X3Y78          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.776    
                         clock uncertainty            0.035     0.812    
    SLICE_X3Y78          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.858    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           6.672    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.829ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 6.009ns (89.463%)  route 0.708ns (10.537%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.863ns (routing 0.122ns, distribution 0.741ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.453     6.527    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X0Y92          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     6.541 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.175     6.717    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.863     0.863    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.899    
    RAMB18_X0Y37         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.011     0.888    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           6.717    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.841ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 6.018ns (90.002%)  route 0.669ns (9.998%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.763ns (routing 0.122ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.526     6.600    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
    SLICE_X4Y92          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     6.623 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, routed)          0.063     6.687    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
    SLICE_X4Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.763     0.763    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
    SLICE_X4Y91          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     0.763    
                         clock uncertainty            0.035     0.798    
    SLICE_X4Y91          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.845    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.845ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 6.009ns (89.267%)  route 0.722ns (10.733%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.862ns (routing 0.122ns, distribution 0.740ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.483     6.557    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     6.571 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.161     6.731    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.862     0.862    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.035     0.898    
    RAMB18_X0Y36         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                     -0.011     0.887    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           6.731    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.863ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 6.009ns (89.033%)  route 0.740ns (10.967%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.862ns (routing 0.122ns, distribution 0.740ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.482     6.556    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
    SLICE_X1Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     6.570 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, routed)           0.179     6.749    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.862     0.862    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y37         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.035     0.898    
    RAMB18_X0Y37         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_RSTRAMB)
                                                     -0.011     0.887    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           6.749    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.896ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 6.009ns (88.635%)  route 0.770ns (11.365%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.859ns (routing 0.122ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     6.074 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.485     6.559    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    SLICE_X1Y90          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     6.573 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, routed)           0.207     6.779    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.859     0.859    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y36         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.895    
    RAMB18_X0Y36         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.011     0.884    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           6.779    
  -------------------------------------------------------------------
                         slack                                  5.896    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       49.602ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.423ns  (logic 0.078ns (18.440%)  route 0.345ns (81.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y111        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.345     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y111        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.411ns  (logic 0.076ns (18.491%)  route 0.335ns (81.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X61Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.335     0.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y110        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 49.614    

Slack (MET) :             49.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.395ns  (logic 0.079ns (20.000%)  route 0.316ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X65Y107        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.316     0.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y109        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                 49.630    

Slack (MET) :             49.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.379ns  (logic 0.080ns (21.108%)  route 0.299ns (78.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X65Y107        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.299     0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y109        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                 49.646    

Slack (MET) :             49.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.374ns  (logic 0.081ns (21.658%)  route 0.293ns (78.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y107        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.293     0.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y107        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                 49.651    

Slack (MET) :             49.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y110        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y110        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 49.706    

Slack (MET) :             49.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X65Y107        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.201     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X65Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X65Y107        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 49.745    

Slack (MET) :             49.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.254ns  (logic 0.077ns (30.315%)  route 0.177ns (69.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y111        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.177     0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X61Y112        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                 49.771    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.323ns (8.554%)  route 3.453ns (91.446%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 7.807 - 5.000 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.193ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.852ns, distribution 0.999ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.210     1.210    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.291 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, routed)           0.638     1.929    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
    SLICE_X13Y172        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     1.998 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix/O
                         net (fo=1, routed)           0.899     2.897    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1
    SLICE_X0Y107         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     2.966 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.232     3.198    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1
    SLICE_X0Y113         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.267 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.513     3.780    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X13Y107        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.815 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, routed)           1.171     4.986    signal_debug/inst/PROBE_IN_INST/D[5]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.851     7.807    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     7.807    
                         clock uncertainty           -0.035     7.772    
    SLICE_X61Y106        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.797    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.305ns (6.132%)  route 4.669ns (93.868%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 7.805 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.848ns (routing 0.852ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, routed)        1.327     1.327    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X12Y104        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     1.393 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.961     2.354    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X12Y210        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     2.454 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix/O
                         net (fo=1, routed)           0.547     3.001    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1
    SLICE_X2Y239         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.070 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.467     3.537    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1
    SLICE_X16Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     3.607 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.367     4.974    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X12Y104        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.848     7.805    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X12Y104        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X12Y104        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.794    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  2.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.179ns (7.453%)  route 2.223ns (92.547%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.936ns, distribution 1.146ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059     1.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.120 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, routed)           0.407     1.527    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
    SLICE_X13Y172        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     1.559 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix/O
                         net (fo=1, routed)           0.595     2.154    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1
    SLICE_X0Y107         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.186 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.156     2.342    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1
    SLICE_X0Y113         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.374 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.349     2.723    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X13Y107        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     2.745 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, routed)           0.715     3.461    signal_debug/inst/PROBE_IN_INST/D[5]
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.082     3.221    signal_debug/inst/PROBE_IN_INST/clk
    SLICE_X61Y106        FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.000     3.221    
                         clock uncertainty            0.035     3.256    
    SLICE_X61Y106        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.316    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk fall@5.000ns)
  Data Path Delay:        3.460ns  (logic 0.155ns (4.480%)  route 3.305ns (95.520%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        3.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 8.212 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.073ns (routing 0.936ns, distribution 1.137ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     5.000 f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, routed)        1.104     6.104    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X12Y104        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     6.138 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.628     6.766    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X12Y210        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.055     6.821 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix/O
                         net (fo=1, routed)           0.373     7.194    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1
    SLICE_X2Y239         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     7.226 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.316     7.542    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1
    SLICE_X16Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     7.576 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.884     8.460    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_xlnx_opt_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X12Y104        FDRE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.073     8.212    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X12Y104        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000     8.212    
                         clock uncertainty            0.035     8.247    
    SLICE_X12Y104        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     8.309    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -8.309    
                         arrival time                           8.460    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  clk_27m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.537ns,  Total Violation       -1.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (clk_27m_clk_wiz_0 rise@185.185ns - sys_clk_p rise@185.000ns)
  Data Path Delay:        4.526ns  (logic 0.236ns (5.214%)  route 4.290ns (94.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 191.132 - 185.185 ) 
    Source Clock Delay      (SCD):    3.215ns = ( 188.215 - 185.000 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.076ns (routing 0.936ns, distribution 1.140ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.385ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                    185.000   185.000 r  
    D19                                               0.000   185.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100   185.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638   185.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   185.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   186.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   186.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.076   188.215    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079   188.294 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           4.275   192.569    hdmi_controller/video_mux/video_src_sel
    SLICE_X41Y102        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157   192.726 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, routed)           0.015   192.741    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                    185.185   185.185 r  
    D19                                               0.000   185.185 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   185.264    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   185.792 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   185.832    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.832 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   186.118    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   186.142 r  BUFG_inst/O
                         net (fo=605, routed)         1.760   187.902    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   188.532 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216   188.748    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   188.772 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.360   191.132    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism              0.266   191.398    
                         clock uncertainty           -0.219   191.179    
    SLICE_X41Y102        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025   191.204    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                        191.204    
                         arrival time                        -192.741    
  -------------------------------------------------------------------
                         slack                                 -1.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.149ns (4.802%)  route 2.954ns (95.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.845ns (routing 0.852ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.523ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.845     2.801    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y103        FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.859 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           2.945     5.804    hdmi_controller/video_mux/video_src_sel
    SLICE_X41Y102        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.091     5.895 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, routed)           0.009     5.904    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.211    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.239 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.645     5.884    hdmi_controller/video_mux/clk_27m
    SLICE_X41Y102        FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism             -0.266     5.618    
                         clock uncertainty            0.219     5.836    
    SLICE_X41Y102        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.898    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                         -5.898    
                         arrival time                           5.904    
  -------------------------------------------------------------------
                         slack                                  0.006    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  clk_297m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.478ns,  Total Violation       -3.478ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - dphy_byte_clk rise@670.000ns)
  Data Path Delay:        7.531ns  (logic 0.533ns (7.077%)  route 6.998ns (92.923%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        4.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 675.466 - 670.034 ) 
    Source Clock Delay      (SCD):    1.239ns = ( 671.239 - 670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.239ns (routing 0.193ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                    670.000   670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000   670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.239   671.239    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X12Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   671.316 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, routed)           1.739   673.055    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
    SLICE_X37Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163   673.218 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix/O
                         net (fo=1, routed)           1.331   674.549    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1
    SLICE_X92Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070   674.619 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.031   677.650    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100   677.750 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.351   678.101    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123   678.224 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.546   678.770    pixel_processor/video_timing_ctrl/raw_line_valid_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079   670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286   670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760   672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   673.624 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842   675.466    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism              0.000   675.466    
                         clock uncertainty           -0.199   675.267    
    SLICE_X12Y79         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   675.292    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                        675.292    
                         arrival time                        -678.770    
  -------------------------------------------------------------------
                         slack                                 -3.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.263ns (5.394%)  route 4.613ns (94.606%))
  Logic Levels:           4  (LUT1=3 LUT4=1)
  Clock Path Skew:        4.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.064ns (routing 0.175ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.210ns, distribution 0.859ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.064     1.064    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
    SLICE_X10Y96         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.125 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/Q
                         net (fo=13, routed)          1.252     2.377    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o
    SLICE_X34Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     2.411 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o_hold_fix/O
                         net (fo=1, routed)           0.827     3.238    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o_hold_fix_1
    SLICE_X89Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.079     3.317 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.928     5.245    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o_hold_fix_1_hold_fix_1
    SLICE_X0Y96          LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     5.277 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.280     5.557    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X10Y96         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     5.614 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, routed)          0.325     5.939    pixel_processor/video_timing_ctrl/raw_line_valid_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.069     5.314    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X12Y79         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism              0.000     5.314    
                         clock uncertainty            0.199     5.513    
    SLICE_X12Y79         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.573    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                         -5.573    
                         arrival time                           5.939    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  clk_297m_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.211ns,  Total Violation       -0.523ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.423ns (23.047%)  route 1.412ns (76.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 8.791 - 3.367 ) 
    Source Clock Delay      (SCD):    6.887ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.562ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.833ns (routing 1.098ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.787     6.887    pixel_processor/output_reformatter/CLK
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.966 r  pixel_processor/output_reformatter/pixel_reg_x_reg[92]/Q
                         net (fo=1, routed)           0.501     7.467    pixel_processor/output_reformatter/pixel_reg_x[92]
    SLICE_X5Y89          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     7.590 f  pixel_processor/output_reformatter/output_o[4]_i_3/O
                         net (fo=6, routed)           0.251     7.841    pixel_processor/output_reformatter/output_o[4]_i_3_n_0
    SLICE_X9Y89          LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     7.966 r  pixel_processor/output_reformatter/output_o[7]_i_9/O
                         net (fo=3, routed)           0.645     8.611    pixel_processor/output_reformatter/output_o[7]_i_9_n_0
    SLICE_X26Y94         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.707 r  pixel_processor/output_reformatter/output_o[5]_i_1/O
                         net (fo=1, routed)           0.015     8.722    pixel_processor/output_reformatter/output_o[5]_i_1_n_0
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.833     8.791    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/C
                         clock pessimism             -0.244     8.547    
                         clock uncertainty           -0.060     8.486    
    SLICE_X26Y94         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.511    pixel_processor/output_reformatter/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.238ns (13.966%)  route 1.466ns (86.034%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 8.791 - 3.367 ) 
    Source Clock Delay      (SCD):    6.887ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.562ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.833ns (routing 1.098ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.787     6.887    pixel_processor/output_reformatter/CLK
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.966 r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/Q
                         net (fo=1, routed)           0.561     7.527    pixel_processor/output_reformatter/pixel_reg_x[67]
    SLICE_X3Y89          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.651 r  pixel_processor/output_reformatter/output_o[7]_i_8/O
                         net (fo=4, routed)           0.218     7.869    pixel_processor/output_reformatter/output_o[7]_i_8_n_0
    SLICE_X8Y89          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.904 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.687     8.591    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.833     8.791    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X26Y94         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/C
                         clock pessimism             -0.244     8.547    
                         clock uncertainty           -0.060     8.486    
    SLICE_X26Y94         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.412    pixel_processor/output_reformatter/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.317ns (17.105%)  route 1.536ns (82.895%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.586     6.685    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.766 r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/Q
                         net (fo=1, routed)           0.300     7.066    pixel_processor/output_reformatter/pixel_reg_x[108]
    SLICE_X9Y77          LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     7.157 r  pixel_processor/output_reformatter/output_o[15]_i_3/O
                         net (fo=3, routed)           0.106     7.263    pixel_processor/output_reformatter/output_o[15]_i_3_n_0
    SLICE_X9Y76          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.408 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, routed)           1.130     8.538    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074     8.471    pixel_processor/output_reformatter/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.317ns (17.105%)  route 1.536ns (82.895%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.586     6.685    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.766 r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/Q
                         net (fo=1, routed)           0.300     7.066    pixel_processor/output_reformatter/pixel_reg_x[108]
    SLICE_X9Y77          LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     7.157 r  pixel_processor/output_reformatter/output_o[15]_i_3/O
                         net (fo=3, routed)           0.106     7.263    pixel_processor/output_reformatter/output_o[15]_i_3_n_0
    SLICE_X9Y76          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.408 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, routed)           1.130     8.538    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.471    pixel_processor/output_reformatter/output_o_reg[9]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.317ns (17.736%)  route 1.470ns (82.263%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 8.905 - 3.367 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.562ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.098ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.586     6.685    pixel_processor/output_reformatter/CLK
    SLICE_X8Y81          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.766 r  pixel_processor/output_reformatter/pixel_reg_x_reg[108]/Q
                         net (fo=1, routed)           0.300     7.066    pixel_processor/output_reformatter/pixel_reg_x[108]
    SLICE_X9Y77          LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     7.157 r  pixel_processor/output_reformatter/output_o[15]_i_3/O
                         net (fo=3, routed)           0.106     7.263    pixel_processor/output_reformatter/output_o[15]_i_3_n_0
    SLICE_X9Y76          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.408 r  pixel_processor/output_reformatter/output_o[15]_i_1/O
                         net (fo=8, routed)           1.064     8.472    pixel_processor/output_reformatter/output_o[15]_i_1_n_0
    SLICE_X41Y78         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.947     8.905    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y78         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[8]/C
                         clock pessimism             -0.244     8.661    
                         clock uncertainty           -0.060     8.600    
    SLICE_X41Y78         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     8.526    pixel_processor/output_reformatter/output_o_reg[8]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.298ns (16.825%)  route 1.473ns (83.175%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.562ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.588     6.688    pixel_processor/output_reformatter/CLK
    SLICE_X16Y81         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.766 f  pixel_processor/output_reformatter/pixel_reg_x_reg[72]/Q
                         net (fo=1, routed)           0.368     7.134    pixel_processor/output_reformatter/pixel_reg_x[72]
    SLICE_X14Y66         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     7.232 r  pixel_processor/output_reformatter/output_o[11]_i_3/O
                         net (fo=5, routed)           1.056     8.288    pixel_processor/output_reformatter/output_o[11]_i_3_n_0
    SLICE_X41Y28         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     8.410 r  pixel_processor/output_reformatter/output_o[10]_i_1/O
                         net (fo=1, routed)           0.049     8.459    pixel_processor/output_reformatter/output_o[10]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.570    pixel_processor/output_reformatter/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.309ns (17.676%)  route 1.439ns (82.324%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 8.850 - 3.367 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.562ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.892ns (routing 1.098ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.588     6.688    pixel_processor/output_reformatter/CLK
    SLICE_X16Y81         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.766 f  pixel_processor/output_reformatter/pixel_reg_x_reg[72]/Q
                         net (fo=1, routed)           0.368     7.134    pixel_processor/output_reformatter/pixel_reg_x[72]
    SLICE_X14Y66         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     7.232 r  pixel_processor/output_reformatter/output_o[11]_i_3/O
                         net (fo=5, routed)           1.056     8.288    pixel_processor/output_reformatter/output_o[11]_i_3_n_0
    SLICE_X41Y28         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.421 r  pixel_processor/output_reformatter/output_o[9]_i_1/O
                         net (fo=1, routed)           0.015     8.436    pixel_processor/output_reformatter/output_o[9]_i_1_n_0
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.892     8.850    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X41Y28         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[9]/C
                         clock pessimism             -0.244     8.606    
                         clock uncertainty           -0.060     8.545    
    SLICE_X41Y28         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.570    pixel_processor/output_reformatter/output_o_reg[9]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.238ns (18.661%)  route 1.037ns (81.339%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 8.799 - 3.367 ) 
    Source Clock Delay      (SCD):    6.887ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.562ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.787     6.887    pixel_processor/output_reformatter/CLK
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.966 r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/Q
                         net (fo=1, routed)           0.561     7.527    pixel_processor/output_reformatter/pixel_reg_x[67]
    SLICE_X3Y89          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.651 r  pixel_processor/output_reformatter/output_o[7]_i_8/O
                         net (fo=4, routed)           0.218     7.869    pixel_processor/output_reformatter/output_o[7]_i_8_n_0
    SLICE_X8Y89          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.904 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.258     8.162    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842     8.799    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/C
                         clock pessimism             -0.244     8.555    
                         clock uncertainty           -0.060     8.495    
    SLICE_X9Y89          FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074     8.421    pixel_processor/output_reformatter/output_o_reg[0]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.238ns (18.661%)  route 1.037ns (81.339%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 8.799 - 3.367 ) 
    Source Clock Delay      (SCD):    6.887ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.562ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.787     6.887    pixel_processor/output_reformatter/CLK
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.966 r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/Q
                         net (fo=1, routed)           0.561     7.527    pixel_processor/output_reformatter/pixel_reg_x[67]
    SLICE_X3Y89          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.651 r  pixel_processor/output_reformatter/output_o[7]_i_8/O
                         net (fo=4, routed)           0.218     7.869    pixel_processor/output_reformatter/output_o[7]_i_8_n_0
    SLICE_X8Y89          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.904 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.258     8.162    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842     8.799    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/C
                         clock pessimism             -0.244     8.555    
                         clock uncertainty           -0.060     8.495    
    SLICE_X9Y89          FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.074     8.421    pixel_processor/output_reformatter/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.238ns (18.661%)  route 1.037ns (81.339%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 8.799 - 3.367 ) 
    Source Clock Delay      (SCD):    6.887ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.562ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.842ns (routing 1.098ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.787     6.887    pixel_processor/output_reformatter/CLK
    SLICE_X14Y89         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.966 r  pixel_processor/output_reformatter/pixel_reg_x_reg[67]/Q
                         net (fo=1, routed)           0.561     7.527    pixel_processor/output_reformatter/pixel_reg_x[67]
    SLICE_X3Y89          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.651 r  pixel_processor/output_reformatter/output_o[7]_i_8/O
                         net (fo=4, routed)           0.218     7.869    pixel_processor/output_reformatter/output_o[7]_i_8_n_0
    SLICE_X8Y89          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.904 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, routed)           0.258     8.162    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.842     8.799    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/C
                         clock pessimism             -0.244     8.555    
                         clock uncertainty           -0.060     8.495    
    SLICE_X9Y89          FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074     8.421    pixel_processor/output_reformatter/output_o_reg[2]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.086ns (40.820%)  route 0.125ns (59.180%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.870ns (routing 0.315ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.746ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.870     3.945    pixel_processor/output_reformatter/CLK
    SLICE_X7Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.985 f  pixel_processor/output_reformatter/pixel_reg_x_reg[19]/Q
                         net (fo=1, routed)           0.071     4.056    pixel_processor/output_reformatter/pixel_reg_x[19]
    SLICE_X7Y79          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     4.070 r  pixel_processor/output_reformatter/output_o[15]_i_8__0/O
                         net (fo=2, routed)           0.048     4.118    pixel_processor/output_reformatter/output_o[15]_i_8__0_n_0
    SLICE_X7Y79          LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.032     4.150 r  pixel_processor/output_reformatter/output_o[15]_i_2__0/O
                         net (fo=1, routed)           0.006     4.156    pixel_processor/output_reformatter/output_o[15]_i_2__0_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.313     3.162    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/C
                         clock pessimism              0.130     3.292    
    SLICE_X7Y79          FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.339    pixel_processor/output_reformatter/output_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.320%)  route 0.092ns (43.680%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.877ns (routing 0.315ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.746ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.877     3.952    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.990 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, routed)           0.028     4.018    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     4.058 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, routed)           0.056     4.114    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT5 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.040     4.154 r  pixel_processor/output_reformatter/output_o[23]_i_2/O
                         net (fo=1, routed)           0.008     4.162    pixel_processor/output_reformatter/output_o0[7]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.308     3.157    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/C
                         clock pessimism              0.130     3.287    
    SLICE_X9Y75          FDSE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.334    pixel_processor/output_reformatter/output_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.126ns (58.514%)  route 0.089ns (41.486%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.877ns (routing 0.315ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.746ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.877     3.952    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.990 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, routed)           0.028     4.018    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     4.058 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, routed)           0.055     4.113    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.048     4.161 r  pixel_processor/output_reformatter/output_o[21]_i_1/O
                         net (fo=1, routed)           0.006     4.167    pixel_processor/output_reformatter/output_o0[5]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.308     3.157    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/C
                         clock pessimism              0.130     3.287    
    SLICE_X9Y75          FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.334    pixel_processor/output_reformatter/output_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           4.167    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (53.030%)  route 0.105ns (46.971%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.877ns (routing 0.315ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.746ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.877     3.952    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.990 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, routed)           0.028     4.018    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     4.058 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, routed)           0.056     4.114    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     4.154 r  pixel_processor/output_reformatter/output_o[22]_i_1/O
                         net (fo=1, routed)           0.021     4.175    pixel_processor/output_reformatter/output_o0[6]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.308     3.157    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/C
                         clock pessimism              0.130     3.287    
    SLICE_X9Y75          FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.333    pixel_processor/output_reformatter/output_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.129ns (55.286%)  route 0.104ns (44.714%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.877ns (routing 0.315ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.746ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.877     3.952    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.990 r  pixel_processor/output_reformatter/pixel_reg_x_reg[56]/Q
                         net (fo=1, routed)           0.028     4.018    pixel_processor/output_reformatter/pixel_reg_x[56]
    SLICE_X9Y77          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     4.058 r  pixel_processor/output_reformatter/output_o[23]_i_5/O
                         net (fo=5, routed)           0.055     4.113    pixel_processor/output_reformatter/output_o[23]_i_5_n_0
    SLICE_X9Y75          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     4.164 r  pixel_processor/output_reformatter/output_o[20]_i_1/O
                         net (fo=1, routed)           0.021     4.185    pixel_processor/output_reformatter/output_o0[4]
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.308     3.157    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y75          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[20]/C
                         clock pessimism              0.130     3.287    
    SLICE_X9Y75          FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.333    pixel_processor/output_reformatter/output_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.121ns (44.702%)  route 0.150ns (55.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.870ns (routing 0.315ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.746ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.870     3.945    pixel_processor/output_reformatter/CLK
    SLICE_X8Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.985 r  pixel_processor/output_reformatter/pixel_reg_x_reg[48]/Q
                         net (fo=1, routed)           0.051     4.036    pixel_processor/output_reformatter/pixel_reg_x[48]
    SLICE_X9Y77          LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.040     4.076 r  pixel_processor/output_reformatter/output_o[15]_i_3/O
                         net (fo=3, routed)           0.082     4.158    pixel_processor/output_reformatter/output_o[15]_i_3_n_0
    SLICE_X7Y79          LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     4.199 r  pixel_processor/output_reformatter/output_o[14]_i_1/O
                         net (fo=1, routed)           0.017     4.216    pixel_processor/output_reformatter/output_o[14]_i_1_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.313     3.162    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[14]/C
                         clock pessimism              0.130     3.292    
    SLICE_X7Y79          FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.338    pixel_processor/output_reformatter/output_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.095ns (34.708%)  route 0.179ns (65.292%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.859ns (routing 0.315ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.746ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.859     3.935    pixel_processor/output_reformatter/CLK
    SLICE_X6Y87          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.974 r  pixel_processor/output_reformatter/pixel_reg_x_reg[38]/Q
                         net (fo=1, routed)           0.043     4.017    pixel_processor/output_reformatter/pixel_reg_x[38]
    SLICE_X6Y87          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     4.052 r  pixel_processor/output_reformatter/output_o[7]_i_7/O
                         net (fo=3, routed)           0.130     4.181    pixel_processor/output_reformatter/output_o[7]_i_7_n_0
    SLICE_X9Y89          LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     4.202 r  pixel_processor/output_reformatter/output_o[7]_i_2/O
                         net (fo=1, routed)           0.006     4.208    pixel_processor/output_reformatter/output_o[7]_i_2_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.298     3.147    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[7]/C
                         clock pessimism              0.130     3.277    
    SLICE_X9Y89          FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.324    pixel_processor/output_reformatter/output_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           4.208    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.113ns (40.987%)  route 0.163ns (59.013%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.870ns (routing 0.315ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.746ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.870     3.946    pixel_processor/output_reformatter/CLK
    SLICE_X8Y75          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.985 r  pixel_processor/output_reformatter/pixel_reg_x_reg[76]/Q
                         net (fo=1, routed)           0.075     4.060    pixel_processor/output_reformatter/pixel_reg_x[76]
    SLICE_X9Y77          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.035     4.095 r  pixel_processor/output_reformatter/output_o[15]_i_5/O
                         net (fo=5, routed)           0.082     4.176    pixel_processor/output_reformatter/output_o[15]_i_5_n_0
    SLICE_X7Y79          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     4.215 r  pixel_processor/output_reformatter/output_o[13]_i_1/O
                         net (fo=1, routed)           0.006     4.221    pixel_processor/output_reformatter/output_o[13]_i_1_n_0
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.309     3.158    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X7Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[13]/C
                         clock pessimism              0.130     3.288    
    SLICE_X7Y79          FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.335    pixel_processor/output_reformatter/output_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.221    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.109ns (38.696%)  route 0.173ns (61.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.876ns (routing 0.315ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.746ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.876     3.951    pixel_processor/output_reformatter/CLK
    SLICE_X9Y77          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.988 r  pixel_processor/output_reformatter/pixel_reg_x_reg[45]/Q
                         net (fo=1, routed)           0.055     4.043    pixel_processor/output_reformatter/pixel_reg_x[45]
    SLICE_X9Y79          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     4.065 r  pixel_processor/output_reformatter/output_o[15]_i_6__0/O
                         net (fo=3, routed)           0.056     4.121    pixel_processor/output_reformatter/output_o[15]_i_6__0_n_0
    SLICE_X8Y79          LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     4.171 r  pixel_processor/output_reformatter/output_o[11]_i_1/O
                         net (fo=1, routed)           0.062     4.233    pixel_processor/output_reformatter/output_o[11]_i_1_n_0
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.313     3.162    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X8Y79          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/C
                         clock pessimism              0.130     3.292    
    SLICE_X8Y79          FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.338    pixel_processor/output_reformatter/output_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           4.233    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.106ns (37.248%)  route 0.179ns (62.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.864ns (routing 0.315ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.746ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     2.033    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.050 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937     2.987    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.076 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.864     3.940    pixel_processor/output_reformatter/CLK
    SLICE_X5Y89          FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.981 f  pixel_processor/output_reformatter/pixel_reg_x_reg[2]/Q
                         net (fo=1, routed)           0.068     4.049    pixel_processor/output_reformatter/pixel_reg_x[2]
    SLICE_X5Y89          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     4.063 r  pixel_processor/output_reformatter/output_o[4]_i_3/O
                         net (fo=6, routed)           0.102     4.164    pixel_processor/output_reformatter/output_o[4]_i_3_n_0
    SLICE_X9Y89          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     4.215 r  pixel_processor/output_reformatter/output_o[1]_i_1/O
                         net (fo=1, routed)           0.009     4.224    pixel_processor/output_reformatter/output_o[1]_i_1_n_0
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.830    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.849 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.300     3.149    pixel_processor/output_reformatter/pixel_clk_i
    SLICE_X9Y89          FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/C
                         clock pessimism              0.130     3.279    
    SLICE_X9Y89          FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.326    pixel_processor/output_reformatter/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.898    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  mutli_pixel_clk_x

Setup :           30  Failing Endpoints,  Worst Slack       -5.771ns,  Total Violation     -170.420ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.771ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.444ns  (logic 8.134ns (86.125%)  route 1.310ns (13.875%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 2212.847 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.017ns (routing 0.315ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.403  2218.195    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y8          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.017  2212.847    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.847    
                         clock uncertainty           -0.199  2212.648    
    RAMB36_X0Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.424    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.424    
                         arrival time                       -2218.195    
  -------------------------------------------------------------------
                         slack                                 -5.771    

Slack (VIOLATED) :        -5.760ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.339ns  (logic 8.134ns (87.096%)  route 1.205ns (12.904%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 2212.753 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.923ns (routing 0.315ns, distribution 0.608ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.298  2218.090    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.923  2212.753    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.753    
                         clock uncertainty           -0.199  2212.554    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.330    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.330    
                         arrival time                       -2218.089    
  -------------------------------------------------------------------
                         slack                                 -5.760    

Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.429ns  (logic 8.134ns (86.270%)  route 1.295ns (13.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 2212.844 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.014ns (routing 0.315ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.387  2218.179    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y7          RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.014  2212.844    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.844    
                         clock uncertainty           -0.199  2212.645    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.421    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.421    
                         arrival time                       -2218.179    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.757ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.315ns  (logic 8.134ns (87.325%)  route 1.181ns (12.675%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2212.731 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.901ns (routing 0.315ns, distribution 0.586ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.458  2218.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.901  2212.731    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.731    
                         clock uncertainty           -0.199  2212.532    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.308    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.308    
                         arrival time                       -2218.065    
  -------------------------------------------------------------------
                         slack                                 -5.757    

Slack (VIOLATED) :        -5.755ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.432ns  (logic 8.134ns (86.240%)  route 1.298ns (13.760%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 2212.850 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.020ns (routing 0.315ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.391  2218.182    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y14         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.020  2212.850    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.850    
                         clock uncertainty           -0.199  2212.651    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.427    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.427    
                         arrival time                       -2218.182    
  -------------------------------------------------------------------
                         slack                                 -5.755    

Slack (VIOLATED) :        -5.749ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.309ns  (logic 8.134ns (87.375%)  route 1.175ns (12.625%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2212.734 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.904ns (routing 0.315ns, distribution 0.589ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.452  2218.060    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y21         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.904  2212.734    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.734    
                         clock uncertainty           -0.199  2212.535    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.311    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.311    
                         arrival time                       -2218.060    
  -------------------------------------------------------------------
                         slack                                 -5.749    

Slack (VIOLATED) :        -5.743ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.422ns  (logic 8.134ns (86.330%)  route 1.288ns (13.670%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 2212.852 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.022ns (routing 0.315ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.565  2218.172    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y12         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.022  2212.852    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.852    
                         clock uncertainty           -0.199  2212.653    
    RAMB36_X1Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.429    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.429    
                         arrival time                       -2218.172    
  -------------------------------------------------------------------
                         slack                                 -5.743    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.354ns  (logic 8.134ns (86.955%)  route 1.220ns (13.045%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 2212.786 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 0.956ns (routing 0.315ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.807  2217.771    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021  2217.792 f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.313  2218.105    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y13         RAMB36E2                                     f  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         0.956  2212.786    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.786    
                         clock uncertainty           -0.199  2212.587    
    RAMB36_X0Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.363    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.363    
                         arrival time                       -2218.104    
  -------------------------------------------------------------------
                         slack                                 -5.742    

Slack (VIOLATED) :        -5.737ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.411ns  (logic 8.134ns (86.430%)  route 1.277ns (13.570%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 2212.848 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.018ns (routing 0.315ns, distribution 0.703ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.554  2218.161    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.018  2212.848    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.848    
                         clock uncertainty           -0.199  2212.649    
    RAMB36_X2Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.425    
                         arrival time                       -2218.161    
  -------------------------------------------------------------------
                         slack                                 -5.737    

Slack (VIOLATED) :        -5.736ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.414ns  (logic 8.134ns (86.406%)  route 1.280ns (13.594%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 2212.851 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.021ns (routing 0.315ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  2208.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.963 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.623  2217.586    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021  2217.607 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.557  2218.164    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y20         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  2208.833    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.137 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  2209.177    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.177 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144  2209.321    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2209.338 r  BUFG_inst/O
                         net (fo=605, routed)         1.070  2210.408    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230  2210.638 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149  2210.787    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  2210.804 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.937  2211.741    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2211.830 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.021  2212.851    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2212.851    
                         clock uncertainty           -0.199  2212.652    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.428    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.428    
                         arrival time                       -2218.164    
  -------------------------------------------------------------------
                         slack                                 -5.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 6.540ns (85.244%)  route 1.132ns (14.756%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.068ns (routing 0.562ns, distribution 1.506ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.675     7.272    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.294 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.378     7.672    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.068     7.168    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.168    
                         clock uncertainty            0.199     7.367    
    RAMB36_X0Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.378    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.378    
                         arrival time                           7.672    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 6.540ns (84.865%)  route 1.166ns (15.135%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.090ns (routing 0.562ns, distribution 1.528ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.675     7.272    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.294 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.412     7.706    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         2.090     7.190    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.190    
                         clock uncertainty            0.199     7.389    
    RAMB36_X1Y10         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.400    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.400    
                         arrival time                           7.706    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 6.540ns (89.382%)  route 0.777ns (10.618%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.621ns (routing 0.562ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.675     7.272    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.294 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.023     7.317    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_b
    SLICE_X3Y76          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.621     6.721    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X3Y76          FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.000     6.721    
                         clock uncertainty            0.199     6.920    
    SLICE_X3Y76          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.980    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.980    
                         arrival time                           7.317    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 6.540ns (88.388%)  route 0.859ns (11.612%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.735ns (routing 0.562ns, distribution 1.173ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.491     7.088    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     7.110 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.289     7.399    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.735     6.834    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.834    
                         clock uncertainty            0.199     7.033    
    RAMB36_X0Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.044    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.044    
                         arrival time                           7.399    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 6.540ns (90.033%)  route 0.724ns (9.967%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.543ns (routing 0.562ns, distribution 0.981ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.491     7.088    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     7.110 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.154     7.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_b
    SLICE_X1Y92          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.543     6.643    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
    SLICE_X1Y92          FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.000     6.643    
                         clock uncertainty            0.199     6.842    
    SLICE_X1Y92          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     6.904    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.904    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 6.540ns (86.345%)  route 1.034ns (13.655%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.901ns (routing 0.562ns, distribution 1.339ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.675     7.272    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.294 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.280     7.574    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.901     7.001    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y22         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     7.001    
                         clock uncertainty            0.199     7.200    
    RAMB18_X0Y22         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.211    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.211    
                         arrival time                           7.574    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 6.540ns (88.136%)  route 0.880ns (11.864%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.737ns (routing 0.562ns, distribution 1.175ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.675     7.272    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.294 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.126     7.420    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.737     6.837    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.837    
                         clock uncertainty            0.199     7.036    
    RAMB36_X0Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.047    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                           7.420    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 6.540ns (86.001%)  route 1.065ns (13.999%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        6.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.899ns (routing 0.562ns, distribution 1.337ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.675     7.272    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.294 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.311     7.605    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.899     6.999    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.999    
                         clock uncertainty            0.199     7.198    
    RAMB36_X0Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.209    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.209    
                         arrival time                           7.605    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 6.540ns (85.703%)  route 1.091ns (14.297%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.919ns (routing 0.562ns, distribution 1.357ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.675     7.272    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X3Y76          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     7.294 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.337     7.631    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.919     7.019    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.019    
                         clock uncertainty            0.199     7.218    
    RAMB36_X1Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.229    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.229    
                         arrival time                           7.631    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 6.540ns (85.669%)  route 1.094ns (14.331%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        7.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.921ns (routing 0.562ns, distribution 1.359ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.597 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.491     7.088    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
    SLICE_X0Y92          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     7.110 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, routed)          0.524     7.634    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.921     7.021    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     7.021    
                         clock uncertainty            0.199     7.220    
    RAMB36_X2Y17         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     7.231    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.231    
                         arrival time                           7.634    
  -------------------------------------------------------------------
                         slack                                  0.403    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  mutli_pixel_clk_x

Setup :           11  Failing Endpoints,  Worst Slack       -4.644ns,  Total Violation      -49.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.982ns  (logic 0.594ns (5.951%)  route 9.388ns (94.049%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 1676.670 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 1671.158 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.158ns (routing 0.193ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.512ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.158  1671.158    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1671.237 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/Q
                         net (fo=1, routed)           2.740  1673.977    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]
    SLICE_X69Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100  1674.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix/O
                         net (fo=1, routed)           2.673  1676.750    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1
    SLICE_X112Y60        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139  1676.889 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.803  1679.692    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1
    SLICE_X2Y143         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1679.830 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.402  1680.232    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y156         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1680.370 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.770  1681.140    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.369  1676.670    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                         clock pessimism              0.000  1676.670    
                         clock uncertainty           -0.199  1676.471    
    SLICE_X2Y98          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1676.496    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]
  -------------------------------------------------------------------
                         required time                       1676.496    
                         arrival time                       -1681.140    
  -------------------------------------------------------------------
                         slack                                 -4.644    

Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.908ns  (logic 0.455ns (4.592%)  route 9.453ns (95.408%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.647ns = ( 1676.681 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.174ns = ( 1671.174 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.174ns (routing 0.193ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.512ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.174  1671.174    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079  1671.253 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, routed)           2.961  1674.214    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
    SLICE_X71Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167  1674.381 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix/O
                         net (fo=1, routed)           2.467  1676.848    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1
    SLICE_X112Y58        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.918 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.812  1679.730    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066  1679.796 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.467  1680.263    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073  1680.336 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.746  1681.082    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.380  1676.681    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism              0.000  1676.681    
                         clock uncertainty           -0.199  1676.482    
    SLICE_X3Y101         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025  1676.507    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                       1676.507    
                         arrival time                       -1681.082    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.538ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.847ns  (logic 0.357ns (3.626%)  route 9.490ns (96.374%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        5.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.692ns = ( 1676.726 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 1671.158 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.158ns (routing 0.193ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.512ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.158  1671.158    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079  1671.237 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/Q
                         net (fo=16, routed)          2.869  1674.106    pixel_processor/output_reformatter/line_even_nodd_clk_i
    SLICE_X60Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1674.175 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix/O
                         net (fo=1, routed)           3.077  1677.252    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1
    SLICE_X112Y12        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139  1677.391 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           3.011  1680.402    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1
    SLICE_X1Y101         LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.070  1680.472 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.533  1681.005    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.425  1676.726    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/CLK
                         clock pessimism              0.000  1676.726    
                         clock uncertainty           -0.199  1676.527    
    SLICE_X1Y65          SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060  1676.467    pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4
  -------------------------------------------------------------------
                         required time                       1676.467    
                         arrival time                       -1681.005    
  -------------------------------------------------------------------
                         slack                                 -4.538    

Slack (VIOLATED) :        -4.529ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.854ns  (logic 0.524ns (5.318%)  route 9.330ns (94.682%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.174ns = ( 1671.174 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.174ns (routing 0.193ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.174  1671.174    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081  1671.255 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/Q
                         net (fo=1, routed)           2.905  1674.160    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]
    SLICE_X70Y239        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110  1674.270 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix/O
                         net (fo=1, routed)           2.516  1676.786    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135  1676.921 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.774  1679.695    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098  1679.793 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.416  1680.209    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y160         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100  1680.309 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.719  1681.028    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1681.028    
  -------------------------------------------------------------------
                         slack                                 -4.529    

Slack (VIOLATED) :        -4.525ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.850ns  (logic 0.480ns (4.873%)  route 9.370ns (95.127%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.174ns = ( 1671.174 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.174ns (routing 0.193ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.174  1671.174    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1671.253 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, routed)           2.662  1673.915    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
    SLICE_X71Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100  1674.015 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix/O
                         net (fo=1, routed)           2.582  1676.597    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1
    SLICE_X112Y59        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163  1676.760 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.861  1679.621    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.690 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.433  1680.123    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1680.192 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.832  1681.024    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1681.024    
  -------------------------------------------------------------------
                         slack                                 -4.525    

Slack (VIOLATED) :        -4.501ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.839ns  (logic 0.533ns (5.417%)  route 9.306ns (94.583%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 1676.670 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.158ns = ( 1671.158 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.158ns (routing 0.193ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.512ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.158  1671.158    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079  1671.237 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/Q
                         net (fo=1, routed)           2.839  1674.076    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]
    SLICE_X68Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1674.145 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix/O
                         net (fo=1, routed)           2.488  1676.633    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143  1676.776 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.810  1679.586    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1
    SLICE_X2Y145         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104  1679.690 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.393  1680.083    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y161         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1680.221 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.776  1680.997    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.369  1676.670    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                         clock pessimism              0.000  1676.670    
                         clock uncertainty           -0.199  1676.471    
    SLICE_X2Y98          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1676.496    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]
  -------------------------------------------------------------------
                         required time                       1676.496    
                         arrival time                       -1680.997    
  -------------------------------------------------------------------
                         slack                                 -4.501    

Slack (VIOLATED) :        -4.467ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.792ns  (logic 0.660ns (6.740%)  route 9.132ns (93.260%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.174ns = ( 1671.174 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.174ns (routing 0.193ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.174  1671.174    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079  1671.253 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, routed)           2.847  1674.100    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
    SLICE_X70Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141  1674.241 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix/O
                         net (fo=1, routed)           2.390  1676.631    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137  1676.768 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.756  1679.524    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165  1679.689 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.399  1680.088    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y163         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1680.226 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.740  1680.966    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1680.966    
  -------------------------------------------------------------------
                         slack                                 -4.467    

Slack (VIOLATED) :        -4.438ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.771ns  (logic 0.585ns (5.987%)  route 9.186ns (94.013%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.647ns = ( 1676.681 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.174ns = ( 1671.174 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.174ns (routing 0.193ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.512ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.174  1671.174    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079  1671.253 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, routed)           2.670  1673.923    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
    SLICE_X70Y239        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133  1674.056 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix/O
                         net (fo=1, routed)           2.386  1676.442    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.512 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.966  1679.478    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1679.616 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.411  1680.027    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y163         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165  1680.192 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.753  1680.945    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.380  1676.681    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism              0.000  1676.681    
                         clock uncertainty           -0.199  1676.482    
    SLICE_X3Y101         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025  1676.507    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                       1676.507    
                         arrival time                       -1680.945    
  -------------------------------------------------------------------
                         slack                                 -4.438    

Slack (VIOLATED) :        -4.430ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.752ns  (logic 0.456ns (4.676%)  route 9.296ns (95.324%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 1676.670 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.174ns = ( 1671.174 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.174ns (routing 0.193ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.512ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.174  1671.174    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080  1671.254 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/Q
                         net (fo=1, routed)           2.838  1674.092    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]
    SLICE_X70Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1674.161 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix/O
                         net (fo=1, routed)           2.443  1676.604    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100  1676.704 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.845  1679.549    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1
    SLICE_X2Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069  1679.618 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.390  1680.008    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y159         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138  1680.146 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.780  1680.926    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.369  1676.670    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                         clock pessimism              0.000  1676.670    
                         clock uncertainty           -0.199  1676.471    
    SLICE_X2Y98          FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025  1676.496    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]
  -------------------------------------------------------------------
                         required time                       1676.496    
                         arrival time                       -1680.926    
  -------------------------------------------------------------------
                         slack                                 -4.430    

Slack (VIOLATED) :        -4.373ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        9.698ns  (logic 0.457ns (4.712%)  route 9.241ns (95.288%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 1676.673 - 1670.034 ) 
    Source Clock Delay      (SCD):    1.174ns = ( 1671.174 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.174ns (routing 0.193ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.512ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.174  1671.174    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081  1671.255 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/Q
                         net (fo=1, routed)           2.659  1673.914    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]
    SLICE_X70Y239        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138  1674.052 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix/O
                         net (fo=1, routed)           2.525  1676.577    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1
    SLICE_X112Y63        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070  1676.647 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.858  1679.505    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068  1679.573 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.393  1679.966    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y159         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100  1680.066 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.806  1680.872    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=605, routed)         1.760  1672.750    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  1673.380 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  1673.600    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.624 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.545  1675.169    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1675.301 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.372  1676.673    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                         clock pessimism              0.000  1676.673    
                         clock uncertainty           -0.199  1676.474    
    SLICE_X3Y100         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025  1676.499    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]
  -------------------------------------------------------------------
                         required time                       1676.499    
                         arrival time                       -1680.872    
  -------------------------------------------------------------------
                         slack                                 -4.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 0.258ns (4.039%)  route 6.129ns (95.961%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.646ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.562ns, distribution 0.984ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.078 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/Q
                         net (fo=1, routed)           1.805     2.883    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]
    SLICE_X69Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.054     2.937 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix/O
                         net (fo=1, routed)           1.666     4.603    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1
    SLICE_X112Y65        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.637 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.848     6.485    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.078     6.563 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.301     6.864    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y160         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     6.896 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.509     7.405    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.546     6.646    pixel_processor/output_reformatter/CLK
    SLICE_X3Y99          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/C
                         clock pessimism              0.000     6.646    
                         clock uncertainty            0.199     6.845    
    SLICE_X3Y99          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.905    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.905    
                         arrival time                           7.405    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.340ns (5.283%)  route 6.096ns (94.717%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.562ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, routed)           1.786     2.863    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
    SLICE_X70Y239        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.078     2.941 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix/O
                         net (fo=1, routed)           1.606     4.547    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1
    SLICE_X112Y62        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.581 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.968     6.549    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     6.626 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.274     6.900    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y163         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.092     6.992 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.462     7.454    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.564     6.664    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism              0.000     6.664    
                         clock uncertainty            0.199     6.863    
    SLICE_X3Y101         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.923    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.923    
                         arrival time                           7.454    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 0.256ns (3.981%)  route 6.175ns (96.019%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.078 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/Q
                         net (fo=1, routed)           1.753     2.831    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]
    SLICE_X70Y239        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.077     2.908 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix/O
                         net (fo=1, routed)           1.725     4.633    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1
    SLICE_X112Y63        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.667 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.924     6.591    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1
    SLICE_X3Y145         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     6.623 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.261     6.884    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y159         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     6.937 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.512     7.449    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.906    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.906    
                         arrival time                           7.449    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.255ns (3.957%)  route 6.190ns (96.043%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.644ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.562ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/Q
                         net (fo=1, routed)           1.902     2.979    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]
    SLICE_X70Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     3.011 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix/O
                         net (fo=1, routed)           1.633     4.644    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.055     4.699 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.904     6.603    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1
    SLICE_X2Y145         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.635 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.261     6.896    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y159         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     6.973 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.490     7.463    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.544     6.644    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                         clock pessimism              0.000     6.644    
                         clock uncertainty            0.199     6.843    
    SLICE_X2Y98          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.905    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.905    
                         arrival time                           7.463    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.388ns (6.010%)  route 6.068ns (93.990%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.077 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, routed)           1.881     2.958    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
    SLICE_X70Y239        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.078     3.036 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix/O
                         net (fo=1, routed)           1.606     4.642    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.082     4.724 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.855     6.579    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.092     6.671 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.268     6.939    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y163         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     7.016 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.458     7.474    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.908    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.908    
                         arrival time                           7.474    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.303ns (4.686%)  route 6.163ns (95.314%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.644ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.010ns (routing 0.175ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.562ns, distribution 0.982ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.010     1.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.069 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/Q
                         net (fo=1, routed)           1.897     2.966    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]
    SLICE_X68Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.998 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix/O
                         net (fo=1, routed)           1.652     4.650    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.081     4.731 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.847     6.578    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1
    SLICE_X2Y145         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.054     6.632 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.282     6.914    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y161         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.077     6.991 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.485     7.476    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.544     6.644    pixel_processor/output_reformatter/CLK
    SLICE_X2Y98          FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                         clock pessimism              0.000     6.644    
                         clock uncertainty            0.199     6.843    
    SLICE_X2Y98          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     6.903    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.903    
                         arrival time                           7.476    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.270ns (4.173%)  route 6.200ns (95.827%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.076 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, routed)           1.768     2.844    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
    SLICE_X71Y239        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.055     2.899 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix/O
                         net (fo=1, routed)           1.691     4.590    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1
    SLICE_X112Y59        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.093     4.683 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.930     6.613    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.645 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.292     6.937    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     6.969 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.519     7.488    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     6.906    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.906    
                         arrival time                           7.488    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.251ns (3.843%)  route 6.280ns (96.157%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.562ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.076 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, routed)           2.003     3.079    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
    SLICE_X71Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.095     3.174 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix/O
                         net (fo=1, routed)           1.622     4.796    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1
    SLICE_X112Y58        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.830 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.870     6.700    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     6.732 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.316     7.048    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y162         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     7.080 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.469     7.549    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.564     6.664    pixel_processor/output_reformatter/CLK
    SLICE_X3Y101         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism              0.000     6.664    
                         clock uncertainty            0.199     6.863    
    SLICE_X3Y101         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.923    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.923    
                         arrival time                           7.549    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 0.311ns (4.752%)  route 6.234ns (95.248%))
  Logic Levels:           4  (LUT1=4)
  Clock Path Skew:        5.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.018ns (routing 0.175ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.562ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.018     1.018    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.078 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/Q
                         net (fo=1, routed)           1.932     3.010    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]
    SLICE_X70Y239        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.062     3.072 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix/O
                         net (fo=1, routed)           1.700     4.772    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1
    SLICE_X112Y61        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.083     4.855 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           1.867     6.722    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1
    SLICE_X3Y146         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.053     6.775 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.279     7.054    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y160         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.053     7.107 r  pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.456     7.563    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]_hold_fix_1_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.547     6.647    pixel_processor/output_reformatter/CLK
    SLICE_X3Y100         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/C
                         clock pessimism              0.000     6.647    
                         clock uncertainty            0.199     6.846    
    SLICE_X3Y100         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     6.908    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.908    
                         arrival time                           7.563    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.204ns (3.088%)  route 6.402ns (96.912%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        5.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.724ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.010ns (routing 0.175ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.562ns, distribution 1.063ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.010     1.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.068 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/Q
                         net (fo=16, routed)          1.938     3.006    pixel_processor/output_reformatter/line_even_nodd_clk_i
    SLICE_X60Y239        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     3.038 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix/O
                         net (fo=1, routed)           2.080     5.118    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1
    SLICE_X112Y12        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.079     5.197 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           2.034     7.231    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1
    SLICE_X1Y101         LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.035     7.266 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix/O
                         net (fo=1, routed)           0.350     7.616    pixel_processor/output_reformatter/line_even_nodd_clk_i_hold_fix_1_hold_fix_1_hold_fix_1
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.703     4.948    pixel_processor/pixel_clk_i
    BUFGCE_DIV_X0Y1      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     5.100 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
    X0Y1 (CLOCK_ROOT)    net (fo=194, routed)         1.625     6.724    pixel_processor/output_reformatter/CLK
    SLICE_X1Y65          SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/CLK
                         clock pessimism              0.000     6.724    
                         clock uncertainty            0.199     6.923    
    SLICE_X1Y65          SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     6.952    pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4
  -------------------------------------------------------------------
                         required time                         -6.952    
                         arrival time                           7.616    
  -------------------------------------------------------------------
                         slack                                  0.663    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.741ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.688ns (7.748%)  route 8.187ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.371     9.874    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X41Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X41Y14         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 32.741    

Slack (MET) :             32.741ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.688ns (7.748%)  route 8.187ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.371     9.874    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X40Y14         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 32.741    

Slack (MET) :             32.741ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.688ns (7.748%)  route 8.187ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.371     9.874    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X40Y14         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 32.741    

Slack (MET) :             32.741ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.688ns (7.748%)  route 8.187ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.371     9.874    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[3]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X40Y14         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 32.741    

Slack (MET) :             32.741ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.688ns (7.748%)  route 8.187ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.724ns = ( 42.761 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.371     9.874    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.138    42.761    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[4]/C
                         clock pessimism              0.000    42.761    
                         clock uncertainty           -0.080    42.681    
    SLICE_X40Y14         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    42.615    hdmi_controller/reset_power_on_i2c/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         42.615    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 32.741    

Slack (MET) :             32.744ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.688ns (7.749%)  route 8.186ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns = ( 42.763 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.140ns (routing 1.385ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.370     9.873    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.140    42.763    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[5]/C
                         clock pessimism              0.000    42.763    
                         clock uncertainty           -0.080    42.683    
    SLICE_X40Y14         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    42.617    hdmi_controller/reset_power_on_i2c/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         42.617    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 32.744    

Slack (MET) :             32.744ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.688ns (7.749%)  route 8.186ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns = ( 42.763 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.140ns (routing 1.385ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.370     9.873    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.140    42.763    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/C
                         clock pessimism              0.000    42.763    
                         clock uncertainty           -0.080    42.683    
    SLICE_X40Y14         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    42.617    hdmi_controller/reset_power_on_i2c/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         42.617    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 32.744    

Slack (MET) :             32.744ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.688ns (7.749%)  route 8.186ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns = ( 42.763 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.140ns (routing 1.385ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.370     9.873    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.140    42.763    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[7]/C
                         clock pessimism              0.000    42.763    
                         clock uncertainty           -0.080    42.683    
    SLICE_X40Y14         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    42.617    hdmi_controller/reset_power_on_i2c/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         42.617    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 32.744    

Slack (MET) :             32.744ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.688ns (7.749%)  route 8.186ns (92.252%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns = ( 42.763 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.140ns (routing 1.385ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.370     9.873    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y14         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.140    42.763    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y14         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[8]/C
                         clock pessimism              0.000    42.763    
                         clock uncertainty           -0.080    42.683    
    SLICE_X40Y14         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    42.617    hdmi_controller/reset_power_on_i2c/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         42.617    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 32.744    

Slack (MET) :             32.841ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 0.688ns (7.841%)  route 8.081ns (92.159%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 42.755 - 37.037 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.132ns (routing 1.385ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         2.266     9.769    hdmi_controller/reset_power_on_i2c/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X40Y16         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=605, routed)         1.760    39.754    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    40.384 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    40.600    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.624 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         2.132    42.755    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X40Y16         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[17]/C
                         clock pessimism              0.000    42.755    
                         clock uncertainty           -0.080    42.676    
    SLICE_X40Y16         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.610    hdmi_controller/reset_power_on_i2c/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         42.610    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                 32.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.714%)  route 0.133ns (77.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.133     3.534    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.474     3.319    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.053     3.372    
    SLICE_X40Y10         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     3.352    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.714%)  route 0.133ns (77.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.133     3.534    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.474     3.319    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.053     3.372    
    SLICE_X40Y10         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.352    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.714%)  route 0.133ns (77.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.133     3.534    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y10         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.474     3.319    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y10         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism              0.053     3.372    
    SLICE_X40Y10         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.352    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[4]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.956%)  route 0.167ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.926ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.167     3.568    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.492     3.336    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[4]/C
                         clock pessimism              0.053     3.390    
    SLICE_X40Y9          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.370    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[5]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.956%)  route 0.167ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.926ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.167     3.568    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.492     3.336    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[5]/C
                         clock pessimism              0.053     3.390    
    SLICE_X40Y9          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.370    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.956%)  route 0.167ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.926ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.167     3.568    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.492     3.336    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]/C
                         clock pessimism              0.053     3.390    
    SLICE_X40Y9          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     3.370    hdmi_controller/i2c_config/i2c_master_top_m0/txr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.956%)  route 0.167ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.926ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.167     3.568    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.492     3.336    hdmi_controller/i2c_config/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[1]/C
                         clock pessimism              0.053     3.390    
    SLICE_X40Y9          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.370    hdmi_controller/i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[2]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.956%)  route 0.167ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.926ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.167     3.568    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.488     3.332    hdmi_controller/i2c_config/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[2]/C
                         clock pessimism              0.053     3.386    
    SLICE_X40Y9          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.366    hdmi_controller/i2c_config/lut_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/lut_index_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.956%)  route 0.167ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.926ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.167     3.568    hdmi_controller/i2c_config/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi_controller/i2c_config/lut_index_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.488     3.332    hdmi_controller/i2c_config/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi_controller/i2c_config/lut_index_reg[3]/C
                         clock pessimism              0.053     3.386    
    SLICE_X40Y9          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     3.366    hdmi_controller/i2c_config/lut_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.039ns (19.252%)  route 0.164ns (80.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=605, routed)         1.070     1.654    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.884 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     2.030    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.047 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.316     3.363    hdmi_controller/reset_power_on_i2c/clk_27m
    SLICE_X41Y15         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.402 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.164     3.565    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y8          FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=605, routed)         1.196     1.955    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.660 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.826    sys_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.845 r  sys_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=134, routed)         1.483     3.328    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y8          FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.053     3.381    
    SLICE_X41Y8          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.361    hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation       -0.288ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_active_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.688ns (8.880%)  route 7.055ns (91.120%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 8.803 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.846ns (routing 1.098ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.240     8.743    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y71         FDCE                                         f  hdmi_controller/color_bar_gen/v_active_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.846     8.803    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_active_reg/C
                         clock pessimism              0.000     8.803    
                         clock uncertainty           -0.060     8.743    
    SLICE_X14Y71         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.677    hdmi_controller/color_bar_gen/v_active_reg
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.688ns (8.881%)  route 7.054ns (91.119%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 8.805 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.848ns (routing 1.098ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.239     8.742    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y71         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.848     8.805    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[0]/C
                         clock pessimism              0.000     8.805    
                         clock uncertainty           -0.060     8.745    
    SLICE_X14Y71         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.679    hdmi_controller/color_bar_gen/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.688ns (8.881%)  route 7.054ns (91.119%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 8.805 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.848ns (routing 1.098ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.239     8.742    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y71         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.848     8.805    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y71         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[7]/C
                         clock pessimism              0.000     8.805    
                         clock uncertainty           -0.060     8.745    
    SLICE_X14Y71         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.679    hdmi_controller/color_bar_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.688ns (8.924%)  route 7.017ns (91.076%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 8.804 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.847ns (routing 1.098ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.201     8.704    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.847     8.804    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[5]/C
                         clock pessimism              0.000     8.804    
                         clock uncertainty           -0.060     8.744    
    SLICE_X14Y69         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.678    hdmi_controller/color_bar_gen/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 0.688ns (8.926%)  route 7.016ns (91.074%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 8.806 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.849ns (routing 1.098ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.200     8.703    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.849     8.806    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[2]/C
                         clock pessimism              0.000     8.806    
                         clock uncertainty           -0.060     8.746    
    SLICE_X14Y69         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.680    hdmi_controller/color_bar_gen/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 0.688ns (8.926%)  route 7.016ns (91.074%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 8.806 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.849ns (routing 1.098ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.200     8.703    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.849     8.806    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[3]/C
                         clock pessimism              0.000     8.806    
                         clock uncertainty           -0.060     8.746    
    SLICE_X14Y69         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     8.680    hdmi_controller/color_bar_gen/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 0.688ns (8.926%)  route 7.016ns (91.074%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 8.806 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.849ns (routing 1.098ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.200     8.703    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X14Y69         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.849     8.806    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X14Y69         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[4]/C
                         clock pessimism              0.000     8.806    
                         clock uncertainty           -0.060     8.746    
    SLICE_X14Y69         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.680    hdmi_controller/color_bar_gen/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 0.688ns (8.946%)  route 6.998ns (91.054%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 8.814 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.856ns (routing 1.098ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.182     8.685    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X16Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.856     8.814    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X16Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[3]/C
                         clock pessimism              0.000     8.814    
                         clock uncertainty           -0.060     8.754    
    SLICE_X16Y71         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.688    pixel_processor/video_timing_ctrl/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 0.688ns (8.964%)  route 6.983ns (91.036%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 8.810 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.852ns (routing 1.098ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.167     8.670    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X17Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.852     8.810    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
                         clock pessimism              0.000     8.810    
                         clock uncertainty           -0.060     8.750    
    SLICE_X17Y71         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.684    pixel_processor/video_timing_ctrl/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[10]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 0.688ns (8.965%)  route 6.982ns (91.035%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 8.812 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.854ns (routing 1.098ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.968     7.433    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     7.503 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         1.166     8.669    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X17Y71         FDCE                                         f  pixel_processor/video_timing_ctrl/v_pos_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=605, routed)         1.760     6.084    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.714 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.934    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.958 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         1.854     8.812    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X17Y71         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[10]/C
                         clock pessimism              0.000     8.812    
                         clock uncertainty           -0.060     8.752    
    SLICE_X17Y71         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.686    pixel_processor/video_timing_ctrl/v_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  0.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.354ns (7.373%)  route 4.442ns (92.627%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.101ns (routing 1.210ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.548     5.796    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y72         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.101     5.346    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y72         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[0]/C
                         clock pessimism              0.000     5.346    
    SLICE_X11Y72         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     5.314    hdmi_controller/color_bar_gen/active_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.314    
                         arrival time                           5.796    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.354ns (7.414%)  route 4.416ns (92.586%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.522     5.769    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y73         FDCE                                         f  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                         clock pessimism              0.000     5.319    
    SLICE_X11Y73         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     5.287    hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.287    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.354ns (7.414%)  route 4.416ns (92.586%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.074ns (routing 1.210ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.522     5.769    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y73         FDCE                                         f  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.074     5.319    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y73         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                         clock pessimism              0.000     5.319    
    SLICE_X11Y73         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.032     5.287    hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.287    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.354ns (7.373%)  route 4.442ns (92.627%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.096ns (routing 1.210ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.548     5.796    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y72         FDCE                                         f  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.096     5.341    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y72         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
                         clock pessimism              0.000     5.341    
    SLICE_X11Y72         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     5.309    hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.309    
                         arrival time                           5.796    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.354ns (7.359%)  route 4.451ns (92.641%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.101ns (routing 1.210ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.557     5.805    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X10Y72         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.101     5.346    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X10Y72         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[0]/C
                         clock pessimism              0.000     5.346    
    SLICE_X10Y72         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     5.314    hdmi_controller/color_bar_gen/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.314    
                         arrival time                           5.805    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.354ns (7.389%)  route 4.432ns (92.611%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.078ns (routing 1.210ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.538     5.785    pixel_processor/video_timing_ctrl/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X13Y67         FDCE                                         f  pixel_processor/video_timing_ctrl/h_pos_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.078     5.323    pixel_processor/video_timing_ctrl/pixel_clk_i
    SLICE_X13Y67         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[7]/C
                         clock pessimism              0.000     5.323    
    SLICE_X13Y67         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.032     5.291    pixel_processor/video_timing_ctrl/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.291    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[13]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.354ns (7.329%)  route 4.471ns (92.671%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.091ns (routing 1.210ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.577     5.824    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y71         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.091     5.336    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[13]/C
                         clock pessimism              0.000     5.336    
    SLICE_X11Y71         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     5.304    hdmi_controller/color_bar_gen/active_x_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.304    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[14]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.354ns (7.329%)  route 4.471ns (92.671%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.091ns (routing 1.210ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.577     5.824    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y71         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.091     5.336    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[14]/C
                         clock pessimism              0.000     5.336    
    SLICE_X11Y71         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     5.304    hdmi_controller/color_bar_gen/active_x_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.304    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[15]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.354ns (7.329%)  route 4.471ns (92.671%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.091ns (routing 1.210ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.577     5.824    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X11Y71         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.091     5.336    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X11Y71         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[15]/C
                         clock pessimism              0.000     5.336    
    SLICE_X11Y71         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.032     5.304    hdmi_controller/color_bar_gen/active_x_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.304    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/v_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.354ns (7.339%)  route 4.464ns (92.661%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.082ns (routing 1.210ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.918     3.183    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     3.238 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           1.975     5.213    reset_i_IBUF_hold_fix_1
    SLICE_X9Y102         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     5.247 r  reset_i_IBUF_hold_fix_1_hold_fix/O
                         net (fo=110, routed)         0.570     5.818    hdmi_controller/color_bar_gen/reset_i_IBUF_hold_fix_1_hold_fix_1_alias
    SLICE_X13Y70         FDCE                                         f  hdmi_controller/color_bar_gen/v_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=605, routed)         1.954     3.093    sys_clk_gen/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.966 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.217    sys_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.245 r  sys_clk_gen/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=115, routed)         2.082     5.327    hdmi_controller/color_bar_gen/pixel_ref_clk
    SLICE_X13Y70         FDCE                                         r  hdmi_controller/color_bar_gen/v_cnt_reg[12]/C
                         clock pessimism              0.000     5.327    
    SLICE_X13Y70         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     5.295    hdmi_controller/color_bar_gen/v_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.295    
                         arrival time                           5.818    
  -------------------------------------------------------------------
                         slack                                  0.523    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  csi

Setup :            1  Failing Endpoint ,  Worst Slack       -0.219ns,  Total Violation       -0.219ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (csi rise@2.500ns - csi rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.515ns (22.144%)  route 1.809ns (77.856%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 3.221 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.809     3.324    mipi_subsystem/mipi_dphy/lopt
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.884 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     2.924    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.924 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.221    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     3.221    
                         clock uncertainty           -0.035     3.186    
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Recov_BUFGCE_DIV_I_CLR)
                                                     -0.081     3.105    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                 -0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.150ns (15.297%)  route 0.828ns (84.703%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.828     1.978    mipi_subsystem/mipi_dphy/lopt
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.385 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.435    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.617    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     0.617    
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Remov_BUFGCE_DIV_I_CLR)
                                                     -0.015     0.602    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  1.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.140ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.368ns (23.129%)  route 1.223ns (76.871%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 54.134 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.097ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.852    10.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.828    54.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.849    58.983    
                         clock uncertainty           -0.035    58.948    
    SLICE_X72Y103        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.882    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                 48.140    

Slack (MET) :             48.140ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.368ns (23.129%)  route 1.223ns (76.871%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 54.134 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.097ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.852    10.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.828    54.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.849    58.983    
                         clock uncertainty           -0.035    58.948    
    SLICE_X72Y103        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    58.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.882    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                 48.140    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    

Slack (MET) :             48.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.368ns (23.144%)  route 1.222ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 54.136 - 50.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    4.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 1.201ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.830ns (routing 1.097ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.685     6.985    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.138     9.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X96Y98         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.161     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X96Y101        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.137     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.851    10.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.817    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.830    54.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.849    58.985    
                         clock uncertainty           -0.035    58.950    
    SLICE_X72Y103        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.884    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 48.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.445ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    4.380ns
  Clock Net Delay (Source):      1.121ns (routing 0.649ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.719ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.121     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.113     3.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X64Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.269     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.380     3.065    
    SLICE_X64Y109        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.426%)  route 0.076ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.719ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.277     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.416     3.037    
    SLICE_X65Y108        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.426%)  route 0.076ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.719ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.277     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.416     3.037    
    SLICE_X65Y108        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.426%)  route 0.076ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.426%)  route 0.076ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.426%)  route 0.076ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.426%)  route 0.076ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.426%)  route 0.076ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.449ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Net Delay (Source):      1.134ns (routing 0.649ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.719ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.134     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X65Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.273     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X65Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -4.416     3.033    
    SLICE_X65Y108        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.608%)  route 0.113ns (74.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    4.380ns
  Clock Net Delay (Source):      1.131ns (routing 0.649ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.131     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.113     3.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.380     3.064    
    SLICE_X61Y112        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.608%)  route 0.113ns (74.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.444ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    4.380ns
  Clock Net Delay (Source):      1.131ns (routing 0.649ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.719ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.407     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.131     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.113     3.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.268     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.380     3.064    
    SLICE_X61Y112        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           27  Failing Endpoints,  Worst Slack       -7.197ns,  Total Violation     -194.103ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg2_reg/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/debayer_filter/data_valid_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/last_line_sync_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/last_line_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/last_line_sync_reg/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/last_line_sync_reg
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[10]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[10]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[10]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[2]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[2]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[2]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[4]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[4]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[4]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[7]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[7]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[7]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[8]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[8]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[8]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.197ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/write_address_reg[9]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.359ns  (logic 8.438ns (90.159%)  route 0.921ns (9.841%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.014ns = ( 11.014 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.175ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.821    18.109    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/output_reformatter/write_address_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.014    11.014    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/output_reformatter/write_address_reg[9]/C
                         clock pessimism              0.000    11.014    
                         clock uncertainty           -0.035    10.978    
    SLICE_X0Y91          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.912    pixel_processor/output_reformatter/write_address_reg[9]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -18.109    
  -------------------------------------------------------------------
                         slack                                 -7.197    

Slack (VIOLATED) :        -7.196ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.355ns  (logic 8.438ns (90.199%)  route 0.917ns (9.801%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 11.010 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.010ns (routing 0.175ns, distribution 0.835ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.817    18.105    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y90          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.010    11.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                         clock pessimism              0.000    11.010    
                         clock uncertainty           -0.035    10.975    
    SLICE_X0Y90          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    10.909    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                 -7.196    

Slack (VIOLATED) :        -7.196ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.355ns  (logic 8.438ns (90.199%)  route 0.917ns (9.801%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 11.010 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.010ns (routing 0.175ns, distribution 0.835ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     8.850    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438    17.288 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.817    18.105    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y90          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.010    11.010    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y90          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                         clock pessimism              0.000    11.010    
                         clock uncertainty           -0.035    10.975    
    SLICE_X0Y90          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    10.909    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                 -7.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.293%)  route 0.572ns (8.707%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.759ns (routing 0.122ns, distribution 0.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/output_reformatter/frame_sync_i
    SLICE_X0Y93          FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.759     0.759    pixel_processor/output_reformatter/byte_clk_i
    SLICE_X0Y93          FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                         clock pessimism              0.000     0.759    
                         clock uncertainty            0.035     0.795    
    SLICE_X0Y93          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.775    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.045ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.287%)  route 0.572ns (8.713%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.757ns (routing 0.122ns, distribution 0.635ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.757     0.757    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg_reg/C
                         clock pessimism              0.000     0.757    
                         clock uncertainty            0.035     0.793    
    SLICE_X0Y91          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.773    pixel_processor/debayer_filter/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/output_valid_o_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        6.567ns  (logic 5.995ns (91.287%)  route 0.572ns (8.713%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.757ns (routing 0.122ns, distribution 0.635ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     1.329    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     7.324 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=71, routed)          0.493     7.817    pixel_processor/debayer_filter/frame_sync_i
    SLICE_X0Y91          FDCE                                         f  pixel_processor/debayer_filter/output_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.757     0.757    pixel_processor/debayer_filter/byte_clk_i
    SLICE_X0Y91          FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
                         clock pessimism              0.000     0.757    
                         clock uncertainty            0.035     0.793    
    SLICE_X0Y91          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.773    pixel_processor/debayer_filter/output_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           7.817    
  -------------------------------------------------------------------
                         slack                                  7.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.564ns (23.752%)  route 1.809ns (76.248%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.650     3.165    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.214 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     3.373    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.564ns (23.752%)  route 1.809ns (76.248%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.650     3.165    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.214 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     3.373    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.172ns (17.583%)  route 0.804ns (82.417%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.740     1.890    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.912 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.976    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000     0.781    
    SLICE_X13Y107        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.761    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.172ns (17.583%)  route 0.804ns (82.417%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.740     1.890    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.912 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.976    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000     0.781    
    SLICE_X13Y107        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.761    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  1.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.521ns  (logic 0.202ns (38.735%)  route 0.319ns (61.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 8.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.936ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.082     8.221    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y108        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.300 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.160     8.460    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     8.583 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     8.742    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.521ns  (logic 0.202ns (38.735%)  route 0.319ns (61.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 11.059 - 10.000 ) 
    Source Clock Delay      (SCD):    3.221ns = ( 8.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.936ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.175ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.082     8.221    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y108        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.300 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.160     8.460    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[3]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     8.583 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.159     8.742    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        1.059    11.059    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000    11.059    
                         clock uncertainty           -0.035    11.024    
    SLICE_X13Y107        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    10.958    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.525%)  route 0.095ns (54.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y107        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.771 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.031     1.801    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.841 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.905    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.035     0.816    
    SLICE_X13Y107        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.796    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.525%)  route 0.095ns (54.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.122ns, distribution 0.659ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
    SLICE_X13Y107        FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.771 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.031     1.801    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[5]
    SLICE_X13Y107        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.841 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.905    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
    SLICE_X13Y107        FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1373, routed)        0.781     0.781    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
    SLICE_X13Y107        FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.035     0.816    
    SLICE_X13Y107        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.796    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            3  Failing Endpoints,  Worst Slack       -0.437ns,  Total Violation       -1.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.437ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.654ns (9.569%)  route 6.176ns (90.431%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 7.846 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.852ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.053     6.517    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.553 f  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           1.277     7.830    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.889     7.846    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
                         clock pessimism              0.000     7.846    
                         clock uncertainty           -0.035     7.810    
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.417     7.393    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                 -0.437    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 0.654ns (9.646%)  route 6.122ns (90.354%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.884ns (routing 0.852ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.053     6.517    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.553 f  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           1.222     7.775    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.884     7.841    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0/REFCLK
                         clock pessimism              0.000     7.841    
                         clock uncertainty           -0.035     7.805    
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.438     7.367    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0
  -------------------------------------------------------------------
                         required time                          7.367    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.654ns (9.882%)  route 5.960ns (90.118%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT1=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 7.851 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.894ns (routing 0.852ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           2.847     4.361    reset_i_IBUF
    SLICE_X89Y239        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.464 r  reset_i_IBUF_hold_fix/O
                         net (fo=3, routed)           2.053     6.517    reset_i_IBUF_hold_fix_1
    SLICE_X39Y101        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.553 f  reset_n_x_inferred_i_1/O
                         net (fo=8, routed)           1.060     7.613    mipi_subsystem/mipi_dphy/reset_n_i
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.894     7.851    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1/REFCLK
                         clock pessimism              0.000     7.851    
                         clock uncertainty           -0.035     7.815    
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.417     7.398    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl_REPLICATED_0_1
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.079ns (10.086%)  route 0.704ns (89.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 7.830 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.852ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.704     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.873     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.328     8.158    
                         clock uncertainty           -0.035     8.123    
    SLICE_X68Y108        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.079ns (10.086%)  route 0.704ns (89.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 7.830 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.852ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.704     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.873     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.328     8.158    
                         clock uncertainty           -0.035     8.123    
    SLICE_X68Y108        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     8.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.079ns (10.099%)  route 0.703ns (89.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 7.832 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.852ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.703     4.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y108        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.875     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.328     8.160    
                         clock uncertainty           -0.035     8.125    
    SLICE_X68Y108        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     8.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.079ns (11.042%)  route 0.636ns (88.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.636     3.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.328     8.168    
                         clock uncertainty           -0.035     8.132    
    SLICE_X67Y109        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.079ns (11.042%)  route 0.636ns (88.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 7.839 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.852ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.636     3.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.883     7.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.328     8.168    
                         clock uncertainty           -0.035     8.132    
    SLICE_X67Y109        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.066     8.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.079ns (11.088%)  route 0.633ns (88.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 7.838 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.852ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.633     3.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.882     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.328     8.167    
                         clock uncertainty           -0.035     8.131    
    SLICE_X67Y109        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     8.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.940    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.079ns (11.088%)  route 0.633ns (88.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 7.838 - 5.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.936ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.852ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         2.089     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X70Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.633     3.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X67Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.882     7.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X67Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.328     8.167    
                         clock uncertainty           -0.035     8.131    
    SLICE_X67Y109        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     8.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.940    
  -------------------------------------------------------------------
                         slack                                  4.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.085%)  route 0.108ns (72.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.085%)  route 0.108ns (72.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.085%)  route 0.108ns (72.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.085%)  route 0.108ns (72.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.148ns (routing 0.513ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.573ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.148     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.296     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.276     1.779    
    SLICE_X61Y112        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.040ns (23.669%)  route 0.129ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.150ns (routing 0.513ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.573ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.150     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.129     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X63Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.306     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.276     1.789    
    SLICE_X63Y113        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.622%)  route 0.102ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.573ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.311     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.307     1.763    
    SLICE_X66Y109        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.819%)  route 0.101ns (72.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.155ns (routing 0.513ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.573ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.155     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X66Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    sys_clk_ibuf_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=605, routed)         1.309     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.307     1.761    
    SLICE_X66Y109        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.138    





