// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "07/15/2025 13:08:06"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP_System (
	HEX0,
	clock_50,
	KEY0,
	SW,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
output 	[6:0] HEX0;
input 	clock_50;
input 	KEY0;
input 	[9:0] SW;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY0	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock_50~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY0~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst|state.init~feeder_combout ;
wire \inst|state.init~q ;
wire \inst|state.ex_in2~DUPLICATE_q ;
wire \inst|Selector28~0_combout ;
wire \inst|io_drive_en~q ;
wire \inst|Selector139~0_combout ;
wire \inst|IO_READ~q ;
wire \inst|state~47_combout ;
wire \inst|state.ex_return~q ;
wire \inst|state~53_combout ;
wire \inst|state.ex_call~q ;
wire \inst|PC_stack[0][0]~0_combout ;
wire \inst|PC_stack[9][1]~DUPLICATE_q ;
wire \inst|PC_stack[10][0]~1_combout ;
wire \inst|PC_stack[10][1]~q ;
wire \inst|PC_stack[9][1]~feeder_combout ;
wire \inst|PC_stack[9][1]~q ;
wire \inst|PC_stack[8][1]~feeder_combout ;
wire \inst|PC_stack[8][1]~q ;
wire \inst|PC_stack[7][1]~feeder_combout ;
wire \inst|PC_stack[7][1]~q ;
wire \inst|PC_stack[6][1]~feeder_combout ;
wire \inst|PC_stack[6][1]~q ;
wire \inst|PC_stack[5][1]~feeder_combout ;
wire \inst|PC_stack[5][1]~q ;
wire \inst|PC_stack[4][1]~feeder_combout ;
wire \inst|PC_stack[4][1]~q ;
wire \inst|PC_stack[3][1]~feeder_combout ;
wire \inst|PC_stack[3][1]~q ;
wire \inst|PC_stack[2][1]~feeder_combout ;
wire \inst|PC_stack[2][1]~q ;
wire \inst|PC_stack[1][1]~feeder_combout ;
wire \inst|PC_stack[1][1]~q ;
wire \inst|PC_stack[0][1]~feeder_combout ;
wire \inst|PC_stack[0][1]~q ;
wire \inst|Add0~1_sumout ;
wire \inst|PC_stack[10][0]~q ;
wire \inst|PC_stack[9][0]~feeder_combout ;
wire \inst|PC_stack[9][0]~q ;
wire \inst|PC_stack[8][0]~feeder_combout ;
wire \inst|PC_stack[8][0]~q ;
wire \inst|PC_stack[7][0]~feeder_combout ;
wire \inst|PC_stack[7][0]~q ;
wire \inst|PC_stack[6][0]~feeder_combout ;
wire \inst|PC_stack[6][0]~q ;
wire \inst|PC_stack[5][0]~feeder_combout ;
wire \inst|PC_stack[5][0]~q ;
wire \inst|PC_stack[4][0]~feeder_combout ;
wire \inst|PC_stack[4][0]~q ;
wire \inst|PC_stack[3][0]~feeder_combout ;
wire \inst|PC_stack[3][0]~q ;
wire \inst|PC_stack[2][0]~feeder_combout ;
wire \inst|PC_stack[2][0]~q ;
wire \inst|PC_stack[1][0]~feeder_combout ;
wire \inst|PC_stack[1][0]~q ;
wire \inst|PC_stack[0][0]~feeder_combout ;
wire \inst|PC_stack[0][0]~q ;
wire \inst|Selector11~0_combout ;
wire \inst|PC_stack[10][2]~q ;
wire \inst|PC_stack[9][2]~feeder_combout ;
wire \inst|PC_stack[9][2]~q ;
wire \inst|PC_stack[8][2]~feeder_combout ;
wire \inst|PC_stack[8][2]~q ;
wire \inst|PC_stack[7][2]~feeder_combout ;
wire \inst|PC_stack[7][2]~q ;
wire \inst|PC_stack[6][2]~feeder_combout ;
wire \inst|PC_stack[6][2]~q ;
wire \inst|PC_stack[5][2]~feeder_combout ;
wire \inst|PC_stack[5][2]~q ;
wire \inst|PC_stack[4][2]~feeder_combout ;
wire \inst|PC_stack[4][2]~q ;
wire \inst|PC_stack[3][2]~feeder_combout ;
wire \inst|PC_stack[3][2]~q ;
wire \inst|PC_stack[2][2]~feeder_combout ;
wire \inst|PC_stack[2][2]~q ;
wire \inst|PC_stack[1][2]~feeder_combout ;
wire \inst|PC_stack[1][2]~q ;
wire \inst|PC_stack[0][2]~feeder_combout ;
wire \inst|PC_stack[0][2]~q ;
wire \inst|Add0~6 ;
wire \inst|Add0~9_sumout ;
wire \inst|Selector9~0_combout ;
wire \inst|next_mem_addr[2]~2_combout ;
wire \inst|operand[3]~1_combout ;
wire \inst|Add0~10 ;
wire \inst|Add0~13_sumout ;
wire \inst|PC_stack[10][3]~q ;
wire \inst|PC_stack[9][3]~feeder_combout ;
wire \inst|PC_stack[9][3]~q ;
wire \inst|PC_stack[8][3]~feeder_combout ;
wire \inst|PC_stack[8][3]~q ;
wire \inst|PC_stack[7][3]~feeder_combout ;
wire \inst|PC_stack[7][3]~q ;
wire \inst|PC_stack[6][3]~feeder_combout ;
wire \inst|PC_stack[6][3]~q ;
wire \inst|PC_stack[5][3]~feeder_combout ;
wire \inst|PC_stack[5][3]~q ;
wire \inst|PC_stack[4][3]~feeder_combout ;
wire \inst|PC_stack[4][3]~q ;
wire \inst|PC_stack[3][3]~feeder_combout ;
wire \inst|PC_stack[3][3]~q ;
wire \inst|PC_stack[2][3]~feeder_combout ;
wire \inst|PC_stack[2][3]~q ;
wire \inst|PC_stack[1][3]~feeder_combout ;
wire \inst|PC_stack[1][3]~q ;
wire \inst|PC_stack[0][3]~feeder_combout ;
wire \inst|PC_stack[0][3]~q ;
wire \inst|Selector8~0_combout ;
wire \inst|Add0~14 ;
wire \inst|Add0~17_sumout ;
wire \inst|Add0~18 ;
wire \inst|Add0~21_sumout ;
wire \inst|PC_stack[10][5]~q ;
wire \inst|PC_stack[9][5]~feeder_combout ;
wire \inst|PC_stack[9][5]~q ;
wire \inst|PC_stack[8][5]~feeder_combout ;
wire \inst|PC_stack[8][5]~q ;
wire \inst|PC_stack[7][5]~feeder_combout ;
wire \inst|PC_stack[7][5]~q ;
wire \inst|PC_stack[6][5]~feeder_combout ;
wire \inst|PC_stack[6][5]~q ;
wire \inst|PC_stack[5][5]~feeder_combout ;
wire \inst|PC_stack[5][5]~q ;
wire \inst|PC_stack[4][5]~feeder_combout ;
wire \inst|PC_stack[3][5]~q ;
wire \inst|PC_stack[4][5]~q ;
wire \inst|PC_stack[3][5]~feeder_combout ;
wire \inst|PC_stack[3][5]~DUPLICATE_q ;
wire \inst|PC_stack[2][5]~feeder_combout ;
wire \inst|PC_stack[2][5]~q ;
wire \inst|PC_stack[1][5]~feeder_combout ;
wire \inst|PC_stack[0][5]~q ;
wire \inst|PC_stack[1][5]~q ;
wire \inst|PC_stack[0][5]~feeder_combout ;
wire \inst|PC_stack[0][5]~DUPLICATE_q ;
wire \inst|Selector6~0_combout ;
wire \inst|Add0~22 ;
wire \inst|Add0~25_sumout ;
wire \inst|Add0~26 ;
wire \inst|Add0~29_sumout ;
wire \inst|PC_stack[10][7]~feeder_combout ;
wire \inst|PC_stack[10][7]~q ;
wire \inst|PC_stack[9][7]~feeder_combout ;
wire \inst|PC_stack[9][7]~q ;
wire \inst|PC_stack[8][7]~feeder_combout ;
wire \inst|PC_stack[8][7]~q ;
wire \inst|PC_stack[7][7]~feeder_combout ;
wire \inst|PC_stack[7][7]~q ;
wire \inst|PC_stack[6][7]~feeder_combout ;
wire \inst|PC_stack[6][7]~q ;
wire \inst|PC_stack[5][7]~feeder_combout ;
wire \inst|PC_stack[5][7]~q ;
wire \inst|PC_stack[4][7]~feeder_combout ;
wire \inst|PC_stack[4][7]~q ;
wire \inst|PC_stack[3][7]~feeder_combout ;
wire \inst|PC_stack[3][7]~q ;
wire \inst|PC_stack[2][7]~feeder_combout ;
wire \inst|PC_stack[2][7]~q ;
wire \inst|PC_stack[1][7]~feeder_combout ;
wire \inst|PC_stack[1][7]~q ;
wire \inst|PC_stack[0][7]~feeder_combout ;
wire \inst|PC_stack[0][7]~q ;
wire \inst|state.decode~q ;
wire \inst|operand[7]~5_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Add0~30 ;
wire \inst|Add0~33_sumout ;
wire \inst|PC_stack[10][8]~q ;
wire \inst|PC_stack[9][8]~feeder_combout ;
wire \inst|PC_stack[9][8]~q ;
wire \inst|PC_stack[8][8]~feeder_combout ;
wire \inst|PC_stack[8][8]~q ;
wire \inst|PC_stack[7][8]~feeder_combout ;
wire \inst|PC_stack[7][8]~q ;
wire \inst|PC_stack[6][8]~feeder_combout ;
wire \inst|PC_stack[6][8]~q ;
wire \inst|PC_stack[5][8]~feeder_combout ;
wire \inst|PC_stack[5][8]~q ;
wire \inst|PC_stack[4][8]~feeder_combout ;
wire \inst|PC_stack[4][8]~q ;
wire \inst|PC_stack[3][8]~feeder_combout ;
wire \inst|PC_stack[3][8]~q ;
wire \inst|PC_stack[2][8]~feeder_combout ;
wire \inst|PC_stack[2][8]~q ;
wire \inst|PC_stack[1][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~q ;
wire \inst|PC_stack[1][8]~q ;
wire \inst|PC_stack[0][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~DUPLICATE_q ;
wire \inst|operand[8]~4_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Add0~34 ;
wire \inst|Add0~37_sumout ;
wire \inst|PC_stack[10][9]~q ;
wire \inst|PC_stack[9][9]~feeder_combout ;
wire \inst|PC_stack[9][9]~q ;
wire \inst|PC_stack[8][9]~feeder_combout ;
wire \inst|PC_stack[8][9]~q ;
wire \inst|PC_stack[7][9]~feeder_combout ;
wire \inst|PC_stack[7][9]~q ;
wire \inst|PC_stack[6][9]~feeder_combout ;
wire \inst|PC_stack[6][9]~q ;
wire \inst|PC_stack[5][9]~feeder_combout ;
wire \inst|PC_stack[5][9]~q ;
wire \inst|PC_stack[4][9]~feeder_combout ;
wire \inst|PC_stack[4][9]~q ;
wire \inst|PC_stack[3][9]~feeder_combout ;
wire \inst|PC_stack[3][9]~q ;
wire \inst|PC_stack[2][9]~feeder_combout ;
wire \inst|PC_stack[2][9]~q ;
wire \inst|PC_stack[1][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~q ;
wire \inst|PC_stack[1][9]~q ;
wire \inst|PC_stack[0][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~DUPLICATE_q ;
wire \inst|operand[9]~3_combout ;
wire \inst|Selector2~0_combout ;
wire \inst|Add0~38 ;
wire \inst|Add0~41_sumout ;
wire \inst|PC_stack[10][10]~q ;
wire \inst|PC_stack[9][10]~feeder_combout ;
wire \inst|PC_stack[9][10]~q ;
wire \inst|PC_stack[8][10]~feeder_combout ;
wire \inst|PC_stack[8][10]~q ;
wire \inst|PC_stack[7][10]~feeder_combout ;
wire \inst|PC_stack[7][10]~q ;
wire \inst|PC_stack[6][10]~feeder_combout ;
wire \inst|PC_stack[6][10]~q ;
wire \inst|PC_stack[5][10]~feeder_combout ;
wire \inst|PC_stack[5][10]~q ;
wire \inst|PC_stack[4][10]~feeder_combout ;
wire \inst|PC_stack[3][10]~DUPLICATE_q ;
wire \inst|PC_stack[4][10]~q ;
wire \inst|PC_stack[3][10]~feeder_combout ;
wire \inst|PC_stack[3][10]~q ;
wire \inst|PC_stack[2][10]~feeder_combout ;
wire \inst|PC_stack[2][10]~q ;
wire \inst|PC_stack[1][10]~feeder_combout ;
wire \inst|PC_stack[1][10]~q ;
wire \inst|PC_stack[0][10]~feeder_combout ;
wire \inst|PC_stack[0][10]~q ;
wire \SW[4]~input_o ;
wire \inst5|Add4~29_sumout ;
wire \inst5|Add4~46 ;
wire \inst5|Add4~5_sumout ;
wire \inst5|Add4~6 ;
wire \inst5|Add4~1_sumout ;
wire \inst5|Add4~2 ;
wire \inst5|Add4~73_sumout ;
wire \inst5|Add4~74 ;
wire \inst5|Add4~69_sumout ;
wire \inst5|Add4~70 ;
wire \inst5|Add4~65_sumout ;
wire \inst5|count_10Hz[17]~DUPLICATE_q ;
wire \inst5|Add4~66 ;
wire \inst5|Add4~61_sumout ;
wire \inst5|LessThan4~3_combout ;
wire \inst5|LessThan4~0_combout ;
wire \inst5|count_10Hz[7]~DUPLICATE_q ;
wire \inst5|count_10Hz[5]~DUPLICATE_q ;
wire \inst5|LessThan4~1_combout ;
wire \inst5|count_10Hz[13]~DUPLICATE_q ;
wire \inst5|LessThan4~4_combout ;
wire \inst5|Add4~30 ;
wire \inst5|Add4~41_sumout ;
wire \inst5|count_10Hz[1]~DUPLICATE_q ;
wire \inst5|Add4~42 ;
wire \inst5|Add4~33_sumout ;
wire \inst5|Add4~34 ;
wire \inst5|Add4~25_sumout ;
wire \inst5|count_10Hz[3]~DUPLICATE_q ;
wire \inst5|Add4~26 ;
wire \inst5|Add4~37_sumout ;
wire \inst5|Add4~38 ;
wire \inst5|Add4~17_sumout ;
wire \inst5|Add4~18 ;
wire \inst5|Add4~13_sumout ;
wire \inst5|Add4~14 ;
wire \inst5|Add4~21_sumout ;
wire \inst5|Add4~22 ;
wire \inst5|Add4~9_sumout ;
wire \inst5|count_10Hz[8]~DUPLICATE_q ;
wire \inst5|Add4~10 ;
wire \inst5|Add4~57_sumout ;
wire \inst5|Add4~58 ;
wire \inst5|Add4~53_sumout ;
wire \inst5|Add4~54 ;
wire \inst5|Add4~49_sumout ;
wire \inst5|Add4~50 ;
wire \inst5|Add4~45_sumout ;
wire \inst5|count_10Hz[11]~DUPLICATE_q ;
wire \inst5|LessThan4~2_combout ;
wire \inst5|clock_10Hz_int~0_combout ;
wire \inst5|clock_10Hz_int~q ;
wire \inst5|clock_10Hz~q ;
wire \inst4|IO_EN~0_combout ;
wire \inst|Selector12~0_combout ;
wire \inst9|inst3|Equal1~0_combout ;
wire \inst4|process_0~0_combout ;
wire \inst4|COUNT[0]~0_combout ;
wire \inst4|COUNT[0]~DUPLICATE_q ;
wire \inst4|Add0~41_sumout ;
wire \inst4|Add0~42 ;
wire \inst4|Add0~37_sumout ;
wire \inst4|COUNT[2]~DUPLICATE_q ;
wire \inst4|Add0~38 ;
wire \inst4|Add0~33_sumout ;
wire \inst4|Add0~34 ;
wire \inst4|Add0~29_sumout ;
wire \inst4|COUNT[4]~DUPLICATE_q ;
wire \inst|Selector23~0_combout ;
wire \inst4|COUNT[9]~DUPLICATE_q ;
wire \inst4|Add0~30 ;
wire \inst4|Add0~25_sumout ;
wire \inst4|COUNT[5]~DUPLICATE_q ;
wire \inst4|Add0~26 ;
wire \inst4|Add0~5_sumout ;
wire \inst4|Add0~6 ;
wire \inst4|Add0~53_sumout ;
wire \inst4|Add0~54 ;
wire \inst4|Add0~49_sumout ;
wire \inst4|Add0~50 ;
wire \inst4|Add0~45_sumout ;
wire \SW[9]~input_o ;
wire \inst|Selector18~0_combout ;
wire \SW[7]~input_o ;
wire \inst4|COUNT[7]~DUPLICATE_q ;
wire \IO_DATA[7]~17_combout ;
wire \inst|state~37_combout ;
wire \inst|state~43_combout ;
wire \inst|state.ex_sub~DUPLICATE_q ;
wire \inst|state~42_combout ;
wire \inst|state.ex_addi~q ;
wire \SW[6]~input_o ;
wire \inst4|COUNT[6]~DUPLICATE_q ;
wire \inst|Selector21~0_combout ;
wire \inst|state~33_combout ;
wire \inst|state.ex_shift~q ;
wire \inst|Selector13~0_combout ;
wire \inst|shifter|sbit[1][2]~9_combout ;
wire \inst|shifter|sbit[1][4]~8_combout ;
wire \inst|shifter|sbit[2][2]~16_combout ;
wire \inst|shifter|sbit[1][6]~5_combout ;
wire \inst|shifter|sbit[2][6]~15_combout ;
wire \inst|Selector25~2_combout ;
wire \SW[2]~input_o ;
wire \IO_DATA[2]~12_combout ;
wire \inst|Add3~46 ;
wire \inst|Add3~42 ;
wire \inst|Add3~37_sumout ;
wire \inst|state~35_combout ;
wire \inst|state~36_combout ;
wire \inst|state.ex_loadi~q ;
wire \inst|Selector25~3_combout ;
wire \inst|Add2~46 ;
wire \inst|Add2~47 ;
wire \inst|Add2~42 ;
wire \inst|Add2~43 ;
wire \inst|Add2~37_sumout ;
wire \inst|state~39_combout ;
wire \inst|state.ex_or~q ;
wire \inst|state~41_combout ;
wire \inst|state.ex_load~q ;
wire \inst|state~38_combout ;
wire \inst|state.ex_xor~q ;
wire \inst|state~40_combout ;
wire \inst|state.ex_and~q ;
wire \inst|Selector25~4_combout ;
wire \inst|Selector25~5_combout ;
wire \inst|Add1~46 ;
wire \inst|Add1~42 ;
wire \inst|Add1~37_sumout ;
wire \inst|Selector25~0_combout ;
wire \IO_DATA[12]~0_combout ;
wire \inst|Selector15~0_combout ;
wire \inst4|IO_EN~combout ;
wire \inst|Add1~50 ;
wire \inst|Add1~62 ;
wire \inst|Add1~22 ;
wire \inst|Add1~2 ;
wire \inst|Add1~10 ;
wire \inst|Add1~17_sumout ;
wire \inst|Add2~38 ;
wire \inst|Add2~39 ;
wire \inst|Add2~34 ;
wire \inst|Add2~35 ;
wire \inst|Add2~30 ;
wire \inst|Add2~31 ;
wire \inst|Add2~27 ;
wire \inst|Add2~7 ;
wire \inst|Add2~59 ;
wire \inst|Add2~55 ;
wire \inst|Add2~51 ;
wire \inst|Add2~62 ;
wire \inst|Add2~63 ;
wire \inst|Add2~22 ;
wire \inst|Add2~23 ;
wire \inst|Add2~3 ;
wire \inst|Add2~10 ;
wire \inst|Add2~11 ;
wire \inst|Add2~17_sumout ;
wire \inst|Add3~58 ;
wire \inst|Add3~54 ;
wire \inst|Add3~50 ;
wire \inst|Add3~62 ;
wire \inst|Add3~22 ;
wire \inst|Add3~2 ;
wire \inst|Add3~10 ;
wire \inst|Add3~17_sumout ;
wire \inst|Selector13~5_combout ;
wire \inst|Selector13~1_combout ;
wire \inst|shifter|sbit[3][14]~35_combout ;
wire \inst|Selector13~3_combout ;
wire \IO_DATA[14]~6_combout ;
wire \inst4|Add0~46 ;
wire \inst4|Add0~57_sumout ;
wire \inst4|Add0~58 ;
wire \inst4|Add0~21_sumout ;
wire \inst4|Add0~22 ;
wire \inst4|Add0~1_sumout ;
wire \inst4|Add0~2 ;
wire \inst4|Add0~9_sumout ;
wire \inst4|Add0~10 ;
wire \inst4|Add0~17_sumout ;
wire \inst|Selector13~4_combout ;
wire \inst|Selector13~6_combout ;
wire \inst|state.ex_sub~q ;
wire \inst|WideOr2~1_combout ;
wire \inst|WideOr2~0_combout ;
wire \inst|AC[15]~0_combout ;
wire \inst|Add1~18 ;
wire \inst|Add1~13_sumout ;
wire \inst|Add2~18 ;
wire \inst|Add2~19 ;
wire \inst|Add2~13_sumout ;
wire \inst|Selector12~8_combout ;
wire \inst|Add3~18 ;
wire \inst|Add3~13_sumout ;
wire \inst|Selector12~1_combout ;
wire \inst|shifter|sbit[2][3]~32_combout ;
wire \inst|shifter|sbit[2][3]~33_combout ;
wire \inst|shifter|sbit[1][3]~26_combout ;
wire \inst|shifter|sbit[2][3]~34_combout ;
wire \inst|shifter|sbit[1][9]~21_combout ;
wire \inst|shifter|sbit[1][7]~22_combout ;
wire \inst|shifter|sbit[1][5]~25_combout ;
wire \inst|shifter|sbit[2][7]~30_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|shifter|sbit[1][13]~18_combout ;
wire \inst|Selector12~3_combout ;
wire \inst|shifter|sbit[1][11]~19_combout ;
wire \inst|shifter|sbit[2][11]~31_combout ;
wire \inst|Selector12~4_combout ;
wire \inst|Selector12~6_combout ;
wire \IO_DATA[15]~5_combout ;
wire \inst|Selector12~5_combout ;
wire \inst4|Add0~18 ;
wire \inst4|Add0~13_sumout ;
wire \inst|Selector12~7_combout ;
wire \inst|Selector12~9_combout ;
wire \inst|Selector13~2_combout ;
wire \inst4|COUNT[12]~DUPLICATE_q ;
wire \inst|Selector15~1_combout ;
wire \inst|Add3~1_sumout ;
wire \inst|Add1~1_sumout ;
wire \inst|Add2~1_sumout ;
wire \inst|Selector15~2_combout ;
wire \inst|shifter|sbit[1][14]~1_combout ;
wire \inst|shifter|sbit[2][12]~3_combout ;
wire \inst|shifter|sbit[3][12]~7_combout ;
wire \inst|Selector15~3_combout ;
wire \inst|Add2~2 ;
wire \inst|Add2~9_sumout ;
wire \inst|Add3~9_sumout ;
wire \inst|Add1~9_sumout ;
wire \inst|Selector14~2_combout ;
wire \inst|Selector14~0_combout ;
wire \IO_DATA[13]~3_combout ;
wire \inst|Selector14~1_combout ;
wire \inst|shifter|sbit[1][1]~28_combout ;
wire \inst|shifter|sbit[2][9]~23_combout ;
wire \inst|shifter|sbit[2][5]~27_combout ;
wire \inst|shifter|sbit[3][5]~29_combout ;
wire \inst|shifter|sbit[2][13]~20_combout ;
wire \inst|shifter|sbit[3][13]~24_combout ;
wire \inst|Selector14~3_combout ;
wire \inst|shifter|sbit[1][12]~0_combout ;
wire \inst|shifter|sbit[2][14]~13_combout ;
wire \inst|Selector21~2_combout ;
wire \inst|Selector25~1_combout ;
wire \inst|Selector25~6_combout ;
wire \inst|Add1~38 ;
wire \inst|Add1~34 ;
wire \inst|Add1~30 ;
wire \inst|Add1~25_sumout ;
wire \inst|Selector22~1_combout ;
wire \inst|Selector22~4_combout ;
wire \inst|Selector22~3_combout ;
wire \inst|Add3~38 ;
wire \inst|Add3~34 ;
wire \inst|Add3~30 ;
wire \inst|Add3~25_sumout ;
wire \inst|Add2~25_sumout ;
wire \inst|Selector22~5_combout ;
wire \SW[5]~input_o ;
wire \inst|Selector22~0_combout ;
wire \inst|Selector22~2_combout ;
wire \inst|Selector22~6_combout ;
wire \inst|Add2~26 ;
wire \inst|Add2~6 ;
wire \inst|Add2~58 ;
wire \inst|Add2~54 ;
wire \inst|Add2~50 ;
wire \inst|Add2~61_sumout ;
wire \inst|Add3~61_sumout ;
wire \inst|Selector17~3_combout ;
wire \inst|Selector17~6_combout ;
wire \inst|Selector17~1_combout ;
wire \inst|Add1~61_sumout ;
wire \inst|Selector17~5_combout ;
wire \inst|Selector17~2_combout ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector17~4_combout ;
wire \inst|shifter|sbit[1][10]~2_combout ;
wire \inst|shifter|sbit[2][10]~14_combout ;
wire \inst|shifter|sbit[3][6]~17_combout ;
wire \inst|Selector21~4_combout ;
wire \inst|Add2~5_sumout ;
wire \inst|Selector21~5_combout ;
wire \inst|Add3~26 ;
wire \inst|Add3~5_sumout ;
wire \inst|Selector21~6_combout ;
wire \inst|Add1~26 ;
wire \inst|Add1~5_sumout ;
wire \inst|Selector21~1_combout ;
wire \inst|Selector21~3_combout ;
wire \inst|Selector21~7_combout ;
wire \inst|Add3~6 ;
wire \inst|Add3~57_sumout ;
wire \inst|Add2~57_sumout ;
wire \inst|Selector20~1_combout ;
wire \inst|Selector20~2_combout ;
wire \inst|Selector20~3_combout ;
wire \inst|Add1~6 ;
wire \inst|Add1~57_sumout ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector20~4_combout ;
wire \inst|Add1~58 ;
wire \inst|Add1~53_sumout ;
wire \inst|Selector19~1_combout ;
wire \inst|shifter|sbit[2][4]~10_combout ;
wire \inst|shifter|sbit[2][0]~11_combout ;
wire \inst|shifter|sbit[3][0]~42_combout ;
wire \inst|Selector19~2_combout ;
wire \inst|Add3~53_sumout ;
wire \inst|Selector19~4_combout ;
wire \inst|Selector19~3_combout ;
wire \inst|Add2~53_sumout ;
wire \inst|Selector19~5_combout ;
wire \inst|shifter|sbit[3][8]~41_combout ;
wire \SW[8]~input_o ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector19~6_combout ;
wire \inst|Add1~54 ;
wire \inst|Add1~49_sumout ;
wire \inst|Selector18~1_combout ;
wire \inst|shifter|sbit[3][1]~40_combout ;
wire \inst|Selector18~2_combout ;
wire \inst|Selector18~3_combout ;
wire \inst|Add2~49_sumout ;
wire \inst|Add3~49_sumout ;
wire \inst|Selector18~4_combout ;
wire \inst|Selector18~5_combout ;
wire \inst|Selector18~6_combout ;
wire \inst|shifter|sbit[1][8]~4_combout ;
wire \inst|shifter|sbit[2][8]~6_combout ;
wire \inst|shifter|sbit[3][4]~12_combout ;
wire \inst|Selector23~4_combout ;
wire \inst|Selector23~3_combout ;
wire \inst|Add2~29_sumout ;
wire \inst|Add3~29_sumout ;
wire \inst|Selector23~5_combout ;
wire \inst|Add1~29_sumout ;
wire \inst|Selector23~1_combout ;
wire \inst|Selector23~2_combout ;
wire \inst|Selector23~6_combout ;
wire \inst|operand[10]~2_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|next_mem_addr[10]~10_combout ;
wire \inst|next_mem_addr[9]~9_combout ;
wire \inst|next_mem_addr[8]~8_combout ;
wire \inst|next_mem_addr[7]~7_combout ;
wire \inst|operand[6]~6_combout ;
wire \inst|PC_stack[9][6]~q ;
wire \inst|PC_stack[10][6]~q ;
wire \inst|PC_stack[9][6]~feeder_combout ;
wire \inst|PC_stack[9][6]~DUPLICATE_q ;
wire \inst|PC_stack[8][6]~feeder_combout ;
wire \inst|PC_stack[8][6]~q ;
wire \inst|PC_stack[7][6]~feeder_combout ;
wire \inst|PC_stack[7][6]~q ;
wire \inst|PC_stack[6][6]~feeder_combout ;
wire \inst|PC_stack[6][6]~q ;
wire \inst|PC_stack[5][6]~feeder_combout ;
wire \inst|PC_stack[5][6]~q ;
wire \inst|PC_stack[4][6]~feeder_combout ;
wire \inst|PC_stack[4][6]~q ;
wire \inst|PC_stack[3][6]~feeder_combout ;
wire \inst|PC_stack[3][6]~q ;
wire \inst|PC_stack[2][6]~feeder_combout ;
wire \inst|PC_stack[2][6]~q ;
wire \inst|PC_stack[1][6]~feeder_combout ;
wire \inst|PC_stack[0][6]~DUPLICATE_q ;
wire \inst|PC_stack[1][6]~q ;
wire \inst|PC_stack[0][6]~feeder_combout ;
wire \inst|PC_stack[0][6]~q ;
wire \inst|Selector5~0_combout ;
wire \inst|next_mem_addr[6]~6_combout ;
wire \inst|operand[5]~7_combout ;
wire \inst|next_mem_addr[5]~5_combout ;
wire \inst|operand[4]~0_combout ;
wire \inst|PC_stack[9][4]~DUPLICATE_q ;
wire \inst|PC_stack[10][4]~feeder_combout ;
wire \inst|PC_stack[10][4]~q ;
wire \inst|PC_stack[9][4]~feeder_combout ;
wire \inst|PC_stack[9][4]~q ;
wire \inst|PC_stack[8][4]~feeder_combout ;
wire \inst|PC_stack[8][4]~q ;
wire \inst|PC_stack[7][4]~feeder_combout ;
wire \inst|PC_stack[7][4]~q ;
wire \inst|PC_stack[6][4]~feeder_combout ;
wire \inst|PC_stack[6][4]~q ;
wire \inst|PC_stack[5][4]~feeder_combout ;
wire \inst|PC_stack[5][4]~q ;
wire \inst|PC_stack[4][4]~feeder_combout ;
wire \inst|PC_stack[4][4]~q ;
wire \inst|PC_stack[3][4]~feeder_combout ;
wire \inst|PC_stack[3][4]~q ;
wire \inst|PC_stack[2][4]~feeder_combout ;
wire \inst|PC_stack[2][4]~q ;
wire \inst|PC_stack[1][4]~feeder_combout ;
wire \inst|PC_stack[1][4]~q ;
wire \inst|PC_stack[0][4]~feeder_combout ;
wire \inst|PC_stack[0][4]~q ;
wire \inst|Selector7~0_combout ;
wire \inst|next_mem_addr[4]~4_combout ;
wire \inst|state~34_combout ;
wire \inst|state~44_combout ;
wire \inst|state.ex_add~q ;
wire \inst|Add1~33_sumout ;
wire \inst|Selector24~0_combout ;
wire \SW[3]~input_o ;
wire \IO_DATA[3]~11_combout ;
wire \inst|Selector24~3_combout ;
wire \inst|Add3~33_sumout ;
wire \inst|Add2~33_sumout ;
wire \inst|Selector24~4_combout ;
wire \inst|Selector24~5_combout ;
wire \inst|state.ex_in2~q ;
wire \inst|Selector24~2_combout ;
wire \inst|shifter|sbit[3][11]~37_combout ;
wire \inst|shifter|sbit[3][11]~38_combout ;
wire \inst|shifter|sbit[3][14]~36_combout ;
wire \inst|Selector24~1_combout ;
wire \inst|Selector24~6_combout ;
wire \inst|next_mem_addr[3]~3_combout ;
wire \inst|state~48_combout ;
wire \inst|state.ex_jzero~q ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|state~51_combout ;
wire \inst|state.ex_jneg~q ;
wire \inst|state~50_combout ;
wire \inst|state.ex_jpos~q ;
wire \inst|Equal0~2_combout ;
wire \inst|PC[0]~1_combout ;
wire \inst|state~52_combout ;
wire \inst|state.ex_jump~q ;
wire \inst|state~49_combout ;
wire \inst|state.ex_jnz~q ;
wire \inst|WideOr1~0_combout ;
wire \inst|PC[0]~3_combout ;
wire \inst|PC[0]~0_combout ;
wire \inst|PC[0]~2_combout ;
wire \inst|Add0~2 ;
wire \inst|Add0~5_sumout ;
wire \inst|Selector10~0_combout ;
wire \inst|next_mem_addr[1]~1_combout ;
wire \inst|operand[2]~8_combout ;
wire \inst|shifter|sbit[3][9]~39_combout ;
wire \SW[1]~input_o ;
wire \inst|Selector26~0_combout ;
wire \inst|Add1~41_sumout ;
wire \inst|Selector26~1_combout ;
wire \inst|Selector26~3_combout ;
wire \inst|Add3~41_sumout ;
wire \inst|Add2~41_sumout ;
wire \inst|Selector26~4_combout ;
wire \inst|Selector26~5_combout ;
wire \inst|Selector26~2_combout ;
wire \inst|Selector26~6_combout ;
wire \inst|operand[1]~9_combout ;
wire \inst7|CHIP_SELECT~combout ;
wire \SW[0]~input_o ;
wire \inst|Selector27~0_combout ;
wire \inst|Selector27~2_combout ;
wire \inst|Add1~45_sumout ;
wire \inst|Add3~45_sumout ;
wire \inst|Selector27~3_combout ;
wire \inst|Add2~45_sumout ;
wire \inst|Selector27~4_combout ;
wire \inst|Selector27~5_combout ;
wire \inst|Selector27~1_combout ;
wire \inst|Selector27~6_combout ;
wire \inst|operand[0]~10_combout ;
wire \inst|next_mem_addr[0]~0_combout ;
wire \inst|Add2~21_sumout ;
wire \inst|Add3~21_sumout ;
wire \inst|Selector16~4_combout ;
wire \inst|Add1~21_sumout ;
wire \inst|Selector16~0_combout ;
wire \IO_DATA[11]~7_combout ;
wire \inst|Selector16~1_combout ;
wire \inst|Selector16~2_combout ;
wire \inst|Selector16~3_combout ;
wire \inst|Selector16~5_combout ;
wire \inst|state~45_combout ;
wire \inst|state.ex_in~q ;
wire \inst|WideOr4~combout ;
wire \inst|state.fetch~q ;
wire \inst|state.decode~DUPLICATE_q ;
wire \inst|state~32_combout ;
wire \inst|state~46_combout ;
wire \inst|state.ex_store~q ;
wire \inst|Selector0~0_combout ;
wire \inst|MW~q ;
wire \inst|state~30_combout ;
wire \inst|state~31_combout ;
wire \inst|state.ex_out~q ;
wire \inst|state.ex_out2~q ;
wire \inst|Selector140~0_combout ;
wire \inst|IO_WRITE~q ;
wire \inst9|inst3|Equal1~1_combout ;
wire \inst9|inst3|grp1_we_s~0_combout ;
wire \inst9|inst3|process_0~0_combout ;
wire \inst9|inst3|GRP1_WRITE~combout ;
wire \IO_DATA[12]~1_combout ;
wire \inst9|inst5~0_combout ;
wire \IO_DATA[11]~8_combout ;
wire \IO_DATA[13]~4_combout ;
wire \IO_DATA[6]~2_combout ;
wire \inst9|seg_val[34]~0_combout ;
wire \IO_DATA[5]~9_combout ;
wire \inst9|seg_val[33]~1_combout ;
wire \IO_DATA[4]~10_combout ;
wire \inst9|seg_val[32]~2_combout ;
wire \inst9|seg_val[31]~3_combout ;
wire \inst9|seg_val[30]~4_combout ;
wire \IO_DATA[1]~13_combout ;
wire \inst9|seg_val[29]~5_combout ;
wire \IO_DATA[0]~14_combout ;
wire \inst9|seg_val[28]~6_combout ;
wire \inst9|seg_val[41]~7_combout ;
wire \inst9|seg_val[40]~8_combout ;
wire \inst9|seg_val[39]~9_combout ;
wire \inst9|seg_val[38]~10_combout ;
wire \inst9|seg_val[37]~11_combout ;
wire \inst9|seg_val[36]~12_combout ;
wire \inst9|seg_val[35]~13_combout ;
wire \inst6|CHIP_SELECT~combout ;
wire \IO_DATA[9]~15_combout ;
wire \IO_DATA[8]~16_combout ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst6|EXT_WIRES ;
wire [10:0] \inst|PC ;
wire [15:0] \inst4|COUNT ;
wire [18:0] \inst5|count_10Hz ;
wire [6:0] \inst9|inst15|latched_seg ;
wire [6:0] \inst9|inst14|latched_seg ;
wire [15:0] \inst|AC ;
wire [15:0] \inst|IR ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|locked_wire ;
wire [0:0] \inst1|pll_main_inst|altera_pll_i|outclk_wire ;

wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(\inst9|inst14|latched_seg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\inst9|inst14|latched_seg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\inst9|inst14|latched_seg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\inst9|inst14|latched_seg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\inst9|inst14|latched_seg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\inst9|inst14|latched_seg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\inst9|inst14|latched_seg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(\inst9|inst15|latched_seg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(\inst9|inst15|latched_seg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(\inst9|inst15|latched_seg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\inst9|inst15|latched_seg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\inst9|inst15|latched_seg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\inst9|inst15|latched_seg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\inst9|inst15|latched_seg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(\inst6|EXT_WIRES [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\inst6|EXT_WIRES [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\inst6|EXT_WIRES [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(\inst6|EXT_WIRES [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(\inst6|EXT_WIRES [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(\inst6|EXT_WIRES [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(\inst6|EXT_WIRES [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\inst6|EXT_WIRES [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(\inst6|EXT_WIRES [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(\inst6|EXT_WIRES [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY0~input_o ),
	.pfden(gnd),
	.refclkin(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst1|pll_main_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 15;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 15;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "10.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
cyclonev_lcell_comb \inst|state.init~feeder (
// Equation(s):
// \inst|state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state.init~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state.init~feeder .extended_lut = "off";
defparam \inst|state.init~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \inst|state.init~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N26
dffeas \inst|state.init (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.init .is_wysiwyg = "true";
defparam \inst|state.init .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N46
dffeas \inst|state.ex_in2~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_in2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N15
cyclonev_lcell_comb \inst|Selector28~0 (
// Equation(s):
// \inst|Selector28~0_combout  = ( \inst|state~31_combout  & ( \inst|state.decode~DUPLICATE_q  ) ) # ( !\inst|state~31_combout  & ( \inst|state.decode~DUPLICATE_q  & ( \inst|io_drive_en~q  ) ) ) # ( \inst|state~31_combout  & ( !\inst|state.decode~DUPLICATE_q 
//  ) ) # ( !\inst|state~31_combout  & ( !\inst|state.decode~DUPLICATE_q  & ( (\inst|state.init~q  & (!\inst|state.fetch~q  & \inst|io_drive_en~q )) ) ) )

	.dataa(!\inst|state.init~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|io_drive_en~q ),
	.datad(gnd),
	.datae(!\inst|state~31_combout ),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector28~0 .extended_lut = "off";
defparam \inst|Selector28~0 .lut_mask = 64'h0404FFFF0F0FFFFF;
defparam \inst|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N47
dffeas \inst|io_drive_en (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_drive_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_drive_en .is_wysiwyg = "true";
defparam \inst|io_drive_en .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N57
cyclonev_lcell_comb \inst|Selector139~0 (
// Equation(s):
// \inst|Selector139~0_combout  = ( \inst|IO_READ~q  & ( (!\inst|state.ex_in2~DUPLICATE_q ) # (\inst|state.ex_in~q ) ) ) # ( !\inst|IO_READ~q  & ( \inst|state.ex_in~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_in~q ),
	.datad(!\inst|state.ex_in2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|IO_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector139~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector139~0 .extended_lut = "off";
defparam \inst|Selector139~0 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \inst|Selector139~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N59
dffeas \inst|IO_READ (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_READ .is_wysiwyg = "true";
defparam \inst|IO_READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N33
cyclonev_lcell_comb \inst|state~47 (
// Equation(s):
// \inst|state~47_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|state~30_combout ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|state~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~47 .extended_lut = "off";
defparam \inst|state~47 .lut_mask = 64'h0000000022222222;
defparam \inst|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N35
dffeas \inst|state.ex_return (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~47_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_return .is_wysiwyg = "true";
defparam \inst|state.ex_return .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N36
cyclonev_lcell_comb \inst|state~53 (
// Equation(s):
// \inst|state~53_combout  = ( \inst|state~30_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~53 .extended_lut = "off";
defparam \inst|state~53 .lut_mask = 64'h00000000A0A0A0A0;
defparam \inst|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N37
dffeas \inst|state.ex_call (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~53_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_call .is_wysiwyg = "true";
defparam \inst|state.ex_call .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N3
cyclonev_lcell_comb \inst|PC_stack[0][0]~0 (
// Equation(s):
// \inst|PC_stack[0][0]~0_combout  = (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((\inst|state.ex_return~q ) # (\inst|state.ex_call~q )))

	.dataa(!\inst|state.ex_call~q ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\inst|state.ex_return~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][0]~0 .extended_lut = "off";
defparam \inst|PC_stack[0][0]~0 .lut_mask = 64'h1133113311331133;
defparam \inst|PC_stack[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N34
dffeas \inst|PC_stack[9][1]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][1]~feeder_combout ),
	.asdata(\inst|PC_stack[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[9][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N0
cyclonev_lcell_comb \inst|PC_stack[10][0]~1 (
// Equation(s):
// \inst|PC_stack[10][0]~1_combout  = (\inst|state.ex_call~q  & \inst1|pll_main_inst|altera_pll_i|locked_wire [0])

	.dataa(!\inst|state.ex_call~q ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[10][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[10][0]~1 .extended_lut = "off";
defparam \inst|PC_stack[10][0]~1 .lut_mask = 64'h1111111111111111;
defparam \inst|PC_stack[10][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N23
dffeas \inst|PC_stack[10][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N33
cyclonev_lcell_comb \inst|PC_stack[9][1]~feeder (
// Equation(s):
// \inst|PC_stack[9][1]~feeder_combout  = \inst|PC_stack[10][1]~q 

	.dataa(!\inst|PC_stack[10][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N35
dffeas \inst|PC_stack[9][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][1]~feeder_combout ),
	.asdata(\inst|PC_stack[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N30
cyclonev_lcell_comb \inst|PC_stack[8][1]~feeder (
// Equation(s):
// \inst|PC_stack[8][1]~feeder_combout  = \inst|PC_stack[9][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N32
dffeas \inst|PC_stack[8][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][1]~feeder_combout ),
	.asdata(\inst|PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N9
cyclonev_lcell_comb \inst|PC_stack[7][1]~feeder (
// Equation(s):
// \inst|PC_stack[7][1]~feeder_combout  = \inst|PC_stack[8][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N11
dffeas \inst|PC_stack[7][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][1]~feeder_combout ),
	.asdata(\inst|PC_stack[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N6
cyclonev_lcell_comb \inst|PC_stack[6][1]~feeder (
// Equation(s):
// \inst|PC_stack[6][1]~feeder_combout  = \inst|PC_stack[7][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N8
dffeas \inst|PC_stack[6][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][1]~feeder_combout ),
	.asdata(\inst|PC_stack[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N39
cyclonev_lcell_comb \inst|PC_stack[5][1]~feeder (
// Equation(s):
// \inst|PC_stack[5][1]~feeder_combout  = \inst|PC_stack[6][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N41
dffeas \inst|PC_stack[5][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][1]~feeder_combout ),
	.asdata(\inst|PC_stack[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N36
cyclonev_lcell_comb \inst|PC_stack[4][1]~feeder (
// Equation(s):
// \inst|PC_stack[4][1]~feeder_combout  = \inst|PC_stack[5][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N38
dffeas \inst|PC_stack[4][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][1]~feeder_combout ),
	.asdata(\inst|PC_stack[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N12
cyclonev_lcell_comb \inst|PC_stack[3][1]~feeder (
// Equation(s):
// \inst|PC_stack[3][1]~feeder_combout  = \inst|PC_stack[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N14
dffeas \inst|PC_stack[3][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][1]~feeder_combout ),
	.asdata(\inst|PC_stack[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N15
cyclonev_lcell_comb \inst|PC_stack[2][1]~feeder (
// Equation(s):
// \inst|PC_stack[2][1]~feeder_combout  = \inst|PC_stack[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N16
dffeas \inst|PC_stack[2][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][1]~feeder_combout ),
	.asdata(\inst|PC_stack[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N3
cyclonev_lcell_comb \inst|PC_stack[1][1]~feeder (
// Equation(s):
// \inst|PC_stack[1][1]~feeder_combout  = \inst|PC_stack[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N5
dffeas \inst|PC_stack[1][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][1]~feeder_combout ),
	.asdata(\inst|PC_stack[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N0
cyclonev_lcell_comb \inst|PC_stack[0][1]~feeder (
// Equation(s):
// \inst|PC_stack[0][1]~feeder_combout  = \inst|PC_stack[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N1
dffeas \inst|PC_stack[0][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][1]~feeder_combout ),
	.asdata(\inst|PC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N0
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add0~2  = CARRY(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(\inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N20
dffeas \inst|PC_stack[10][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N0
cyclonev_lcell_comb \inst|PC_stack[9][0]~feeder (
// Equation(s):
// \inst|PC_stack[9][0]~feeder_combout  = \inst|PC_stack[10][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[10][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N1
dffeas \inst|PC_stack[9][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][0]~feeder_combout ),
	.asdata(\inst|PC_stack[8][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N27
cyclonev_lcell_comb \inst|PC_stack[8][0]~feeder (
// Equation(s):
// \inst|PC_stack[8][0]~feeder_combout  = \inst|PC_stack[9][0]~q 

	.dataa(!\inst|PC_stack[9][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N28
dffeas \inst|PC_stack[8][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][0]~feeder_combout ),
	.asdata(\inst|PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N36
cyclonev_lcell_comb \inst|PC_stack[7][0]~feeder (
// Equation(s):
// \inst|PC_stack[7][0]~feeder_combout  = ( \inst|PC_stack[8][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N38
dffeas \inst|PC_stack[7][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][0]~feeder_combout ),
	.asdata(\inst|PC_stack[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N24
cyclonev_lcell_comb \inst|PC_stack[6][0]~feeder (
// Equation(s):
// \inst|PC_stack[6][0]~feeder_combout  = \inst|PC_stack[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \inst|PC_stack[6][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][0]~feeder_combout ),
	.asdata(\inst|PC_stack[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N39
cyclonev_lcell_comb \inst|PC_stack[5][0]~feeder (
// Equation(s):
// \inst|PC_stack[5][0]~feeder_combout  = ( \inst|PC_stack[6][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N41
dffeas \inst|PC_stack[5][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][0]~feeder_combout ),
	.asdata(\inst|PC_stack[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N3
cyclonev_lcell_comb \inst|PC_stack[4][0]~feeder (
// Equation(s):
// \inst|PC_stack[4][0]~feeder_combout  = \inst|PC_stack[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N5
dffeas \inst|PC_stack[4][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][0]~feeder_combout ),
	.asdata(\inst|PC_stack[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N48
cyclonev_lcell_comb \inst|PC_stack[3][0]~feeder (
// Equation(s):
// \inst|PC_stack[3][0]~feeder_combout  = \inst|PC_stack[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N50
dffeas \inst|PC_stack[3][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][0]~feeder_combout ),
	.asdata(\inst|PC_stack[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N51
cyclonev_lcell_comb \inst|PC_stack[2][0]~feeder (
// Equation(s):
// \inst|PC_stack[2][0]~feeder_combout  = \inst|PC_stack[3][0]~q 

	.dataa(!\inst|PC_stack[3][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N52
dffeas \inst|PC_stack[2][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][0]~feeder_combout ),
	.asdata(\inst|PC_stack[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N21
cyclonev_lcell_comb \inst|PC_stack[1][0]~feeder (
// Equation(s):
// \inst|PC_stack[1][0]~feeder_combout  = ( \inst|PC_stack[2][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N23
dffeas \inst|PC_stack[1][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][0]~feeder_combout ),
	.asdata(\inst|PC_stack[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N48
cyclonev_lcell_comb \inst|PC_stack[0][0]~feeder (
// Equation(s):
// \inst|PC_stack[0][0]~feeder_combout  = \inst|PC_stack[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N49
dffeas \inst|PC_stack[0][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][0]~feeder_combout ),
	.asdata(\inst|PC [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N36
cyclonev_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = ( \inst|operand[0]~10_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~1_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) ) # ( !\inst|operand[0]~10_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~1_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][0]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~1_sumout ),
	.datad(!\inst|PC_stack[0][0]~q ),
	.datae(gnd),
	.dataf(!\inst|operand[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector11~0 .extended_lut = "off";
defparam \inst|Selector11~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N8
dffeas \inst|PC_stack[10][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N45
cyclonev_lcell_comb \inst|PC_stack[9][2]~feeder (
// Equation(s):
// \inst|PC_stack[9][2]~feeder_combout  = \inst|PC_stack[10][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[10][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N46
dffeas \inst|PC_stack[9][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][2]~feeder_combout ),
	.asdata(\inst|PC_stack[8][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N45
cyclonev_lcell_comb \inst|PC_stack[8][2]~feeder (
// Equation(s):
// \inst|PC_stack[8][2]~feeder_combout  = \inst|PC_stack[9][2]~q 

	.dataa(!\inst|PC_stack[9][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N46
dffeas \inst|PC_stack[8][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][2]~feeder_combout ),
	.asdata(\inst|PC_stack[7][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N42
cyclonev_lcell_comb \inst|PC_stack[7][2]~feeder (
// Equation(s):
// \inst|PC_stack[7][2]~feeder_combout  = \inst|PC_stack[8][2]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N44
dffeas \inst|PC_stack[7][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][2]~feeder_combout ),
	.asdata(\inst|PC_stack[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N6
cyclonev_lcell_comb \inst|PC_stack[6][2]~feeder (
// Equation(s):
// \inst|PC_stack[6][2]~feeder_combout  = \inst|PC_stack[7][2]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N8
dffeas \inst|PC_stack[6][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][2]~feeder_combout ),
	.asdata(\inst|PC_stack[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N9
cyclonev_lcell_comb \inst|PC_stack[5][2]~feeder (
// Equation(s):
// \inst|PC_stack[5][2]~feeder_combout  = \inst|PC_stack[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N11
dffeas \inst|PC_stack[5][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][2]~feeder_combout ),
	.asdata(\inst|PC_stack[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N18
cyclonev_lcell_comb \inst|PC_stack[4][2]~feeder (
// Equation(s):
// \inst|PC_stack[4][2]~feeder_combout  = \inst|PC_stack[5][2]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N20
dffeas \inst|PC_stack[4][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][2]~feeder_combout ),
	.asdata(\inst|PC_stack[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N57
cyclonev_lcell_comb \inst|PC_stack[3][2]~feeder (
// Equation(s):
// \inst|PC_stack[3][2]~feeder_combout  = \inst|PC_stack[4][2]~q 

	.dataa(!\inst|PC_stack[4][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N58
dffeas \inst|PC_stack[3][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][2]~feeder_combout ),
	.asdata(\inst|PC_stack[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N54
cyclonev_lcell_comb \inst|PC_stack[2][2]~feeder (
// Equation(s):
// \inst|PC_stack[2][2]~feeder_combout  = ( \inst|PC_stack[3][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N56
dffeas \inst|PC_stack[2][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][2]~feeder_combout ),
	.asdata(\inst|PC_stack[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N24
cyclonev_lcell_comb \inst|PC_stack[1][2]~feeder (
// Equation(s):
// \inst|PC_stack[1][2]~feeder_combout  = \inst|PC_stack[2][2]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N25
dffeas \inst|PC_stack[1][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][2]~feeder_combout ),
	.asdata(\inst|PC_stack[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N27
cyclonev_lcell_comb \inst|PC_stack[0][2]~feeder (
// Equation(s):
// \inst|PC_stack[0][2]~feeder_combout  = \inst|PC_stack[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N28
dffeas \inst|PC_stack[0][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][2]~feeder_combout ),
	.asdata(\inst|PC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N3
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))
// \inst|Add0~6  = CARRY(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))

	.dataa(!\inst|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N6
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \inst|PC [2] ) + ( GND ) + ( \inst|Add0~6  ))
// \inst|Add0~10  = CARRY(( \inst|PC [2] ) + ( GND ) + ( \inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst|PC [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N57
cyclonev_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = ( \inst|Add0~9_sumout  & ( (!\inst|state.ex_return~q  & (((\inst|operand[2]~8_combout )) # (\inst|state.fetch~q ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][2]~q )))) ) ) # ( !\inst|Add0~9_sumout  & ( 
// (!\inst|state.ex_return~q  & (!\inst|state.fetch~q  & ((\inst|operand[2]~8_combout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][2]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|PC_stack[0][2]~q ),
	.datad(!\inst|operand[2]~8_combout ),
	.datae(gnd),
	.dataf(!\inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector9~0 .extended_lut = "off";
defparam \inst|Selector9~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N59
dffeas \inst|PC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2] .is_wysiwyg = "true";
defparam \inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N51
cyclonev_lcell_comb \inst|next_mem_addr[2]~2 (
// Equation(s):
// \inst|next_mem_addr[2]~2_combout  = ( \inst|IR [2] & ( \inst|state.fetch~q  & ( \inst|PC [2] ) ) ) # ( !\inst|IR [2] & ( \inst|state.fetch~q  & ( \inst|PC [2] ) ) ) # ( \inst|IR [2] & ( !\inst|state.fetch~q  & ( (!\inst|state.decode~DUPLICATE_q ) # 
// (\inst|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\inst|IR [2] & ( !\inst|state.fetch~q  & ( (\inst|state.decode~DUPLICATE_q  & \inst|altsyncram_component|auto_generated|q_a [2]) ) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(!\inst|PC [2]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|state.fetch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[2]~2 .extended_lut = "off";
defparam \inst|next_mem_addr[2]~2 .lut_mask = 64'h0055AAFF33333333;
defparam \inst|next_mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N53
dffeas \inst|IR[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|operand[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[3] .is_wysiwyg = "true";
defparam \inst|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N3
cyclonev_lcell_comb \inst|operand[3]~1 (
// Equation(s):
// \inst|operand[3]~1_combout  = (!\inst|state.decode~DUPLICATE_q  & ((\inst|IR [3]))) # (\inst|state.decode~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [3]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst|state.decode~DUPLICATE_q ),
	.datac(!\inst|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[3]~1 .extended_lut = "off";
defparam \inst|operand[3]~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst|operand[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N9
cyclonev_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))
// \inst|Add0~14  = CARRY(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~13_sumout ),
	.cout(\inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N44
dffeas \inst|PC_stack[10][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N18
cyclonev_lcell_comb \inst|PC_stack[9][3]~feeder (
// Equation(s):
// \inst|PC_stack[9][3]~feeder_combout  = \inst|PC_stack[10][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[10][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N20
dffeas \inst|PC_stack[9][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][3]~feeder_combout ),
	.asdata(\inst|PC_stack[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N9
cyclonev_lcell_comb \inst|PC_stack[8][3]~feeder (
// Equation(s):
// \inst|PC_stack[8][3]~feeder_combout  = \inst|PC_stack[9][3]~q 

	.dataa(!\inst|PC_stack[9][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N11
dffeas \inst|PC_stack[8][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][3]~feeder_combout ),
	.asdata(\inst|PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N6
cyclonev_lcell_comb \inst|PC_stack[7][3]~feeder (
// Equation(s):
// \inst|PC_stack[7][3]~feeder_combout  = \inst|PC_stack[8][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N8
dffeas \inst|PC_stack[7][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][3]~feeder_combout ),
	.asdata(\inst|PC_stack[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N57
cyclonev_lcell_comb \inst|PC_stack[6][3]~feeder (
// Equation(s):
// \inst|PC_stack[6][3]~feeder_combout  = \inst|PC_stack[7][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N58
dffeas \inst|PC_stack[6][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][3]~feeder_combout ),
	.asdata(\inst|PC_stack[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N54
cyclonev_lcell_comb \inst|PC_stack[5][3]~feeder (
// Equation(s):
// \inst|PC_stack[5][3]~feeder_combout  = ( \inst|PC_stack[6][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N56
dffeas \inst|PC_stack[5][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][3]~feeder_combout ),
	.asdata(\inst|PC_stack[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N3
cyclonev_lcell_comb \inst|PC_stack[4][3]~feeder (
// Equation(s):
// \inst|PC_stack[4][3]~feeder_combout  = \inst|PC_stack[5][3]~q 

	.dataa(!\inst|PC_stack[5][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N5
dffeas \inst|PC_stack[4][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][3]~feeder_combout ),
	.asdata(\inst|PC_stack[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N27
cyclonev_lcell_comb \inst|PC_stack[3][3]~feeder (
// Equation(s):
// \inst|PC_stack[3][3]~feeder_combout  = \inst|PC_stack[4][3]~q 

	.dataa(!\inst|PC_stack[4][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N28
dffeas \inst|PC_stack[3][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][3]~feeder_combout ),
	.asdata(\inst|PC_stack[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
cyclonev_lcell_comb \inst|PC_stack[2][3]~feeder (
// Equation(s):
// \inst|PC_stack[2][3]~feeder_combout  = ( \inst|PC_stack[3][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N2
dffeas \inst|PC_stack[2][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][3]~feeder_combout ),
	.asdata(\inst|PC_stack[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N24
cyclonev_lcell_comb \inst|PC_stack[1][3]~feeder (
// Equation(s):
// \inst|PC_stack[1][3]~feeder_combout  = \inst|PC_stack[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N25
dffeas \inst|PC_stack[1][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][3]~feeder_combout ),
	.asdata(\inst|PC_stack[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N33
cyclonev_lcell_comb \inst|PC_stack[0][3]~feeder (
// Equation(s):
// \inst|PC_stack[0][3]~feeder_combout  = ( \inst|PC_stack[1][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N34
dffeas \inst|PC_stack[0][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][3]~feeder_combout ),
	.asdata(\inst|PC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N45
cyclonev_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = ( \inst|PC_stack[0][3]~q  & ( ((!\inst|state.fetch~q  & (\inst|operand[3]~1_combout )) # (\inst|state.fetch~q  & ((\inst|Add0~13_sumout )))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][3]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q  & (\inst|operand[3]~1_combout )) # (\inst|state.fetch~q  & ((\inst|Add0~13_sumout ))))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|operand[3]~1_combout ),
	.datad(!\inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector8~0 .extended_lut = "off";
defparam \inst|Selector8~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N47
dffeas \inst|PC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[3] .is_wysiwyg = "true";
defparam \inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N12
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))
// \inst|Add0~18  = CARRY(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst|PC [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(\inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N47
dffeas \inst|IR[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|operand[4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[4] .is_wysiwyg = "true";
defparam \inst|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N15
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))
// \inst|Add0~22  = CARRY(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))

	.dataa(!\inst|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N41
dffeas \inst|PC_stack[10][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N0
cyclonev_lcell_comb \inst|PC_stack[9][5]~feeder (
// Equation(s):
// \inst|PC_stack[9][5]~feeder_combout  = \inst|PC_stack[10][5]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[10][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N2
dffeas \inst|PC_stack[9][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][5]~feeder_combout ),
	.asdata(\inst|PC_stack[8][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N15
cyclonev_lcell_comb \inst|PC_stack[8][5]~feeder (
// Equation(s):
// \inst|PC_stack[8][5]~feeder_combout  = \inst|PC_stack[9][5]~q 

	.dataa(!\inst|PC_stack[9][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N17
dffeas \inst|PC_stack[8][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][5]~feeder_combout ),
	.asdata(\inst|PC_stack[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N12
cyclonev_lcell_comb \inst|PC_stack[7][5]~feeder (
// Equation(s):
// \inst|PC_stack[7][5]~feeder_combout  = \inst|PC_stack[8][5]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N14
dffeas \inst|PC_stack[7][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][5]~feeder_combout ),
	.asdata(\inst|PC_stack[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N45
cyclonev_lcell_comb \inst|PC_stack[6][5]~feeder (
// Equation(s):
// \inst|PC_stack[6][5]~feeder_combout  = \inst|PC_stack[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N47
dffeas \inst|PC_stack[6][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][5]~feeder_combout ),
	.asdata(\inst|PC_stack[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N51
cyclonev_lcell_comb \inst|PC_stack[5][5]~feeder (
// Equation(s):
// \inst|PC_stack[5][5]~feeder_combout  = \inst|PC_stack[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N53
dffeas \inst|PC_stack[5][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][5]~feeder_combout ),
	.asdata(\inst|PC_stack[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N42
cyclonev_lcell_comb \inst|PC_stack[4][5]~feeder (
// Equation(s):
// \inst|PC_stack[4][5]~feeder_combout  = \inst|PC_stack[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N50
dffeas \inst|PC_stack[3][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][5]~feeder_combout ),
	.asdata(\inst|PC_stack[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N44
dffeas \inst|PC_stack[4][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][5]~feeder_combout ),
	.asdata(\inst|PC_stack[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N48
cyclonev_lcell_comb \inst|PC_stack[3][5]~feeder (
// Equation(s):
// \inst|PC_stack[3][5]~feeder_combout  = \inst|PC_stack[4][5]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[4][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N49
dffeas \inst|PC_stack[3][5]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][5]~feeder_combout ),
	.asdata(\inst|PC_stack[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[3][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N42
cyclonev_lcell_comb \inst|PC_stack[2][5]~feeder (
// Equation(s):
// \inst|PC_stack[2][5]~feeder_combout  = \inst|PC_stack[3][5]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N43
dffeas \inst|PC_stack[2][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][5]~feeder_combout ),
	.asdata(\inst|PC_stack[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N45
cyclonev_lcell_comb \inst|PC_stack[1][5]~feeder (
// Equation(s):
// \inst|PC_stack[1][5]~feeder_combout  = \inst|PC_stack[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N23
dffeas \inst|PC_stack[0][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][5]~feeder_combout ),
	.asdata(\inst|PC [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N47
dffeas \inst|PC_stack[1][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][5]~feeder_combout ),
	.asdata(\inst|PC_stack[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N21
cyclonev_lcell_comb \inst|PC_stack[0][5]~feeder (
// Equation(s):
// \inst|PC_stack[0][5]~feeder_combout  = \inst|PC_stack[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N22
dffeas \inst|PC_stack[0][5]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][5]~feeder_combout ),
	.asdata(\inst|PC [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N51
cyclonev_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = ( \inst|PC_stack[0][5]~DUPLICATE_q  & ( ((!\inst|state.fetch~q  & ((\inst|operand[5]~7_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~21_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][5]~DUPLICATE_q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q  & ((\inst|operand[5]~7_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~21_sumout )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~21_sumout ),
	.datad(!\inst|operand[5]~7_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector6~0 .extended_lut = "off";
defparam \inst|Selector6~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N53
dffeas \inst|PC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[5] .is_wysiwyg = "true";
defparam \inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N18
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))
// \inst|Add0~26  = CARRY(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N21
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))
// \inst|Add0~30  = CARRY(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))

	.dataa(!\inst|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N45
cyclonev_lcell_comb \inst|PC_stack[10][7]~feeder (
// Equation(s):
// \inst|PC_stack[10][7]~feeder_combout  = \inst|PC_stack[9][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[10][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[10][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N47
dffeas \inst|PC_stack[10][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N15
cyclonev_lcell_comb \inst|PC_stack[9][7]~feeder (
// Equation(s):
// \inst|PC_stack[9][7]~feeder_combout  = \inst|PC_stack[10][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[10][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \inst|PC_stack[9][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][7]~feeder_combout ),
	.asdata(\inst|PC_stack[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N12
cyclonev_lcell_comb \inst|PC_stack[8][7]~feeder (
// Equation(s):
// \inst|PC_stack[8][7]~feeder_combout  = \inst|PC_stack[9][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[9][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N14
dffeas \inst|PC_stack[8][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][7]~feeder_combout ),
	.asdata(\inst|PC_stack[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N51
cyclonev_lcell_comb \inst|PC_stack[7][7]~feeder (
// Equation(s):
// \inst|PC_stack[7][7]~feeder_combout  = \inst|PC_stack[8][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N53
dffeas \inst|PC_stack[7][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][7]~feeder_combout ),
	.asdata(\inst|PC_stack[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N48
cyclonev_lcell_comb \inst|PC_stack[6][7]~feeder (
// Equation(s):
// \inst|PC_stack[6][7]~feeder_combout  = \inst|PC_stack[7][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N50
dffeas \inst|PC_stack[6][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][7]~feeder_combout ),
	.asdata(\inst|PC_stack[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N39
cyclonev_lcell_comb \inst|PC_stack[5][7]~feeder (
// Equation(s):
// \inst|PC_stack[5][7]~feeder_combout  = \inst|PC_stack[6][7]~q 

	.dataa(!\inst|PC_stack[6][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N41
dffeas \inst|PC_stack[5][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][7]~feeder_combout ),
	.asdata(\inst|PC_stack[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N36
cyclonev_lcell_comb \inst|PC_stack[4][7]~feeder (
// Equation(s):
// \inst|PC_stack[4][7]~feeder_combout  = \inst|PC_stack[5][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N38
dffeas \inst|PC_stack[4][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][7]~feeder_combout ),
	.asdata(\inst|PC_stack[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N30
cyclonev_lcell_comb \inst|PC_stack[3][7]~feeder (
// Equation(s):
// \inst|PC_stack[3][7]~feeder_combout  = \inst|PC_stack[4][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N32
dffeas \inst|PC_stack[3][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][7]~feeder_combout ),
	.asdata(\inst|PC_stack[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N33
cyclonev_lcell_comb \inst|PC_stack[2][7]~feeder (
// Equation(s):
// \inst|PC_stack[2][7]~feeder_combout  = \inst|PC_stack[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N35
dffeas \inst|PC_stack[2][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][7]~feeder_combout ),
	.asdata(\inst|PC_stack[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N21
cyclonev_lcell_comb \inst|PC_stack[1][7]~feeder (
// Equation(s):
// \inst|PC_stack[1][7]~feeder_combout  = \inst|PC_stack[2][7]~q 

	.dataa(!\inst|PC_stack[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N22
dffeas \inst|PC_stack[1][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][7]~feeder_combout ),
	.asdata(\inst|PC_stack[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N27
cyclonev_lcell_comb \inst|PC_stack[0][7]~feeder (
// Equation(s):
// \inst|PC_stack[0][7]~feeder_combout  = \inst|PC_stack[1][7]~q 

	.dataa(!\inst|PC_stack[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N28
dffeas \inst|PC_stack[0][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][7]~feeder_combout ),
	.asdata(\inst|PC [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N44
dffeas \inst|IR[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|operand[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[7] .is_wysiwyg = "true";
defparam \inst|IR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N28
dffeas \inst|state.decode (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.fetch~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode .is_wysiwyg = "true";
defparam \inst|state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N42
cyclonev_lcell_comb \inst|operand[7]~5 (
// Equation(s):
// \inst|operand[7]~5_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\inst|state.decode~q  & ( \inst|IR [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inst|IR [7]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[7]~5 .extended_lut = "off";
defparam \inst|operand[7]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \inst|operand[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N36
cyclonev_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = ( \inst|operand[7]~5_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~29_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][7]~q )))) ) ) # ( !\inst|operand[7]~5_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~29_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][7]~q )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~29_sumout ),
	.datad(!\inst|PC_stack[0][7]~q ),
	.datae(gnd),
	.dataf(!\inst|operand[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector4~0 .extended_lut = "off";
defparam \inst|Selector4~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N38
dffeas \inst|PC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[7] .is_wysiwyg = "true";
defparam \inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N24
cyclonev_lcell_comb \inst|Add0~33 (
// Equation(s):
// \inst|Add0~33_sumout  = SUM(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))
// \inst|Add0~34  = CARRY(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~33_sumout ),
	.cout(\inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~33 .extended_lut = "off";
defparam \inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N11
dffeas \inst|PC_stack[10][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N51
cyclonev_lcell_comb \inst|PC_stack[9][8]~feeder (
// Equation(s):
// \inst|PC_stack[9][8]~feeder_combout  = \inst|PC_stack[10][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[10][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N52
dffeas \inst|PC_stack[9][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][8]~feeder_combout ),
	.asdata(\inst|PC_stack[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N48
cyclonev_lcell_comb \inst|PC_stack[8][8]~feeder (
// Equation(s):
// \inst|PC_stack[8][8]~feeder_combout  = \inst|PC_stack[9][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[9][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N50
dffeas \inst|PC_stack[8][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][8]~feeder_combout ),
	.asdata(\inst|PC_stack[7][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N21
cyclonev_lcell_comb \inst|PC_stack[7][8]~feeder (
// Equation(s):
// \inst|PC_stack[7][8]~feeder_combout  = \inst|PC_stack[8][8]~q 

	.dataa(!\inst|PC_stack[8][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N23
dffeas \inst|PC_stack[7][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][8]~feeder_combout ),
	.asdata(\inst|PC_stack[6][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N18
cyclonev_lcell_comb \inst|PC_stack[6][8]~feeder (
// Equation(s):
// \inst|PC_stack[6][8]~feeder_combout  = \inst|PC_stack[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N20
dffeas \inst|PC_stack[6][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][8]~feeder_combout ),
	.asdata(\inst|PC_stack[5][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N39
cyclonev_lcell_comb \inst|PC_stack[5][8]~feeder (
// Equation(s):
// \inst|PC_stack[5][8]~feeder_combout  = \inst|PC_stack[6][8]~q 

	.dataa(!\inst|PC_stack[6][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N41
dffeas \inst|PC_stack[5][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][8]~feeder_combout ),
	.asdata(\inst|PC_stack[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N36
cyclonev_lcell_comb \inst|PC_stack[4][8]~feeder (
// Equation(s):
// \inst|PC_stack[4][8]~feeder_combout  = \inst|PC_stack[5][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N38
dffeas \inst|PC_stack[4][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][8]~feeder_combout ),
	.asdata(\inst|PC_stack[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N57
cyclonev_lcell_comb \inst|PC_stack[3][8]~feeder (
// Equation(s):
// \inst|PC_stack[3][8]~feeder_combout  = \inst|PC_stack[4][8]~q 

	.dataa(!\inst|PC_stack[4][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N59
dffeas \inst|PC_stack[3][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][8]~feeder_combout ),
	.asdata(\inst|PC_stack[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N15
cyclonev_lcell_comb \inst|PC_stack[2][8]~feeder (
// Equation(s):
// \inst|PC_stack[2][8]~feeder_combout  = \inst|PC_stack[3][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N16
dffeas \inst|PC_stack[2][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][8]~feeder_combout ),
	.asdata(\inst|PC_stack[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N54
cyclonev_lcell_comb \inst|PC_stack[1][8]~feeder (
// Equation(s):
// \inst|PC_stack[1][8]~feeder_combout  = ( \inst|PC_stack[2][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N14
dffeas \inst|PC_stack[0][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N56
dffeas \inst|PC_stack[1][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][8]~feeder_combout ),
	.asdata(\inst|PC_stack[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N12
cyclonev_lcell_comb \inst|PC_stack[0][8]~feeder (
// Equation(s):
// \inst|PC_stack[0][8]~feeder_combout  = \inst|PC_stack[1][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y29_N13
dffeas \inst|PC_stack[0][8]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N53
dffeas \inst|IR[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|operand[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[8] .is_wysiwyg = "true";
defparam \inst|IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N51
cyclonev_lcell_comb \inst|operand[8]~4 (
// Equation(s):
// \inst|operand[8]~4_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\inst|state.decode~q  & ( \inst|IR [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\inst|IR [8]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[8]~4 .extended_lut = "off";
defparam \inst|operand[8]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \inst|operand[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N54
cyclonev_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = ( \inst|operand[8]~4_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~33_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][8]~DUPLICATE_q )))) ) ) # ( !\inst|operand[8]~4_combout  
// & ( (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~33_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][8]~DUPLICATE_q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~33_sumout ),
	.datad(!\inst|PC_stack[0][8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|operand[8]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~0 .extended_lut = "off";
defparam \inst|Selector3~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N56
dffeas \inst|PC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[8] .is_wysiwyg = "true";
defparam \inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N27
cyclonev_lcell_comb \inst|Add0~37 (
// Equation(s):
// \inst|Add0~37_sumout  = SUM(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))
// \inst|Add0~38  = CARRY(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~37_sumout ),
	.cout(\inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~37 .extended_lut = "off";
defparam \inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N43
dffeas \inst|PC_stack[10][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N18
cyclonev_lcell_comb \inst|PC_stack[9][9]~feeder (
// Equation(s):
// \inst|PC_stack[9][9]~feeder_combout  = ( \inst|PC_stack[10][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[10][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N20
dffeas \inst|PC_stack[9][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][9]~feeder_combout ),
	.asdata(\inst|PC_stack[8][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N21
cyclonev_lcell_comb \inst|PC_stack[8][9]~feeder (
// Equation(s):
// \inst|PC_stack[8][9]~feeder_combout  = \inst|PC_stack[9][9]~q 

	.dataa(!\inst|PC_stack[9][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N23
dffeas \inst|PC_stack[8][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][9]~feeder_combout ),
	.asdata(\inst|PC_stack[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N36
cyclonev_lcell_comb \inst|PC_stack[7][9]~feeder (
// Equation(s):
// \inst|PC_stack[7][9]~feeder_combout  = \inst|PC_stack[8][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N38
dffeas \inst|PC_stack[7][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][9]~feeder_combout ),
	.asdata(\inst|PC_stack[6][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N39
cyclonev_lcell_comb \inst|PC_stack[6][9]~feeder (
// Equation(s):
// \inst|PC_stack[6][9]~feeder_combout  = \inst|PC_stack[7][9]~q 

	.dataa(!\inst|PC_stack[7][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N41
dffeas \inst|PC_stack[6][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][9]~feeder_combout ),
	.asdata(\inst|PC_stack[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N6
cyclonev_lcell_comb \inst|PC_stack[5][9]~feeder (
// Equation(s):
// \inst|PC_stack[5][9]~feeder_combout  = \inst|PC_stack[6][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N8
dffeas \inst|PC_stack[5][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][9]~feeder_combout ),
	.asdata(\inst|PC_stack[4][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N9
cyclonev_lcell_comb \inst|PC_stack[4][9]~feeder (
// Equation(s):
// \inst|PC_stack[4][9]~feeder_combout  = \inst|PC_stack[5][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N11
dffeas \inst|PC_stack[4][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][9]~feeder_combout ),
	.asdata(\inst|PC_stack[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N0
cyclonev_lcell_comb \inst|PC_stack[3][9]~feeder (
// Equation(s):
// \inst|PC_stack[3][9]~feeder_combout  = \inst|PC_stack[4][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[4][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N2
dffeas \inst|PC_stack[3][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][9]~feeder_combout ),
	.asdata(\inst|PC_stack[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N3
cyclonev_lcell_comb \inst|PC_stack[2][9]~feeder (
// Equation(s):
// \inst|PC_stack[2][9]~feeder_combout  = \inst|PC_stack[3][9]~q 

	.dataa(!\inst|PC_stack[3][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N5
dffeas \inst|PC_stack[2][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][9]~feeder_combout ),
	.asdata(\inst|PC_stack[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N54
cyclonev_lcell_comb \inst|PC_stack[1][9]~feeder (
// Equation(s):
// \inst|PC_stack[1][9]~feeder_combout  = \inst|PC_stack[2][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N59
dffeas \inst|PC_stack[0][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N56
dffeas \inst|PC_stack[1][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][9]~feeder_combout ),
	.asdata(\inst|PC_stack[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N57
cyclonev_lcell_comb \inst|PC_stack[0][9]~feeder (
// Equation(s):
// \inst|PC_stack[0][9]~feeder_combout  = \inst|PC_stack[1][9]~q 

	.dataa(!\inst|PC_stack[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N58
dffeas \inst|PC_stack[0][9]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \inst|IR[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|operand[9]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[9] .is_wysiwyg = "true";
defparam \inst|IR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N21
cyclonev_lcell_comb \inst|operand[9]~3 (
// Equation(s):
// \inst|operand[9]~3_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\inst|state.decode~q  & ( \inst|IR [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst|IR [9]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[9]~3 .extended_lut = "off";
defparam \inst|operand[9]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \inst|operand[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N42
cyclonev_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = ( \inst|state.fetch~q  & ( \inst|operand[9]~3_combout  & ( (!\inst|state.ex_return~q  & (\inst|Add0~37_sumout )) # (\inst|state.ex_return~q  & ((\inst|PC_stack[0][9]~DUPLICATE_q ))) ) ) ) # ( !\inst|state.fetch~q  & ( 
// \inst|operand[9]~3_combout  & ( (!\inst|state.ex_return~q ) # (\inst|PC_stack[0][9]~DUPLICATE_q ) ) ) ) # ( \inst|state.fetch~q  & ( !\inst|operand[9]~3_combout  & ( (!\inst|state.ex_return~q  & (\inst|Add0~37_sumout )) # (\inst|state.ex_return~q  & 
// ((\inst|PC_stack[0][9]~DUPLICATE_q ))) ) ) ) # ( !\inst|state.fetch~q  & ( !\inst|operand[9]~3_combout  & ( (\inst|PC_stack[0][9]~DUPLICATE_q  & \inst|state.ex_return~q ) ) ) )

	.dataa(!\inst|Add0~37_sumout ),
	.datab(!\inst|PC_stack[0][9]~DUPLICATE_q ),
	.datac(!\inst|state.ex_return~q ),
	.datad(gnd),
	.datae(!\inst|state.fetch~q ),
	.dataf(!\inst|operand[9]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector2~0 .extended_lut = "off";
defparam \inst|Selector2~0 .lut_mask = 64'h03035353F3F35353;
defparam \inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N44
dffeas \inst|PC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[9] .is_wysiwyg = "true";
defparam \inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N30
cyclonev_lcell_comb \inst|Add0~41 (
// Equation(s):
// \inst|Add0~41_sumout  = SUM(( \inst|PC [10] ) + ( GND ) + ( \inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~41 .extended_lut = "off";
defparam \inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N59
dffeas \inst|PC_stack[10][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N30
cyclonev_lcell_comb \inst|PC_stack[9][10]~feeder (
// Equation(s):
// \inst|PC_stack[9][10]~feeder_combout  = \inst|PC_stack[10][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[10][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N32
dffeas \inst|PC_stack[9][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][10]~feeder_combout ),
	.asdata(\inst|PC_stack[8][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N33
cyclonev_lcell_comb \inst|PC_stack[8][10]~feeder (
// Equation(s):
// \inst|PC_stack[8][10]~feeder_combout  = \inst|PC_stack[9][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N35
dffeas \inst|PC_stack[8][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][10]~feeder_combout ),
	.asdata(\inst|PC_stack[7][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N21
cyclonev_lcell_comb \inst|PC_stack[7][10]~feeder (
// Equation(s):
// \inst|PC_stack[7][10]~feeder_combout  = \inst|PC_stack[8][10]~q 

	.dataa(!\inst|PC_stack[8][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N23
dffeas \inst|PC_stack[7][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][10]~feeder_combout ),
	.asdata(\inst|PC_stack[6][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N27
cyclonev_lcell_comb \inst|PC_stack[6][10]~feeder (
// Equation(s):
// \inst|PC_stack[6][10]~feeder_combout  = \inst|PC_stack[7][10]~q 

	.dataa(!\inst|PC_stack[7][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N28
dffeas \inst|PC_stack[6][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][10]~feeder_combout ),
	.asdata(\inst|PC_stack[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N18
cyclonev_lcell_comb \inst|PC_stack[5][10]~feeder (
// Equation(s):
// \inst|PC_stack[5][10]~feeder_combout  = ( \inst|PC_stack[6][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N20
dffeas \inst|PC_stack[5][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][10]~feeder_combout ),
	.asdata(\inst|PC_stack[4][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N24
cyclonev_lcell_comb \inst|PC_stack[4][10]~feeder (
// Equation(s):
// \inst|PC_stack[4][10]~feeder_combout  = \inst|PC_stack[5][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N34
dffeas \inst|PC_stack[3][10]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][10]~feeder_combout ),
	.asdata(\inst|PC_stack[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][10]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[3][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N25
dffeas \inst|PC_stack[4][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][10]~feeder_combout ),
	.asdata(\inst|PC_stack[3][10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N33
cyclonev_lcell_comb \inst|PC_stack[3][10]~feeder (
// Equation(s):
// \inst|PC_stack[3][10]~feeder_combout  = \inst|PC_stack[4][10]~q 

	.dataa(!\inst|PC_stack[4][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N35
dffeas \inst|PC_stack[3][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][10]~feeder_combout ),
	.asdata(\inst|PC_stack[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N15
cyclonev_lcell_comb \inst|PC_stack[2][10]~feeder (
// Equation(s):
// \inst|PC_stack[2][10]~feeder_combout  = \inst|PC_stack[3][10]~q 

	.dataa(!\inst|PC_stack[3][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N17
dffeas \inst|PC_stack[2][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][10]~feeder_combout ),
	.asdata(\inst|PC_stack[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N30
cyclonev_lcell_comb \inst|PC_stack[1][10]~feeder (
// Equation(s):
// \inst|PC_stack[1][10]~feeder_combout  = \inst|PC_stack[2][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[2][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N31
dffeas \inst|PC_stack[1][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][10]~feeder_combout ),
	.asdata(\inst|PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N12
cyclonev_lcell_comb \inst|PC_stack[0][10]~feeder (
// Equation(s):
// \inst|PC_stack[0][10]~feeder_combout  = ( \inst|PC_stack[1][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N13
dffeas \inst|PC_stack[0][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][10]~feeder_combout ),
	.asdata(\inst|PC [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N32
dffeas \inst|IR[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|operand[10]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[10] .is_wysiwyg = "true";
defparam \inst|IR[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N0
cyclonev_lcell_comb \inst5|Add4~29 (
// Equation(s):
// \inst5|Add4~29_sumout  = SUM(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))
// \inst5|Add4~30  = CARRY(( \inst5|count_10Hz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~29_sumout ),
	.cout(\inst5|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~29 .extended_lut = "off";
defparam \inst5|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \inst5|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N36
cyclonev_lcell_comb \inst5|Add4~45 (
// Equation(s):
// \inst5|Add4~45_sumout  = SUM(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~50  ))
// \inst5|Add4~46  = CARRY(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~50  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~45_sumout ),
	.cout(\inst5|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~45 .extended_lut = "off";
defparam \inst5|Add4~45 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N39
cyclonev_lcell_comb \inst5|Add4~5 (
// Equation(s):
// \inst5|Add4~5_sumout  = SUM(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~46  ))
// \inst5|Add4~6  = CARRY(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~5_sumout ),
	.cout(\inst5|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~5 .extended_lut = "off";
defparam \inst5|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N41
dffeas \inst5|count_10Hz[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N42
cyclonev_lcell_comb \inst5|Add4~1 (
// Equation(s):
// \inst5|Add4~1_sumout  = SUM(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))
// \inst5|Add4~2  = CARRY(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~6  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~1_sumout ),
	.cout(\inst5|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~1 .extended_lut = "off";
defparam \inst5|Add4~1 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N43
dffeas \inst5|count_10Hz[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N45
cyclonev_lcell_comb \inst5|Add4~73 (
// Equation(s):
// \inst5|Add4~73_sumout  = SUM(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))
// \inst5|Add4~74  = CARRY(( \inst5|count_10Hz [15] ) + ( GND ) + ( \inst5|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~73_sumout ),
	.cout(\inst5|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~73 .extended_lut = "off";
defparam \inst5|Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N47
dffeas \inst5|count_10Hz[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N48
cyclonev_lcell_comb \inst5|Add4~69 (
// Equation(s):
// \inst5|Add4~69_sumout  = SUM(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~74  ))
// \inst5|Add4~70  = CARRY(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~74  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~69_sumout ),
	.cout(\inst5|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~69 .extended_lut = "off";
defparam \inst5|Add4~69 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N49
dffeas \inst5|count_10Hz[16] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N51
cyclonev_lcell_comb \inst5|Add4~65 (
// Equation(s):
// \inst5|Add4~65_sumout  = SUM(( \inst5|count_10Hz[17]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~70  ))
// \inst5|Add4~66  = CARRY(( \inst5|count_10Hz[17]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~70  ))

	.dataa(!\inst5|count_10Hz[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~65_sumout ),
	.cout(\inst5|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~65 .extended_lut = "off";
defparam \inst5|Add4~65 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N53
dffeas \inst5|count_10Hz[17]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N54
cyclonev_lcell_comb \inst5|Add4~61 (
// Equation(s):
// \inst5|Add4~61_sumout  = SUM(( \inst5|count_10Hz [18] ) + ( GND ) + ( \inst5|Add4~66  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~61 .extended_lut = "off";
defparam \inst5|Add4~61 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N55
dffeas \inst5|count_10Hz[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N52
dffeas \inst5|count_10Hz[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N18
cyclonev_lcell_comb \inst5|LessThan4~3 (
// Equation(s):
// \inst5|LessThan4~3_combout  = ( \inst5|count_10Hz [15] & ( (\inst5|count_10Hz [16] & (\inst5|count_10Hz [18] & \inst5|count_10Hz [17])) ) )

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [16]),
	.datac(!\inst5|count_10Hz [18]),
	.datad(!\inst5|count_10Hz [17]),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~3 .extended_lut = "off";
defparam \inst5|LessThan4~3 .lut_mask = 64'h0000000000030003;
defparam \inst5|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N4
dffeas \inst5|count_10Hz[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N10
dffeas \inst5|count_10Hz[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N54
cyclonev_lcell_comb \inst5|LessThan4~0 (
// Equation(s):
// \inst5|LessThan4~0_combout  = ( \inst5|count_10Hz [2] & ( \inst5|count_10Hz [0] & ( (\inst5|count_10Hz [1] & (\inst5|count_10Hz [4] & \inst5|count_10Hz [3])) ) ) )

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [1]),
	.datac(!\inst5|count_10Hz [4]),
	.datad(!\inst5|count_10Hz [3]),
	.datae(!\inst5|count_10Hz [2]),
	.dataf(!\inst5|count_10Hz [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~0 .extended_lut = "off";
defparam \inst5|LessThan4~0 .lut_mask = 64'h0000000000000003;
defparam \inst5|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N25
dffeas \inst5|count_10Hz[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N22
dffeas \inst5|count_10Hz[7]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N16
dffeas \inst5|count_10Hz[5]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N48
cyclonev_lcell_comb \inst5|LessThan4~1 (
// Equation(s):
// \inst5|LessThan4~1_combout  = ( \inst5|count_10Hz[7]~DUPLICATE_q  & ( \inst5|count_10Hz[5]~DUPLICATE_q  & ( \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz[7]~DUPLICATE_q  & ( \inst5|count_10Hz[5]~DUPLICATE_q  & ( \inst5|count_10Hz [8] ) ) ) # ( 
// \inst5|count_10Hz[7]~DUPLICATE_q  & ( !\inst5|count_10Hz[5]~DUPLICATE_q  & ( \inst5|count_10Hz [8] ) ) ) # ( !\inst5|count_10Hz[7]~DUPLICATE_q  & ( !\inst5|count_10Hz[5]~DUPLICATE_q  & ( (\inst5|count_10Hz [8] & ((\inst5|LessThan4~0_combout ) # 
// (\inst5|count_10Hz [6]))) ) ) )

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [6]),
	.datac(!\inst5|LessThan4~0_combout ),
	.datad(!\inst5|count_10Hz [8]),
	.datae(!\inst5|count_10Hz[7]~DUPLICATE_q ),
	.dataf(!\inst5|count_10Hz[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~1 .extended_lut = "off";
defparam \inst5|LessThan4~1 .lut_mask = 64'h003F00FF00FF00FF;
defparam \inst5|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N40
dffeas \inst5|count_10Hz[13]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N24
cyclonev_lcell_comb \inst5|LessThan4~4 (
// Equation(s):
// \inst5|LessThan4~4_combout  = ( \inst5|LessThan4~2_combout  & ( (\inst5|LessThan4~3_combout  & (((\inst5|LessThan4~1_combout  & \inst5|count_10Hz[13]~DUPLICATE_q )) # (\inst5|count_10Hz [14]))) ) ) # ( !\inst5|LessThan4~2_combout  & ( 
// (\inst5|LessThan4~3_combout  & ((\inst5|count_10Hz [14]) # (\inst5|count_10Hz[13]~DUPLICATE_q ))) ) )

	.dataa(!\inst5|LessThan4~3_combout ),
	.datab(!\inst5|LessThan4~1_combout ),
	.datac(!\inst5|count_10Hz[13]~DUPLICATE_q ),
	.datad(!\inst5|count_10Hz [14]),
	.datae(!\inst5|LessThan4~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~4 .extended_lut = "off";
defparam \inst5|LessThan4~4 .lut_mask = 64'h0555015505550155;
defparam \inst5|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N1
dffeas \inst5|count_10Hz[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N3
cyclonev_lcell_comb \inst5|Add4~41 (
// Equation(s):
// \inst5|Add4~41_sumout  = SUM(( \inst5|count_10Hz[1]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~30  ))
// \inst5|Add4~42  = CARRY(( \inst5|count_10Hz[1]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~30  ))

	.dataa(!\inst5|count_10Hz[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~41_sumout ),
	.cout(\inst5|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~41 .extended_lut = "off";
defparam \inst5|Add4~41 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \inst5|count_10Hz[1]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N6
cyclonev_lcell_comb \inst5|Add4~33 (
// Equation(s):
// \inst5|Add4~33_sumout  = SUM(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~42  ))
// \inst5|Add4~34  = CARRY(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~33_sumout ),
	.cout(\inst5|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~33 .extended_lut = "off";
defparam \inst5|Add4~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \inst5|count_10Hz[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N9
cyclonev_lcell_comb \inst5|Add4~25 (
// Equation(s):
// \inst5|Add4~25_sumout  = SUM(( \inst5|count_10Hz[3]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~34  ))
// \inst5|Add4~26  = CARRY(( \inst5|count_10Hz[3]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~25_sumout ),
	.cout(\inst5|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~25 .extended_lut = "off";
defparam \inst5|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \inst5|count_10Hz[3]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N12
cyclonev_lcell_comb \inst5|Add4~37 (
// Equation(s):
// \inst5|Add4~37_sumout  = SUM(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~26  ))
// \inst5|Add4~38  = CARRY(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~26  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~37_sumout ),
	.cout(\inst5|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~37 .extended_lut = "off";
defparam \inst5|Add4~37 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \inst5|count_10Hz[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N15
cyclonev_lcell_comb \inst5|Add4~17 (
// Equation(s):
// \inst5|Add4~17_sumout  = SUM(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~38  ))
// \inst5|Add4~18  = CARRY(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~17_sumout ),
	.cout(\inst5|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~17 .extended_lut = "off";
defparam \inst5|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \inst5|count_10Hz[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N18
cyclonev_lcell_comb \inst5|Add4~13 (
// Equation(s):
// \inst5|Add4~13_sumout  = SUM(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~18  ))
// \inst5|Add4~14  = CARRY(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~18  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~13_sumout ),
	.cout(\inst5|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~13 .extended_lut = "off";
defparam \inst5|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N19
dffeas \inst5|count_10Hz[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N21
cyclonev_lcell_comb \inst5|Add4~21 (
// Equation(s):
// \inst5|Add4~21_sumout  = SUM(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~14  ))
// \inst5|Add4~22  = CARRY(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~14  ))

	.dataa(!\inst5|count_10Hz [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~21_sumout ),
	.cout(\inst5|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~21 .extended_lut = "off";
defparam \inst5|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N23
dffeas \inst5|count_10Hz[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N24
cyclonev_lcell_comb \inst5|Add4~9 (
// Equation(s):
// \inst5|Add4~9_sumout  = SUM(( \inst5|count_10Hz[8]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~22  ))
// \inst5|Add4~10  = CARRY(( \inst5|count_10Hz[8]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~9_sumout ),
	.cout(\inst5|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~9 .extended_lut = "off";
defparam \inst5|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N26
dffeas \inst5|count_10Hz[8]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N27
cyclonev_lcell_comb \inst5|Add4~57 (
// Equation(s):
// \inst5|Add4~57_sumout  = SUM(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))
// \inst5|Add4~58  = CARRY(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~57_sumout ),
	.cout(\inst5|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~57 .extended_lut = "off";
defparam \inst5|Add4~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N28
dffeas \inst5|count_10Hz[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N30
cyclonev_lcell_comb \inst5|Add4~53 (
// Equation(s):
// \inst5|Add4~53_sumout  = SUM(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~58  ))
// \inst5|Add4~54  = CARRY(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~53_sumout ),
	.cout(\inst5|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~53 .extended_lut = "off";
defparam \inst5|Add4~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N31
dffeas \inst5|count_10Hz[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N33
cyclonev_lcell_comb \inst5|Add4~49 (
// Equation(s):
// \inst5|Add4~49_sumout  = SUM(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~54  ))
// \inst5|Add4~50  = CARRY(( \inst5|count_10Hz [11] ) + ( GND ) + ( \inst5|Add4~54  ))

	.dataa(!\inst5|count_10Hz [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~49_sumout ),
	.cout(\inst5|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~49 .extended_lut = "off";
defparam \inst5|Add4~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N35
dffeas \inst5|count_10Hz[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N37
dffeas \inst5|count_10Hz[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N34
dffeas \inst5|count_10Hz[11]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N21
cyclonev_lcell_comb \inst5|LessThan4~2 (
// Equation(s):
// \inst5|LessThan4~2_combout  = ( !\inst5|count_10Hz [10] & ( (!\inst5|count_10Hz [12] & (!\inst5|count_10Hz[11]~DUPLICATE_q  & !\inst5|count_10Hz [9])) ) )

	.dataa(!\inst5|count_10Hz [12]),
	.datab(gnd),
	.datac(!\inst5|count_10Hz[11]~DUPLICATE_q ),
	.datad(!\inst5|count_10Hz [9]),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~2 .extended_lut = "off";
defparam \inst5|LessThan4~2 .lut_mask = 64'hA000A00000000000;
defparam \inst5|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N12
cyclonev_lcell_comb \inst5|clock_10Hz_int~0 (
// Equation(s):
// \inst5|clock_10Hz_int~0_combout  = ( \inst5|clock_10Hz_int~q  & ( \inst5|count_10Hz[13]~DUPLICATE_q  & ( (!\inst5|LessThan4~3_combout ) # ((\inst5|LessThan4~2_combout  & (!\inst5|LessThan4~1_combout  & !\inst5|count_10Hz [14]))) ) ) ) # ( 
// !\inst5|clock_10Hz_int~q  & ( \inst5|count_10Hz[13]~DUPLICATE_q  & ( (\inst5|LessThan4~3_combout  & ((!\inst5|LessThan4~2_combout ) # ((\inst5|count_10Hz [14]) # (\inst5|LessThan4~1_combout )))) ) ) ) # ( \inst5|clock_10Hz_int~q  & ( 
// !\inst5|count_10Hz[13]~DUPLICATE_q  & ( (!\inst5|LessThan4~3_combout ) # (!\inst5|count_10Hz [14]) ) ) ) # ( !\inst5|clock_10Hz_int~q  & ( !\inst5|count_10Hz[13]~DUPLICATE_q  & ( (\inst5|LessThan4~3_combout  & \inst5|count_10Hz [14]) ) ) )

	.dataa(!\inst5|LessThan4~2_combout ),
	.datab(!\inst5|LessThan4~1_combout ),
	.datac(!\inst5|LessThan4~3_combout ),
	.datad(!\inst5|count_10Hz [14]),
	.datae(!\inst5|clock_10Hz_int~q ),
	.dataf(!\inst5|count_10Hz[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|clock_10Hz_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|clock_10Hz_int~0 .extended_lut = "off";
defparam \inst5|clock_10Hz_int~0 .lut_mask = 64'h000FFFF00B0FF4F0;
defparam \inst5|clock_10Hz_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N13
dffeas \inst5|clock_10Hz_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst5|clock_10Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_10Hz_int .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N10
dffeas \inst5|clock_10Hz (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|clock_10Hz_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz .is_wysiwyg = "true";
defparam \inst5|clock_10Hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N24
cyclonev_lcell_comb \inst4|IO_EN~0 (
// Equation(s):
// \inst4|IO_EN~0_combout  = ( !\inst|IR [0] & ( (\inst|IR [1] & !\inst|IR [2]) ) )

	.dataa(gnd),
	.datab(!\inst|IR [1]),
	.datac(gnd),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_EN~0 .extended_lut = "off";
defparam \inst4|IO_EN~0 .lut_mask = 64'h3300330000000000;
defparam \inst4|IO_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N51
cyclonev_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = ( !\inst|IR [4] & ( !\inst|IR [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~0 .extended_lut = "off";
defparam \inst|Selector12~0 .lut_mask = 64'hFF00FF0000000000;
defparam \inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N56
dffeas \inst|IR[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|operand[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[6] .is_wysiwyg = "true";
defparam \inst|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N9
cyclonev_lcell_comb \inst9|inst3|Equal1~0 (
// Equation(s):
// \inst9|inst3|Equal1~0_combout  = ( !\inst|IR [6] & ( !\inst|IR [5] & ( (!\inst|IR [8] & (!\inst|IR [7] & (!\inst|IR [10] & !\inst|IR [9]))) ) ) )

	.dataa(!\inst|IR [8]),
	.datab(!\inst|IR [7]),
	.datac(!\inst|IR [10]),
	.datad(!\inst|IR [9]),
	.datae(!\inst|IR [6]),
	.dataf(!\inst|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Equal1~0 .extended_lut = "off";
defparam \inst9|inst3|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \inst9|inst3|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N48
cyclonev_lcell_comb \inst4|process_0~0 (
// Equation(s):
// \inst4|process_0~0_combout  = ( \inst9|inst3|Equal1~0_combout  & ( (!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]) # ((\inst4|IO_EN~0_combout  & (\inst|Selector12~0_combout  & \inst|IO_WRITE~q ))) ) ) # ( !\inst9|inst3|Equal1~0_combout  & ( 
// !\inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datab(!\inst4|IO_EN~0_combout ),
	.datac(!\inst|Selector12~0_combout ),
	.datad(!\inst|IO_WRITE~q ),
	.datae(gnd),
	.dataf(!\inst9|inst3|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|process_0~0 .extended_lut = "off";
defparam \inst4|process_0~0 .lut_mask = 64'hAAAAAAAAAAABAAAB;
defparam \inst4|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N10
dffeas \inst4|COUNT[4] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[4] .is_wysiwyg = "true";
defparam \inst4|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N30
cyclonev_lcell_comb \inst4|COUNT[0]~0 (
// Equation(s):
// \inst4|COUNT[0]~0_combout  = ( !\inst4|COUNT[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|COUNT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|COUNT[0]~0 .extended_lut = "off";
defparam \inst4|COUNT[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst4|COUNT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N46
dffeas \inst4|COUNT[0]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N0
cyclonev_lcell_comb \inst4|Add0~41 (
// Equation(s):
// \inst4|Add0~41_sumout  = SUM(( \inst4|COUNT [1] ) + ( \inst4|COUNT[0]~DUPLICATE_q  ) + ( !VCC ))
// \inst4|Add0~42  = CARRY(( \inst4|COUNT [1] ) + ( \inst4|COUNT[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\inst4|COUNT [1]),
	.datab(!\inst4|COUNT[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~41_sumout ),
	.cout(\inst4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~41 .extended_lut = "off";
defparam \inst4|Add0~41 .lut_mask = 64'h0000CCCC00005555;
defparam \inst4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N2
dffeas \inst4|COUNT[1] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1] .is_wysiwyg = "true";
defparam \inst4|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N3
cyclonev_lcell_comb \inst4|Add0~37 (
// Equation(s):
// \inst4|Add0~37_sumout  = SUM(( \inst4|COUNT[2]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~42  ))
// \inst4|Add0~38  = CARRY(( \inst4|COUNT[2]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~37_sumout ),
	.cout(\inst4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~37 .extended_lut = "off";
defparam \inst4|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N4
dffeas \inst4|COUNT[2]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N6
cyclonev_lcell_comb \inst4|Add0~33 (
// Equation(s):
// \inst4|Add0~33_sumout  = SUM(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~38  ))
// \inst4|Add0~34  = CARRY(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~33_sumout ),
	.cout(\inst4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~33 .extended_lut = "off";
defparam \inst4|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N8
dffeas \inst4|COUNT[3] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[3] .is_wysiwyg = "true";
defparam \inst4|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N9
cyclonev_lcell_comb \inst4|Add0~29 (
// Equation(s):
// \inst4|Add0~29_sumout  = SUM(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~34  ))
// \inst4|Add0~30  = CARRY(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~34  ))

	.dataa(!\inst4|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~29_sumout ),
	.cout(\inst4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~29 .extended_lut = "off";
defparam \inst4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N11
dffeas \inst4|COUNT[4]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N39
cyclonev_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = ( \inst|AC [4] & ( \inst4|COUNT[4]~DUPLICATE_q  & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst7|CHIP_SELECT~combout ) # (\SW[4]~input_o ))) ) ) ) # ( !\inst|AC [4] & ( \inst4|COUNT[4]~DUPLICATE_q  & ( 
// (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst7|CHIP_SELECT~combout  & ((!\inst|io_drive_en~q ))) # (\inst7|CHIP_SELECT~combout  & (\SW[4]~input_o )))) ) ) ) # ( \inst|AC [4] & ( !\inst4|COUNT[4]~DUPLICATE_q  & ( (\inst|state.ex_in2~DUPLICATE_q  & 
// ((!\inst7|CHIP_SELECT~combout  & ((\inst|io_drive_en~q ))) # (\inst7|CHIP_SELECT~combout  & (\SW[4]~input_o )))) ) ) ) # ( !\inst|AC [4] & ( !\inst4|COUNT[4]~DUPLICATE_q  & ( (\inst7|CHIP_SELECT~combout  & (\SW[4]~input_o  & \inst|state.ex_in2~DUPLICATE_q 
// )) ) ) )

	.dataa(!\inst7|CHIP_SELECT~combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\inst|io_drive_en~q ),
	.datad(!\inst|state.ex_in2~DUPLICATE_q ),
	.datae(!\inst|AC [4]),
	.dataf(!\inst4|COUNT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~0 .extended_lut = "off";
defparam \inst|Selector23~0 .lut_mask = 64'h0011001B00B100BB;
defparam \inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N25
dffeas \inst4|COUNT[9]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N12
cyclonev_lcell_comb \inst4|Add0~25 (
// Equation(s):
// \inst4|Add0~25_sumout  = SUM(( \inst4|COUNT[5]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~30  ))
// \inst4|Add0~26  = CARRY(( \inst4|COUNT[5]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~25_sumout ),
	.cout(\inst4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~25 .extended_lut = "off";
defparam \inst4|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N13
dffeas \inst4|COUNT[5]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N15
cyclonev_lcell_comb \inst4|Add0~5 (
// Equation(s):
// \inst4|Add0~5_sumout  = SUM(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~26  ))
// \inst4|Add0~6  = CARRY(( \inst4|COUNT [6] ) + ( GND ) + ( \inst4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~5_sumout ),
	.cout(\inst4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~5 .extended_lut = "off";
defparam \inst4|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N16
dffeas \inst4|COUNT[6] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6] .is_wysiwyg = "true";
defparam \inst4|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N18
cyclonev_lcell_comb \inst4|Add0~53 (
// Equation(s):
// \inst4|Add0~53_sumout  = SUM(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~6  ))
// \inst4|Add0~54  = CARRY(( \inst4|COUNT [7] ) + ( GND ) + ( \inst4|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~53_sumout ),
	.cout(\inst4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~53 .extended_lut = "off";
defparam \inst4|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N19
dffeas \inst4|COUNT[7] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[7] .is_wysiwyg = "true";
defparam \inst4|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N21
cyclonev_lcell_comb \inst4|Add0~49 (
// Equation(s):
// \inst4|Add0~49_sumout  = SUM(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~54  ))
// \inst4|Add0~50  = CARRY(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~54  ))

	.dataa(!\inst4|COUNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~49_sumout ),
	.cout(\inst4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~49 .extended_lut = "off";
defparam \inst4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N23
dffeas \inst4|COUNT[8] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[8] .is_wysiwyg = "true";
defparam \inst4|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N24
cyclonev_lcell_comb \inst4|Add0~45 (
// Equation(s):
// \inst4|Add0~45_sumout  = SUM(( \inst4|COUNT[9]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~50  ))
// \inst4|Add0~46  = CARRY(( \inst4|COUNT[9]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~45_sumout ),
	.cout(\inst4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~45 .extended_lut = "off";
defparam \inst4|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N26
dffeas \inst4|COUNT[9] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[9] .is_wysiwyg = "true";
defparam \inst4|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N42
cyclonev_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = ( \inst7|CHIP_SELECT~combout  & ( \SW[9]~input_o  & ( \inst|state.ex_in2~DUPLICATE_q  ) ) ) # ( !\inst7|CHIP_SELECT~combout  & ( \SW[9]~input_o  & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst|io_drive_en~q  & ((\inst4|COUNT 
// [9]))) # (\inst|io_drive_en~q  & (\inst|AC [9])))) ) ) ) # ( !\inst7|CHIP_SELECT~combout  & ( !\SW[9]~input_o  & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst|io_drive_en~q  & ((\inst4|COUNT [9]))) # (\inst|io_drive_en~q  & (\inst|AC [9])))) ) ) )

	.dataa(!\inst|AC [9]),
	.datab(!\inst4|COUNT [9]),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|io_drive_en~q ),
	.datae(!\inst7|CHIP_SELECT~combout ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~0 .extended_lut = "off";
defparam \inst|Selector18~0 .lut_mask = 64'h0305000003050F0F;
defparam \inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y34_N20
dffeas \inst4|COUNT[7]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N12
cyclonev_lcell_comb \IO_DATA[7]~17 (
// Equation(s):
// \IO_DATA[7]~17_combout  = ( \inst4|COUNT[7]~DUPLICATE_q  & ( (!\inst7|CHIP_SELECT~combout  & ((!\inst|io_drive_en~q ) # ((\inst|AC [7])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[7]~input_o )))) ) ) # ( !\inst4|COUNT[7]~DUPLICATE_q  & ( 
// (!\inst7|CHIP_SELECT~combout  & (\inst|io_drive_en~q  & ((\inst|AC [7])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[7]~input_o )))) ) )

	.dataa(!\inst|io_drive_en~q ),
	.datab(!\inst7|CHIP_SELECT~combout ),
	.datac(!\SW[7]~input_o ),
	.datad(!\inst|AC [7]),
	.datae(gnd),
	.dataf(!\inst4|COUNT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[7]~17 .extended_lut = "off";
defparam \IO_DATA[7]~17 .lut_mask = 64'h034703478BCF8BCF;
defparam \IO_DATA[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N51
cyclonev_lcell_comb \inst|state~37 (
// Equation(s):
// \inst|state~37_combout  = ( \inst|state~34_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~37 .extended_lut = "off";
defparam \inst|state~37 .lut_mask = 64'h0000000022222222;
defparam \inst|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N6
cyclonev_lcell_comb \inst|state~43 (
// Equation(s):
// \inst|state~43_combout  = ( \inst|state~37_combout  & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( \inst|altsyncram_component|auto_generated|q_a [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(!\inst|state~37_combout ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~43 .extended_lut = "off";
defparam \inst|state~43 .lut_mask = 64'h00000F0F00000000;
defparam \inst|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N7
dffeas \inst|state.ex_sub~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~43_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_sub~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N27
cyclonev_lcell_comb \inst|state~42 (
// Equation(s):
// \inst|state~42_combout  = ( \inst|state~32_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~42 .extended_lut = "off";
defparam \inst|state~42 .lut_mask = 64'h0000000022222222;
defparam \inst|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N28
dffeas \inst|state.ex_addi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~42_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_addi .is_wysiwyg = "true";
defparam \inst|state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y34_N17
dffeas \inst4|COUNT[6]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N42
cyclonev_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = ( \inst|AC [6] & ( \inst4|COUNT[6]~DUPLICATE_q  & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst7|CHIP_SELECT~combout ) # (\SW[6]~input_o ))) ) ) ) # ( !\inst|AC [6] & ( \inst4|COUNT[6]~DUPLICATE_q  & ( 
// (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst7|CHIP_SELECT~combout  & (!\inst|io_drive_en~q )) # (\inst7|CHIP_SELECT~combout  & ((\SW[6]~input_o ))))) ) ) ) # ( \inst|AC [6] & ( !\inst4|COUNT[6]~DUPLICATE_q  & ( (\inst|state.ex_in2~DUPLICATE_q  & 
// ((!\inst7|CHIP_SELECT~combout  & (\inst|io_drive_en~q )) # (\inst7|CHIP_SELECT~combout  & ((\SW[6]~input_o ))))) ) ) ) # ( !\inst|AC [6] & ( !\inst4|COUNT[6]~DUPLICATE_q  & ( (\inst|state.ex_in2~DUPLICATE_q  & (\SW[6]~input_o  & \inst7|CHIP_SELECT~combout 
// )) ) ) )

	.dataa(!\inst|state.ex_in2~DUPLICATE_q ),
	.datab(!\inst|io_drive_en~q ),
	.datac(!\SW[6]~input_o ),
	.datad(!\inst7|CHIP_SELECT~combout ),
	.datae(!\inst|AC [6]),
	.dataf(!\inst4|COUNT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~0 .extended_lut = "off";
defparam \inst|Selector21~0 .lut_mask = 64'h0005110544055505;
defparam \inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N48
cyclonev_lcell_comb \inst|state~33 (
// Equation(s):
// \inst|state~33_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( \inst|state~32_combout  & ( \inst|altsyncram_component|auto_generated|q_a [14] ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst|state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~33 .extended_lut = "off";
defparam \inst|state~33 .lut_mask = 64'h0000000033330000;
defparam \inst|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N49
dffeas \inst|state.ex_shift (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~33_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_shift .is_wysiwyg = "true";
defparam \inst|state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N54
cyclonev_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = ( !\inst|IR [3] & ( \inst|state.ex_shift~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_shift~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~0 .extended_lut = "off";
defparam \inst|Selector13~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N33
cyclonev_lcell_comb \inst|shifter|sbit[1][2]~9 (
// Equation(s):
// \inst|shifter|sbit[1][2]~9_combout  = ( \inst|AC [2] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [1]))) # (\inst|IR [4] & (\inst|AC [3]))) ) ) # ( !\inst|AC [2] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [1]))) # (\inst|IR [4] & (\inst|AC 
// [3])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][2]~9 .extended_lut = "off";
defparam \inst|shifter|sbit[1][2]~9 .lut_mask = 64'h01230123CDEFCDEF;
defparam \inst|shifter|sbit[1][2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N6
cyclonev_lcell_comb \inst|shifter|sbit[1][4]~8 (
// Equation(s):
// \inst|shifter|sbit[1][4]~8_combout  = ( \inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [4])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [5])))) ) ) # ( !\inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [4])))) # (\inst|IR [0] & (\inst|IR [4] & 
// ((\inst|AC [5])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [4]),
	.datac(!\inst|AC [5]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][4]~8 .extended_lut = "off";
defparam \inst|shifter|sbit[1][4]~8 .lut_mask = 64'h3305330533AF33AF;
defparam \inst|shifter|sbit[1][4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N42
cyclonev_lcell_comb \inst|shifter|sbit[2][2]~16 (
// Equation(s):
// \inst|shifter|sbit[2][2]~16_combout  = ( \inst|IR [0] & ( \inst|AC [0] & ( (!\inst|IR [1] & (\inst|shifter|sbit[1][2]~9_combout )) # (\inst|IR [1] & (((\inst|IR [4] & \inst|shifter|sbit[1][4]~8_combout )))) ) ) ) # ( !\inst|IR [0] & ( \inst|AC [0] & ( 
// (!\inst|IR [1] & (\inst|shifter|sbit[1][2]~9_combout )) # (\inst|IR [1] & (((!\inst|IR [4]) # (\inst|shifter|sbit[1][4]~8_combout )))) ) ) ) # ( \inst|IR [0] & ( !\inst|AC [0] & ( (!\inst|IR [1] & (\inst|shifter|sbit[1][2]~9_combout )) # (\inst|IR [1] & 
// (((\inst|IR [4] & \inst|shifter|sbit[1][4]~8_combout )))) ) ) ) # ( !\inst|IR [0] & ( !\inst|AC [0] & ( (!\inst|IR [1] & (\inst|shifter|sbit[1][2]~9_combout )) # (\inst|IR [1] & (((\inst|IR [4] & \inst|shifter|sbit[1][4]~8_combout )))) ) ) )

	.dataa(!\inst|shifter|sbit[1][2]~9_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|sbit[1][4]~8_combout ),
	.datae(!\inst|IR [0]),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][2]~16 .extended_lut = "off";
defparam \inst|shifter|sbit[2][2]~16 .lut_mask = 64'h4447444774774447;
defparam \inst|shifter|sbit[2][2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N30
cyclonev_lcell_comb \inst|shifter|sbit[1][6]~5 (
// Equation(s):
// \inst|shifter|sbit[1][6]~5_combout  = ( \inst|AC [5] & ( (!\inst|IR [0] & (((\inst|AC [6])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [7])))) ) ) # ( !\inst|AC [5] & ( (!\inst|IR [0] & (((\inst|AC [6])))) # (\inst|IR [0] & (\inst|IR [4] & 
// ((\inst|AC [7])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [6]),
	.datad(!\inst|AC [7]),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][6]~5 .extended_lut = "off";
defparam \inst|shifter|sbit[1][6]~5 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \inst|shifter|sbit[1][6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N36
cyclonev_lcell_comb \inst|shifter|sbit[2][6]~15 (
// Equation(s):
// \inst|shifter|sbit[2][6]~15_combout  = ( \inst|shifter|sbit[1][6]~5_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & (\inst|shifter|sbit[1][4]~8_combout )) # (\inst|IR [4] & ((\inst|shifter|sbit[1][8]~4_combout )))) ) ) # ( 
// !\inst|shifter|sbit[1][6]~5_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & (\inst|shifter|sbit[1][4]~8_combout )) # (\inst|IR [4] & ((\inst|shifter|sbit[1][8]~4_combout ))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[1][4]~8_combout ),
	.datad(!\inst|shifter|sbit[1][8]~4_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][6]~15 .extended_lut = "off";
defparam \inst|shifter|sbit[2][6]~15 .lut_mask = 64'h02130213CEDFCEDF;
defparam \inst|shifter|sbit[2][6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N15
cyclonev_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = ( \inst|IR [2] & ( (\inst|Selector13~0_combout  & (\inst|IR [4] & \inst|shifter|sbit[2][6]~15_combout )) ) ) # ( !\inst|IR [2] & ( (\inst|Selector13~0_combout  & \inst|shifter|sbit[2][2]~16_combout ) ) )

	.dataa(!\inst|Selector13~0_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|sbit[2][2]~16_combout ),
	.datad(!\inst|shifter|sbit[2][6]~15_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~2 .extended_lut = "off";
defparam \inst|Selector25~2 .lut_mask = 64'h0505050500110011;
defparam \inst|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y34_N5
dffeas \inst4|COUNT[2] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[2] .is_wysiwyg = "true";
defparam \inst4|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N33
cyclonev_lcell_comb \IO_DATA[2]~12 (
// Equation(s):
// \IO_DATA[2]~12_combout  = ( \inst4|COUNT [2] & ( (!\inst7|CHIP_SELECT~combout  & (((!\inst|io_drive_en~q )) # (\inst|AC [2]))) # (\inst7|CHIP_SELECT~combout  & (((\SW[2]~input_o )))) ) ) # ( !\inst4|COUNT [2] & ( (!\inst7|CHIP_SELECT~combout  & (\inst|AC 
// [2] & ((\inst|io_drive_en~q )))) # (\inst7|CHIP_SELECT~combout  & (((\SW[2]~input_o )))) ) )

	.dataa(!\inst|AC [2]),
	.datab(!\SW[2]~input_o ),
	.datac(!\inst7|CHIP_SELECT~combout ),
	.datad(!\inst|io_drive_en~q ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~12 .extended_lut = "off";
defparam \IO_DATA[2]~12 .lut_mask = 64'h03530353F353F353;
defparam \IO_DATA[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N0
cyclonev_lcell_comb \inst|Add3~45 (
// Equation(s):
// \inst|Add3~45_sumout  = SUM(( \inst|IR [0] ) + ( \inst|AC [0] ) + ( !VCC ))
// \inst|Add3~46  = CARRY(( \inst|IR [0] ) + ( \inst|AC [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~45_sumout ),
	.cout(\inst|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~45 .extended_lut = "off";
defparam \inst|Add3~45 .lut_mask = 64'h0000F0F000003333;
defparam \inst|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N3
cyclonev_lcell_comb \inst|Add3~41 (
// Equation(s):
// \inst|Add3~41_sumout  = SUM(( \inst|IR [1] ) + ( \inst|AC [1] ) + ( \inst|Add3~46  ))
// \inst|Add3~42  = CARRY(( \inst|IR [1] ) + ( \inst|AC [1] ) + ( \inst|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [1]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~41_sumout ),
	.cout(\inst|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~41 .extended_lut = "off";
defparam \inst|Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N6
cyclonev_lcell_comb \inst|Add3~37 (
// Equation(s):
// \inst|Add3~37_sumout  = SUM(( \inst|AC [2] ) + ( \inst|IR [2] ) + ( \inst|Add3~42  ))
// \inst|Add3~38  = CARRY(( \inst|AC [2] ) + ( \inst|IR [2] ) + ( \inst|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [2]),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~37_sumout ),
	.cout(\inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~37 .extended_lut = "off";
defparam \inst|Add3~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N48
cyclonev_lcell_comb \inst|state~35 (
// Equation(s):
// \inst|state~35_combout  = ( \inst|state~34_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~35 .extended_lut = "off";
defparam \inst|state~35 .lut_mask = 64'h0000000011111111;
defparam \inst|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N36
cyclonev_lcell_comb \inst|state~36 (
// Equation(s):
// \inst|state~36_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|state~35_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(!\inst|state~35_combout ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~36 .extended_lut = "off";
defparam \inst|state~36 .lut_mask = 64'h00CC000000CC0000;
defparam \inst|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N37
dffeas \inst|state.ex_loadi (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~36_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_loadi .is_wysiwyg = "true";
defparam \inst|state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N54
cyclonev_lcell_comb \inst|Selector25~3 (
// Equation(s):
// \inst|Selector25~3_combout  = ( \inst|state.ex_loadi~q  & ( \inst|IR [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~3 .extended_lut = "off";
defparam \inst|Selector25~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N0
cyclonev_lcell_comb \inst|Add2~45 (
// Equation(s):
// \inst|Add2~45_sumout  = SUM(( !\inst|altsyncram_component|auto_generated|q_a [0] $ (!\inst|AC [0]) ) + ( !VCC ) + ( !VCC ))
// \inst|Add2~46  = CARRY(( !\inst|altsyncram_component|auto_generated|q_a [0] $ (!\inst|AC [0]) ) + ( !VCC ) + ( !VCC ))
// \inst|Add2~47  = SHARE((!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|AC [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|AC [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add2~45_sumout ),
	.cout(\inst|Add2~46 ),
	.shareout(\inst|Add2~47 ));
// synopsys translate_off
defparam \inst|Add2~45 .extended_lut = "off";
defparam \inst|Add2~45 .lut_mask = 64'h0000F0FF00000FF0;
defparam \inst|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N3
cyclonev_lcell_comb \inst|Add2~41 (
// Equation(s):
// \inst|Add2~41_sumout  = SUM(( !\inst|AC [1] $ (\inst|altsyncram_component|auto_generated|q_a [1]) ) + ( \inst|Add2~47  ) + ( \inst|Add2~46  ))
// \inst|Add2~42  = CARRY(( !\inst|AC [1] $ (\inst|altsyncram_component|auto_generated|q_a [1]) ) + ( \inst|Add2~47  ) + ( \inst|Add2~46  ))
// \inst|Add2~43  = SHARE((\inst|AC [1] & !\inst|altsyncram_component|auto_generated|q_a [1]))

	.dataa(!\inst|AC [1]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~46 ),
	.sharein(\inst|Add2~47 ),
	.combout(),
	.sumout(\inst|Add2~41_sumout ),
	.cout(\inst|Add2~42 ),
	.shareout(\inst|Add2~43 ));
// synopsys translate_off
defparam \inst|Add2~41 .extended_lut = "off";
defparam \inst|Add2~41 .lut_mask = 64'h000050500000A5A5;
defparam \inst|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N6
cyclonev_lcell_comb \inst|Add2~37 (
// Equation(s):
// \inst|Add2~37_sumout  = SUM(( !\inst|AC [2] $ (\inst|altsyncram_component|auto_generated|q_a [2]) ) + ( \inst|Add2~43  ) + ( \inst|Add2~42  ))
// \inst|Add2~38  = CARRY(( !\inst|AC [2] $ (\inst|altsyncram_component|auto_generated|q_a [2]) ) + ( \inst|Add2~43  ) + ( \inst|Add2~42  ))
// \inst|Add2~39  = SHARE((\inst|AC [2] & !\inst|altsyncram_component|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(!\inst|AC [2]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~42 ),
	.sharein(\inst|Add2~43 ),
	.combout(),
	.sumout(\inst|Add2~37_sumout ),
	.cout(\inst|Add2~38 ),
	.shareout(\inst|Add2~39 ));
// synopsys translate_off
defparam \inst|Add2~37 .extended_lut = "off";
defparam \inst|Add2~37 .lut_mask = 64'h000030300000C3C3;
defparam \inst|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N9
cyclonev_lcell_comb \inst|state~39 (
// Equation(s):
// \inst|state~39_combout  = ( \inst|state~34_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & (!\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [11] & 
// !\inst|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~39 .extended_lut = "off";
defparam \inst|state~39 .lut_mask = 64'h0000000040004000;
defparam \inst|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N10
dffeas \inst|state.ex_or (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~39_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_or .is_wysiwyg = "true";
defparam \inst|state.ex_or .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N15
cyclonev_lcell_comb \inst|state~41 (
// Equation(s):
// \inst|state~41_combout  = ( \inst|state~37_combout  & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( !\inst|altsyncram_component|auto_generated|q_a [13] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|state~37_combout ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~41 .extended_lut = "off";
defparam \inst|state~41 .lut_mask = 64'h0000AAAA00000000;
defparam \inst|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N17
dffeas \inst|state.ex_load (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~41_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_load .is_wysiwyg = "true";
defparam \inst|state.ex_load .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N33
cyclonev_lcell_comb \inst|state~38 (
// Equation(s):
// \inst|state~38_combout  = ( \inst|state~37_combout  & ( \inst|altsyncram_component|auto_generated|q_a [14] & ( !\inst|altsyncram_component|auto_generated|q_a [13] ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|state~37_combout ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~38 .extended_lut = "off";
defparam \inst|state~38 .lut_mask = 64'h000000000000AAAA;
defparam \inst|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N34
dffeas \inst|state.ex_xor (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~38_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_xor .is_wysiwyg = "true";
defparam \inst|state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N15
cyclonev_lcell_comb \inst|state~40 (
// Equation(s):
// \inst|state~40_combout  = (\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|state~35_combout  & !\inst|altsyncram_component|auto_generated|q_a [14]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\inst|state~35_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~40 .extended_lut = "off";
defparam \inst|state~40 .lut_mask = 64'h0500050005000500;
defparam \inst|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \inst|state.ex_and (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state~40_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_and .is_wysiwyg = "true";
defparam \inst|state.ex_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N36
cyclonev_lcell_comb \inst|Selector25~4 (
// Equation(s):
// \inst|Selector25~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|AC [2] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [2] & ( \inst|AC 
// [2] & ( (!\inst|state.ex_or~q  & !\inst|state.ex_xor~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|AC [2] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_xor~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [2] & ( !\inst|AC [2] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~4 .extended_lut = "off";
defparam \inst|Selector25~4 .lut_mask = 64'hFFFF8080A0A08800;
defparam \inst|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N54
cyclonev_lcell_comb \inst|Selector25~5 (
// Equation(s):
// \inst|Selector25~5_combout  = ( \inst|state.ex_sub~DUPLICATE_q  & ( \inst|state.ex_addi~q  & ( (!\inst|Add3~37_sumout  & (!\inst|Selector25~3_combout  & (!\inst|Add2~37_sumout  & \inst|Selector25~4_combout ))) ) ) ) # ( !\inst|state.ex_sub~DUPLICATE_q  & 
// ( \inst|state.ex_addi~q  & ( (!\inst|Add3~37_sumout  & (!\inst|Selector25~3_combout  & \inst|Selector25~4_combout )) ) ) ) # ( \inst|state.ex_sub~DUPLICATE_q  & ( !\inst|state.ex_addi~q  & ( (!\inst|Selector25~3_combout  & (!\inst|Add2~37_sumout  & 
// \inst|Selector25~4_combout )) ) ) ) # ( !\inst|state.ex_sub~DUPLICATE_q  & ( !\inst|state.ex_addi~q  & ( (!\inst|Selector25~3_combout  & \inst|Selector25~4_combout ) ) ) )

	.dataa(!\inst|Add3~37_sumout ),
	.datab(!\inst|Selector25~3_combout ),
	.datac(!\inst|Add2~37_sumout ),
	.datad(!\inst|Selector25~4_combout ),
	.datae(!\inst|state.ex_sub~DUPLICATE_q ),
	.dataf(!\inst|state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~5 .extended_lut = "off";
defparam \inst|Selector25~5 .lut_mask = 64'h00CC00C000880080;
defparam \inst|Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N0
cyclonev_lcell_comb \inst|Add1~45 (
// Equation(s):
// \inst|Add1~45_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [0] ) + ( \inst|AC [0] ) + ( !VCC ))
// \inst|Add1~46  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [0] ) + ( \inst|AC [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst|AC [0]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~45_sumout ),
	.cout(\inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~45 .extended_lut = "off";
defparam \inst|Add1~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N3
cyclonev_lcell_comb \inst|Add1~41 (
// Equation(s):
// \inst|Add1~41_sumout  = SUM(( \inst|AC [1] ) + ( \inst|altsyncram_component|auto_generated|q_a [1] ) + ( \inst|Add1~46  ))
// \inst|Add1~42  = CARRY(( \inst|AC [1] ) + ( \inst|altsyncram_component|auto_generated|q_a [1] ) + ( \inst|Add1~46  ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~41_sumout ),
	.cout(\inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~41 .extended_lut = "off";
defparam \inst|Add1~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N6
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [2] ) + ( \inst|AC [2] ) + ( \inst|Add1~42  ))
// \inst|Add1~38  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [2] ) + ( \inst|AC [2] ) + ( \inst|Add1~42  ))

	.dataa(gnd),
	.datab(!\inst|AC [2]),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N12
cyclonev_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = (\inst|Add1~37_sumout  & \inst|state.ex_add~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Add1~37_sumout ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~0 .extended_lut = "off";
defparam \inst|Selector25~0 .lut_mask = 64'h000F000F000F000F;
defparam \inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N21
cyclonev_lcell_comb \IO_DATA[12]~0 (
// Equation(s):
// \IO_DATA[12]~0_combout  = ( \inst|AC [12] & ( \inst|io_drive_en~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|io_drive_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~0 .extended_lut = "off";
defparam \IO_DATA[12]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \IO_DATA[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N15
cyclonev_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [12] & ( \inst|AC [12] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [12] & ( 
// \inst|AC [12] & ( (!\inst|state.ex_or~q  & !\inst|state.ex_xor~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [12] & ( !\inst|AC [12] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_xor~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [12] & ( !\inst|AC [12] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~0 .extended_lut = "off";
defparam \inst|Selector15~0 .lut_mask = 64'hFFFF8800AA008080;
defparam \inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N9
cyclonev_lcell_comb \inst4|IO_EN (
// Equation(s):
// \inst4|IO_EN~combout  = ( \inst4|IO_EN~0_combout  & ( (\inst|Selector12~0_combout  & (\inst|IO_READ~q  & \inst9|inst3|Equal1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst|IO_READ~q ),
	.datad(!\inst9|inst3|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\inst4|IO_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_EN .extended_lut = "off";
defparam \inst4|IO_EN .lut_mask = 64'h0000000000030003;
defparam \inst4|IO_EN .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N27
cyclonev_lcell_comb \inst|Add1~49 (
// Equation(s):
// \inst|Add1~49_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [9] ) + ( \inst|AC [9] ) + ( \inst|Add1~54  ))
// \inst|Add1~50  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [9] ) + ( \inst|AC [9] ) + ( \inst|Add1~54  ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(!\inst|AC [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~49_sumout ),
	.cout(\inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~49 .extended_lut = "off";
defparam \inst|Add1~49 .lut_mask = 64'h0000F0F000005555;
defparam \inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N30
cyclonev_lcell_comb \inst|Add1~61 (
// Equation(s):
// \inst|Add1~61_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [10] ) + ( \inst|AC [10] ) + ( \inst|Add1~50  ))
// \inst|Add1~62  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [10] ) + ( \inst|AC [10] ) + ( \inst|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [10]),
	.datag(gnd),
	.cin(\inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~61_sumout ),
	.cout(\inst|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~61 .extended_lut = "off";
defparam \inst|Add1~61 .lut_mask = 64'h0000FF0000000F0F;
defparam \inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N33
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [11] ) + ( \inst|AC [11] ) + ( \inst|Add1~62  ))
// \inst|Add1~22  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [11] ) + ( \inst|AC [11] ) + ( \inst|Add1~62  ))

	.dataa(!\inst|AC [11]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N36
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [12] ) + ( \inst|AC [12] ) + ( \inst|Add1~22  ))
// \inst|Add1~2  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [12] ) + ( \inst|AC [12] ) + ( \inst|Add1~22  ))

	.dataa(gnd),
	.datab(!\inst|AC [12]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(\inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N39
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( \inst|AC [13] ) + ( \inst|altsyncram_component|auto_generated|q_a [13] ) + ( \inst|Add1~2  ))
// \inst|Add1~10  = CARRY(( \inst|AC [13] ) + ( \inst|altsyncram_component|auto_generated|q_a [13] ) + ( \inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(\inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N42
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [14] ) + ( \inst|AC [14] ) + ( \inst|Add1~10  ))
// \inst|Add1~18  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [14] ) + ( \inst|AC [14] ) + ( \inst|Add1~10  ))

	.dataa(gnd),
	.datab(!\inst|AC [14]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N9
cyclonev_lcell_comb \inst|Add2~33 (
// Equation(s):
// \inst|Add2~33_sumout  = SUM(( !\inst|AC [3] $ (\inst|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst|Add2~39  ) + ( \inst|Add2~38  ))
// \inst|Add2~34  = CARRY(( !\inst|AC [3] $ (\inst|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst|Add2~39  ) + ( \inst|Add2~38  ))
// \inst|Add2~35  = SHARE((\inst|AC [3] & !\inst|altsyncram_component|auto_generated|q_a [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [3]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~38 ),
	.sharein(\inst|Add2~39 ),
	.combout(),
	.sumout(\inst|Add2~33_sumout ),
	.cout(\inst|Add2~34 ),
	.shareout(\inst|Add2~35 ));
// synopsys translate_off
defparam \inst|Add2~33 .extended_lut = "off";
defparam \inst|Add2~33 .lut_mask = 64'h00000F000000F00F;
defparam \inst|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N12
cyclonev_lcell_comb \inst|Add2~29 (
// Equation(s):
// \inst|Add2~29_sumout  = SUM(( !\inst|AC [4] $ (\inst|altsyncram_component|auto_generated|q_a [4]) ) + ( \inst|Add2~35  ) + ( \inst|Add2~34  ))
// \inst|Add2~30  = CARRY(( !\inst|AC [4] $ (\inst|altsyncram_component|auto_generated|q_a [4]) ) + ( \inst|Add2~35  ) + ( \inst|Add2~34  ))
// \inst|Add2~31  = SHARE((\inst|AC [4] & !\inst|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [4]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~34 ),
	.sharein(\inst|Add2~35 ),
	.combout(),
	.sumout(\inst|Add2~29_sumout ),
	.cout(\inst|Add2~30 ),
	.shareout(\inst|Add2~31 ));
// synopsys translate_off
defparam \inst|Add2~29 .extended_lut = "off";
defparam \inst|Add2~29 .lut_mask = 64'h00000F000000F00F;
defparam \inst|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N15
cyclonev_lcell_comb \inst|Add2~25 (
// Equation(s):
// \inst|Add2~25_sumout  = SUM(( !\inst|AC [5] $ (\inst|altsyncram_component|auto_generated|q_a [5]) ) + ( \inst|Add2~31  ) + ( \inst|Add2~30  ))
// \inst|Add2~26  = CARRY(( !\inst|AC [5] $ (\inst|altsyncram_component|auto_generated|q_a [5]) ) + ( \inst|Add2~31  ) + ( \inst|Add2~30  ))
// \inst|Add2~27  = SHARE((\inst|AC [5] & !\inst|altsyncram_component|auto_generated|q_a [5]))

	.dataa(!\inst|AC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~30 ),
	.sharein(\inst|Add2~31 ),
	.combout(),
	.sumout(\inst|Add2~25_sumout ),
	.cout(\inst|Add2~26 ),
	.shareout(\inst|Add2~27 ));
// synopsys translate_off
defparam \inst|Add2~25 .extended_lut = "off";
defparam \inst|Add2~25 .lut_mask = 64'h000055000000AA55;
defparam \inst|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N18
cyclonev_lcell_comb \inst|Add2~5 (
// Equation(s):
// \inst|Add2~5_sumout  = SUM(( !\inst|AC [6] $ (\inst|altsyncram_component|auto_generated|q_a [6]) ) + ( \inst|Add2~27  ) + ( \inst|Add2~26  ))
// \inst|Add2~6  = CARRY(( !\inst|AC [6] $ (\inst|altsyncram_component|auto_generated|q_a [6]) ) + ( \inst|Add2~27  ) + ( \inst|Add2~26  ))
// \inst|Add2~7  = SHARE((\inst|AC [6] & !\inst|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(!\inst|AC [6]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~26 ),
	.sharein(\inst|Add2~27 ),
	.combout(),
	.sumout(\inst|Add2~5_sumout ),
	.cout(\inst|Add2~6 ),
	.shareout(\inst|Add2~7 ));
// synopsys translate_off
defparam \inst|Add2~5 .extended_lut = "off";
defparam \inst|Add2~5 .lut_mask = 64'h000030300000C3C3;
defparam \inst|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N21
cyclonev_lcell_comb \inst|Add2~57 (
// Equation(s):
// \inst|Add2~57_sumout  = SUM(( !\inst|AC [7] $ (\inst|altsyncram_component|auto_generated|q_a [7]) ) + ( \inst|Add2~7  ) + ( \inst|Add2~6  ))
// \inst|Add2~58  = CARRY(( !\inst|AC [7] $ (\inst|altsyncram_component|auto_generated|q_a [7]) ) + ( \inst|Add2~7  ) + ( \inst|Add2~6  ))
// \inst|Add2~59  = SHARE((\inst|AC [7] & !\inst|altsyncram_component|auto_generated|q_a [7]))

	.dataa(!\inst|AC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~6 ),
	.sharein(\inst|Add2~7 ),
	.combout(),
	.sumout(\inst|Add2~57_sumout ),
	.cout(\inst|Add2~58 ),
	.shareout(\inst|Add2~59 ));
// synopsys translate_off
defparam \inst|Add2~57 .extended_lut = "off";
defparam \inst|Add2~57 .lut_mask = 64'h000055000000AA55;
defparam \inst|Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N24
cyclonev_lcell_comb \inst|Add2~53 (
// Equation(s):
// \inst|Add2~53_sumout  = SUM(( !\inst|altsyncram_component|auto_generated|q_a [8] $ (\inst|AC [8]) ) + ( \inst|Add2~59  ) + ( \inst|Add2~58  ))
// \inst|Add2~54  = CARRY(( !\inst|altsyncram_component|auto_generated|q_a [8] $ (\inst|AC [8]) ) + ( \inst|Add2~59  ) + ( \inst|Add2~58  ))
// \inst|Add2~55  = SHARE((!\inst|altsyncram_component|auto_generated|q_a [8] & \inst|AC [8]))

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst|AC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~58 ),
	.sharein(\inst|Add2~59 ),
	.combout(),
	.sumout(\inst|Add2~53_sumout ),
	.cout(\inst|Add2~54 ),
	.shareout(\inst|Add2~55 ));
// synopsys translate_off
defparam \inst|Add2~53 .extended_lut = "off";
defparam \inst|Add2~53 .lut_mask = 64'h00000C0C0000C3C3;
defparam \inst|Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N27
cyclonev_lcell_comb \inst|Add2~49 (
// Equation(s):
// \inst|Add2~49_sumout  = SUM(( !\inst|altsyncram_component|auto_generated|q_a [9] $ (\inst|AC [9]) ) + ( \inst|Add2~55  ) + ( \inst|Add2~54  ))
// \inst|Add2~50  = CARRY(( !\inst|altsyncram_component|auto_generated|q_a [9] $ (\inst|AC [9]) ) + ( \inst|Add2~55  ) + ( \inst|Add2~54  ))
// \inst|Add2~51  = SHARE((!\inst|altsyncram_component|auto_generated|q_a [9] & \inst|AC [9]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(!\inst|AC [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~54 ),
	.sharein(\inst|Add2~55 ),
	.combout(),
	.sumout(\inst|Add2~49_sumout ),
	.cout(\inst|Add2~50 ),
	.shareout(\inst|Add2~51 ));
// synopsys translate_off
defparam \inst|Add2~49 .extended_lut = "off";
defparam \inst|Add2~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \inst|Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N30
cyclonev_lcell_comb \inst|Add2~61 (
// Equation(s):
// \inst|Add2~61_sumout  = SUM(( !\inst|AC [10] $ (\inst|altsyncram_component|auto_generated|q_a [10]) ) + ( \inst|Add2~51  ) + ( \inst|Add2~50  ))
// \inst|Add2~62  = CARRY(( !\inst|AC [10] $ (\inst|altsyncram_component|auto_generated|q_a [10]) ) + ( \inst|Add2~51  ) + ( \inst|Add2~50  ))
// \inst|Add2~63  = SHARE((\inst|AC [10] & !\inst|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(!\inst|AC [10]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~50 ),
	.sharein(\inst|Add2~51 ),
	.combout(),
	.sumout(\inst|Add2~61_sumout ),
	.cout(\inst|Add2~62 ),
	.shareout(\inst|Add2~63 ));
// synopsys translate_off
defparam \inst|Add2~61 .extended_lut = "off";
defparam \inst|Add2~61 .lut_mask = 64'h000030300000C3C3;
defparam \inst|Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N33
cyclonev_lcell_comb \inst|Add2~21 (
// Equation(s):
// \inst|Add2~21_sumout  = SUM(( !\inst|altsyncram_component|auto_generated|q_a [11] $ (\inst|AC [11]) ) + ( \inst|Add2~63  ) + ( \inst|Add2~62  ))
// \inst|Add2~22  = CARRY(( !\inst|altsyncram_component|auto_generated|q_a [11] $ (\inst|AC [11]) ) + ( \inst|Add2~63  ) + ( \inst|Add2~62  ))
// \inst|Add2~23  = SHARE((!\inst|altsyncram_component|auto_generated|q_a [11] & \inst|AC [11]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\inst|AC [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~62 ),
	.sharein(\inst|Add2~63 ),
	.combout(),
	.sumout(\inst|Add2~21_sumout ),
	.cout(\inst|Add2~22 ),
	.shareout(\inst|Add2~23 ));
// synopsys translate_off
defparam \inst|Add2~21 .extended_lut = "off";
defparam \inst|Add2~21 .lut_mask = 64'h00000A0A0000A5A5;
defparam \inst|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N36
cyclonev_lcell_comb \inst|Add2~1 (
// Equation(s):
// \inst|Add2~1_sumout  = SUM(( !\inst|altsyncram_component|auto_generated|q_a [12] $ (\inst|AC [12]) ) + ( \inst|Add2~23  ) + ( \inst|Add2~22  ))
// \inst|Add2~2  = CARRY(( !\inst|altsyncram_component|auto_generated|q_a [12] $ (\inst|AC [12]) ) + ( \inst|Add2~23  ) + ( \inst|Add2~22  ))
// \inst|Add2~3  = SHARE((!\inst|altsyncram_component|auto_generated|q_a [12] & \inst|AC [12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|AC [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~22 ),
	.sharein(\inst|Add2~23 ),
	.combout(),
	.sumout(\inst|Add2~1_sumout ),
	.cout(\inst|Add2~2 ),
	.shareout(\inst|Add2~3 ));
// synopsys translate_off
defparam \inst|Add2~1 .extended_lut = "off";
defparam \inst|Add2~1 .lut_mask = 64'h000000F00000F00F;
defparam \inst|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N39
cyclonev_lcell_comb \inst|Add2~9 (
// Equation(s):
// \inst|Add2~9_sumout  = SUM(( !\inst|altsyncram_component|auto_generated|q_a [13] $ (\inst|AC [13]) ) + ( \inst|Add2~3  ) + ( \inst|Add2~2  ))
// \inst|Add2~10  = CARRY(( !\inst|altsyncram_component|auto_generated|q_a [13] $ (\inst|AC [13]) ) + ( \inst|Add2~3  ) + ( \inst|Add2~2  ))
// \inst|Add2~11  = SHARE((!\inst|altsyncram_component|auto_generated|q_a [13] & \inst|AC [13]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\inst|AC [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~2 ),
	.sharein(\inst|Add2~3 ),
	.combout(),
	.sumout(\inst|Add2~9_sumout ),
	.cout(\inst|Add2~10 ),
	.shareout(\inst|Add2~11 ));
// synopsys translate_off
defparam \inst|Add2~9 .extended_lut = "off";
defparam \inst|Add2~9 .lut_mask = 64'h00000A0A0000A5A5;
defparam \inst|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N42
cyclonev_lcell_comb \inst|Add2~17 (
// Equation(s):
// \inst|Add2~17_sumout  = SUM(( !\inst|altsyncram_component|auto_generated|q_a [14] $ (\inst|AC [14]) ) + ( \inst|Add2~11  ) + ( \inst|Add2~10  ))
// \inst|Add2~18  = CARRY(( !\inst|altsyncram_component|auto_generated|q_a [14] $ (\inst|AC [14]) ) + ( \inst|Add2~11  ) + ( \inst|Add2~10  ))
// \inst|Add2~19  = SHARE((!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|AC [14]))

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst|AC [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~10 ),
	.sharein(\inst|Add2~11 ),
	.combout(),
	.sumout(\inst|Add2~17_sumout ),
	.cout(\inst|Add2~18 ),
	.shareout(\inst|Add2~19 ));
// synopsys translate_off
defparam \inst|Add2~17 .extended_lut = "off";
defparam \inst|Add2~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \inst|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N21
cyclonev_lcell_comb \inst|Add3~57 (
// Equation(s):
// \inst|Add3~57_sumout  = SUM(( \inst|IR [7] ) + ( \inst|AC [7] ) + ( \inst|Add3~6  ))
// \inst|Add3~58  = CARRY(( \inst|IR [7] ) + ( \inst|AC [7] ) + ( \inst|Add3~6  ))

	.dataa(!\inst|AC [7]),
	.datab(gnd),
	.datac(!\inst|IR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~57_sumout ),
	.cout(\inst|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~57 .extended_lut = "off";
defparam \inst|Add3~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \inst|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N24
cyclonev_lcell_comb \inst|Add3~53 (
// Equation(s):
// \inst|Add3~53_sumout  = SUM(( \inst|IR [8] ) + ( \inst|AC [8] ) + ( \inst|Add3~58  ))
// \inst|Add3~54  = CARRY(( \inst|IR [8] ) + ( \inst|AC [8] ) + ( \inst|Add3~58  ))

	.dataa(gnd),
	.datab(!\inst|IR [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [8]),
	.datag(gnd),
	.cin(\inst|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~53_sumout ),
	.cout(\inst|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~53 .extended_lut = "off";
defparam \inst|Add3~53 .lut_mask = 64'h0000FF0000003333;
defparam \inst|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N27
cyclonev_lcell_comb \inst|Add3~49 (
// Equation(s):
// \inst|Add3~49_sumout  = SUM(( \inst|IR [9] ) + ( \inst|AC [9] ) + ( \inst|Add3~54  ))
// \inst|Add3~50  = CARRY(( \inst|IR [9] ) + ( \inst|AC [9] ) + ( \inst|Add3~54  ))

	.dataa(!\inst|AC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|IR [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~49_sumout ),
	.cout(\inst|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~49 .extended_lut = "off";
defparam \inst|Add3~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \inst|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N30
cyclonev_lcell_comb \inst|Add3~61 (
// Equation(s):
// \inst|Add3~61_sumout  = SUM(( \inst|IR [10] ) + ( \inst|AC [10] ) + ( \inst|Add3~50  ))
// \inst|Add3~62  = CARRY(( \inst|IR [10] ) + ( \inst|AC [10] ) + ( \inst|Add3~50  ))

	.dataa(gnd),
	.datab(!\inst|IR [10]),
	.datac(!\inst|AC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~61_sumout ),
	.cout(\inst|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~61 .extended_lut = "off";
defparam \inst|Add3~61 .lut_mask = 64'h0000F0F000003333;
defparam \inst|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N33
cyclonev_lcell_comb \inst|Add3~21 (
// Equation(s):
// \inst|Add3~21_sumout  = SUM(( \inst|IR [10] ) + ( \inst|AC [11] ) + ( \inst|Add3~62  ))
// \inst|Add3~22  = CARRY(( \inst|IR [10] ) + ( \inst|AC [11] ) + ( \inst|Add3~62  ))

	.dataa(!\inst|AC [11]),
	.datab(!\inst|IR [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~21_sumout ),
	.cout(\inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~21 .extended_lut = "off";
defparam \inst|Add3~21 .lut_mask = 64'h0000AAAA00003333;
defparam \inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N36
cyclonev_lcell_comb \inst|Add3~1 (
// Equation(s):
// \inst|Add3~1_sumout  = SUM(( \inst|IR [10] ) + ( \inst|AC [12] ) + ( \inst|Add3~22  ))
// \inst|Add3~2  = CARRY(( \inst|IR [10] ) + ( \inst|AC [12] ) + ( \inst|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [12]),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~1_sumout ),
	.cout(\inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~1 .extended_lut = "off";
defparam \inst|Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N39
cyclonev_lcell_comb \inst|Add3~9 (
// Equation(s):
// \inst|Add3~9_sumout  = SUM(( \inst|AC [13] ) + ( \inst|IR [10] ) + ( \inst|Add3~2  ))
// \inst|Add3~10  = CARRY(( \inst|AC [13] ) + ( \inst|IR [10] ) + ( \inst|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [10]),
	.datad(!\inst|AC [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~9_sumout ),
	.cout(\inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~9 .extended_lut = "off";
defparam \inst|Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N42
cyclonev_lcell_comb \inst|Add3~17 (
// Equation(s):
// \inst|Add3~17_sumout  = SUM(( \inst|IR [10] ) + ( \inst|AC [14] ) + ( \inst|Add3~10  ))
// \inst|Add3~18  = CARRY(( \inst|IR [10] ) + ( \inst|AC [14] ) + ( \inst|Add3~10  ))

	.dataa(gnd),
	.datab(!\inst|IR [10]),
	.datac(!\inst|AC [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~17_sumout ),
	.cout(\inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~17 .extended_lut = "off";
defparam \inst|Add3~17 .lut_mask = 64'h0000F0F000003333;
defparam \inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N36
cyclonev_lcell_comb \inst|Selector13~5 (
// Equation(s):
// \inst|Selector13~5_combout  = ( !\inst|state.ex_addi~q  & ( \inst|Add3~17_sumout  & ( (!\inst|Add1~17_sumout  & ((!\inst|Add2~17_sumout ) # ((!\inst|state.ex_sub~DUPLICATE_q )))) # (\inst|Add1~17_sumout  & (!\inst|state.ex_add~q  & ((!\inst|Add2~17_sumout 
// ) # (!\inst|state.ex_sub~DUPLICATE_q )))) ) ) ) # ( \inst|state.ex_addi~q  & ( !\inst|Add3~17_sumout  & ( (!\inst|Add1~17_sumout  & ((!\inst|Add2~17_sumout ) # ((!\inst|state.ex_sub~DUPLICATE_q )))) # (\inst|Add1~17_sumout  & (!\inst|state.ex_add~q  & 
// ((!\inst|Add2~17_sumout ) # (!\inst|state.ex_sub~DUPLICATE_q )))) ) ) ) # ( !\inst|state.ex_addi~q  & ( !\inst|Add3~17_sumout  & ( (!\inst|Add1~17_sumout  & ((!\inst|Add2~17_sumout ) # ((!\inst|state.ex_sub~DUPLICATE_q )))) # (\inst|Add1~17_sumout  & 
// (!\inst|state.ex_add~q  & ((!\inst|Add2~17_sumout ) # (!\inst|state.ex_sub~DUPLICATE_q )))) ) ) )

	.dataa(!\inst|Add1~17_sumout ),
	.datab(!\inst|Add2~17_sumout ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|state.ex_sub~DUPLICATE_q ),
	.datae(!\inst|state.ex_addi~q ),
	.dataf(!\inst|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~5 .extended_lut = "off";
defparam \inst|Selector13~5 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \inst|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N3
cyclonev_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = ( \inst|IR [3] & ( (\inst|state.ex_shift~q  & !\inst|IR [4]) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~1 .extended_lut = "off";
defparam \inst|Selector13~1 .lut_mask = 64'h0000000050505050;
defparam \inst|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N24
cyclonev_lcell_comb \inst|shifter|sbit[3][14]~35 (
// Equation(s):
// \inst|shifter|sbit[3][14]~35_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & (\inst|shifter|sbit[2][10]~14_combout )) # (\inst|IR [4] & ((\inst|AC [15]))) ) ) # ( !\inst|IR [2] & ( \inst|shifter|sbit[2][14]~13_combout  ) )

	.dataa(!\inst|shifter|sbit[2][10]~14_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|sbit[2][14]~13_combout ),
	.datad(!\inst|AC [15]),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][14]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][14]~35 .extended_lut = "off";
defparam \inst|shifter|sbit[3][14]~35 .lut_mask = 64'h0F0F0F0F44774477;
defparam \inst|shifter|sbit[3][14]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N30
cyclonev_lcell_comb \inst|Selector13~3 (
// Equation(s):
// \inst|Selector13~3_combout  = ( \inst|AC [14] & ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( !\inst|AC [14] & ( 
// \inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( \inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_xor~q  & 
// !\inst|state.ex_or~q ) ) ) ) # ( !\inst|AC [14] & ( !\inst|altsyncram_component|auto_generated|q_a [14] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_load~q ),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~3 .extended_lut = "off";
defparam \inst|Selector13~3 .lut_mask = 64'hFFFFA0A0A000C000;
defparam \inst|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N18
cyclonev_lcell_comb \IO_DATA[14]~6 (
// Equation(s):
// \IO_DATA[14]~6_combout  = ( \inst|AC [14] & ( \inst|io_drive_en~q  ) )

	.dataa(gnd),
	.datab(!\inst|io_drive_en~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[14]~6 .extended_lut = "off";
defparam \IO_DATA[14]~6 .lut_mask = 64'h0000000033333333;
defparam \IO_DATA[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N27
cyclonev_lcell_comb \inst4|Add0~57 (
// Equation(s):
// \inst4|Add0~57_sumout  = SUM(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~46  ))
// \inst4|Add0~58  = CARRY(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~57_sumout ),
	.cout(\inst4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~57 .extended_lut = "off";
defparam \inst4|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N29
dffeas \inst4|COUNT[10] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[10] .is_wysiwyg = "true";
defparam \inst4|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N30
cyclonev_lcell_comb \inst4|Add0~21 (
// Equation(s):
// \inst4|Add0~21_sumout  = SUM(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~58  ))
// \inst4|Add0~22  = CARRY(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~21_sumout ),
	.cout(\inst4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~21 .extended_lut = "off";
defparam \inst4|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N31
dffeas \inst4|COUNT[11] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[11] .is_wysiwyg = "true";
defparam \inst4|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N33
cyclonev_lcell_comb \inst4|Add0~1 (
// Equation(s):
// \inst4|Add0~1_sumout  = SUM(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~22  ))
// \inst4|Add0~2  = CARRY(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~22  ))

	.dataa(!\inst4|COUNT [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~1_sumout ),
	.cout(\inst4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~1 .extended_lut = "off";
defparam \inst4|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N35
dffeas \inst4|COUNT[12] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[12] .is_wysiwyg = "true";
defparam \inst4|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N36
cyclonev_lcell_comb \inst4|Add0~9 (
// Equation(s):
// \inst4|Add0~9_sumout  = SUM(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~2  ))
// \inst4|Add0~10  = CARRY(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~2  ))

	.dataa(!\inst4|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~9_sumout ),
	.cout(\inst4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~9 .extended_lut = "off";
defparam \inst4|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N38
dffeas \inst4|COUNT[13] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[13] .is_wysiwyg = "true";
defparam \inst4|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N39
cyclonev_lcell_comb \inst4|Add0~17 (
// Equation(s):
// \inst4|Add0~17_sumout  = SUM(( \inst4|COUNT [14] ) + ( GND ) + ( \inst4|Add0~10  ))
// \inst4|Add0~18  = CARRY(( \inst4|COUNT [14] ) + ( GND ) + ( \inst4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|COUNT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~17_sumout ),
	.cout(\inst4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~17 .extended_lut = "off";
defparam \inst4|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N41
dffeas \inst4|COUNT[14] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[14] .is_wysiwyg = "true";
defparam \inst4|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N48
cyclonev_lcell_comb \inst|Selector13~4 (
// Equation(s):
// \inst|Selector13~4_combout  = ( !\inst|Selector13~2_combout  & ( \inst4|COUNT [14] & ( (\inst|Selector13~3_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # ((!\IO_DATA[14]~6_combout  & !\inst4|IO_EN~combout )))) ) ) ) # ( !\inst|Selector13~2_combout  & ( 
// !\inst4|COUNT [14] & ( (\inst|Selector13~3_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\IO_DATA[14]~6_combout ))) ) ) )

	.dataa(!\inst|state.ex_in2~DUPLICATE_q ),
	.datab(!\inst|Selector13~3_combout ),
	.datac(!\IO_DATA[14]~6_combout ),
	.datad(!\inst4|IO_EN~combout ),
	.datae(!\inst|Selector13~2_combout ),
	.dataf(!\inst4|COUNT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~4 .extended_lut = "off";
defparam \inst|Selector13~4 .lut_mask = 64'h3232000032220000;
defparam \inst|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N6
cyclonev_lcell_comb \inst|Selector13~6 (
// Equation(s):
// \inst|Selector13~6_combout  = ( \inst|shifter|sbit[3][14]~35_combout  & ( \inst|Selector13~4_combout  & ( (!\inst|Selector13~5_combout ) # (((\inst|shifter|sbit[3][6]~17_combout  & \inst|Selector13~1_combout )) # (\inst|Selector13~0_combout )) ) ) ) # ( 
// !\inst|shifter|sbit[3][14]~35_combout  & ( \inst|Selector13~4_combout  & ( (!\inst|Selector13~5_combout ) # ((\inst|shifter|sbit[3][6]~17_combout  & \inst|Selector13~1_combout )) ) ) ) # ( \inst|shifter|sbit[3][14]~35_combout  & ( 
// !\inst|Selector13~4_combout  ) ) # ( !\inst|shifter|sbit[3][14]~35_combout  & ( !\inst|Selector13~4_combout  ) )

	.dataa(!\inst|Selector13~5_combout ),
	.datab(!\inst|shifter|sbit[3][6]~17_combout ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|Selector13~1_combout ),
	.datae(!\inst|shifter|sbit[3][14]~35_combout ),
	.dataf(!\inst|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~6 .extended_lut = "off";
defparam \inst|Selector13~6 .lut_mask = 64'hFFFFFFFFAABBAFBF;
defparam \inst|Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N8
dffeas \inst|state.ex_sub (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~43_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_sub .is_wysiwyg = "true";
defparam \inst|state.ex_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N3
cyclonev_lcell_comb \inst|WideOr2~1 (
// Equation(s):
// \inst|WideOr2~1_combout  = ( !\inst|state.ex_or~q  & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_add~q  & (!\inst|state.ex_sub~q  & !\inst|state.ex_xor~q ))) ) )

	.dataa(!\inst|state.ex_load~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr2~1 .extended_lut = "off";
defparam \inst|WideOr2~1 .lut_mask = 64'h8000800000000000;
defparam \inst|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N30
cyclonev_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = ( !\inst|state.ex_in2~DUPLICATE_q  & ( \inst|state.init~q  & ( (!\inst|state.ex_addi~q  & (!\inst|state.ex_shift~q  & (!\inst|state.ex_loadi~q  & !\inst|state.ex_and~q ))) ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_shift~q ),
	.datac(!\inst|state.ex_loadi~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\inst|state.init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr2~0 .extended_lut = "off";
defparam \inst|WideOr2~0 .lut_mask = 64'h0000000080000000;
defparam \inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
cyclonev_lcell_comb \inst|AC[15]~0 (
// Equation(s):
// \inst|AC[15]~0_combout  = ( \inst|WideOr2~0_combout  & ( (!\inst|WideOr2~1_combout  & \inst1|pll_main_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\inst|WideOr2~0_combout  & ( \inst1|pll_main_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|WideOr2~1_combout ),
	.datad(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\inst|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|AC[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|AC[15]~0 .extended_lut = "off";
defparam \inst|AC[15]~0 .lut_mask = 64'h00FF00FF00F000F0;
defparam \inst|AC[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N8
dffeas \inst|AC[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[14] .is_wysiwyg = "true";
defparam \inst|AC[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N45
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [15] ) + ( \inst|AC [15] ) + ( \inst|Add1~18  ))

	.dataa(!\inst|AC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N45
cyclonev_lcell_comb \inst|Add2~13 (
// Equation(s):
// \inst|Add2~13_sumout  = SUM(( !\inst|AC [15] $ (\inst|altsyncram_component|auto_generated|q_a [15]) ) + ( \inst|Add2~19  ) + ( \inst|Add2~18  ))

	.dataa(!\inst|AC [15]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add2~18 ),
	.sharein(\inst|Add2~19 ),
	.combout(),
	.sumout(\inst|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add2~13 .extended_lut = "off";
defparam \inst|Add2~13 .lut_mask = 64'h000000000000A5A5;
defparam \inst|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N48
cyclonev_lcell_comb \inst|Selector12~8 (
// Equation(s):
// \inst|Selector12~8_combout  = ( \inst|Add2~13_sumout  & ( ((\inst|Add1~13_sumout  & \inst|state.ex_add~q )) # (\inst|state.ex_sub~DUPLICATE_q ) ) ) # ( !\inst|Add2~13_sumout  & ( (\inst|Add1~13_sumout  & \inst|state.ex_add~q ) ) )

	.dataa(!\inst|Add1~13_sumout ),
	.datab(!\inst|state.ex_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~8 .extended_lut = "off";
defparam \inst|Selector12~8 .lut_mask = 64'h0055005533773377;
defparam \inst|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N45
cyclonev_lcell_comb \inst|Add3~13 (
// Equation(s):
// \inst|Add3~13_sumout  = SUM(( \inst|IR [10] ) + ( \inst|AC [15] ) + ( \inst|Add3~18  ))

	.dataa(!\inst|AC [15]),
	.datab(gnd),
	.datac(!\inst|IR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~13 .extended_lut = "off";
defparam \inst|Add3~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N51
cyclonev_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = ( \inst|Add3~13_sumout  & ( \inst|state.ex_addi~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_addi~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~1 .extended_lut = "off";
defparam \inst|Selector12~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N57
cyclonev_lcell_comb \inst|shifter|sbit[2][3]~32 (
// Equation(s):
// \inst|shifter|sbit[2][3]~32_combout  = ( \inst|AC [5] & ( (\inst|IR [1] & (\inst|IR [4] & ((!\inst|IR [0]) # (\inst|AC [6])))) ) ) # ( !\inst|AC [5] & ( (\inst|AC [6] & (\inst|IR [0] & (\inst|IR [1] & \inst|IR [4]))) ) )

	.dataa(!\inst|AC [6]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][3]~32 .extended_lut = "off";
defparam \inst|shifter|sbit[2][3]~32 .lut_mask = 64'h00010001000D000D;
defparam \inst|shifter|sbit[2][3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N3
cyclonev_lcell_comb \inst|shifter|sbit[2][3]~33 (
// Equation(s):
// \inst|shifter|sbit[2][3]~33_combout  = ( \inst|AC [0] & ( (!\inst|IR [4] & (\inst|IR [1] & ((\inst|AC [1]) # (\inst|IR [0])))) ) ) # ( !\inst|AC [0] & ( (!\inst|IR [4] & (\inst|IR [1] & (!\inst|IR [0] & \inst|AC [1]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][3]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][3]~33 .extended_lut = "off";
defparam \inst|shifter|sbit[2][3]~33 .lut_mask = 64'h0020002002220222;
defparam \inst|shifter|sbit[2][3]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N39
cyclonev_lcell_comb \inst|shifter|sbit[1][3]~26 (
// Equation(s):
// \inst|shifter|sbit[1][3]~26_combout  = ( \inst|AC [2] & ( (!\inst|IR [0] & (((\inst|AC [3])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [4])))) ) ) # ( !\inst|AC [2] & ( (!\inst|IR [0] & (((\inst|AC [3])))) # (\inst|IR [0] & (\inst|IR [4] & 
// ((\inst|AC [4])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][3]~26 .extended_lut = "off";
defparam \inst|shifter|sbit[1][3]~26 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \inst|shifter|sbit[1][3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N0
cyclonev_lcell_comb \inst|shifter|sbit[2][3]~34 (
// Equation(s):
// \inst|shifter|sbit[2][3]~34_combout  = ( \inst|shifter|sbit[1][3]~26_combout  & ( (\inst|IR [1] & (!\inst|shifter|sbit[2][3]~32_combout  & !\inst|shifter|sbit[2][3]~33_combout )) ) ) # ( !\inst|shifter|sbit[1][3]~26_combout  & ( 
// (!\inst|shifter|sbit[2][3]~32_combout  & !\inst|shifter|sbit[2][3]~33_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[2][3]~32_combout ),
	.datad(!\inst|shifter|sbit[2][3]~33_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][3]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][3]~34 .extended_lut = "off";
defparam \inst|shifter|sbit[2][3]~34 .lut_mask = 64'hF000F00030003000;
defparam \inst|shifter|sbit[2][3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N51
cyclonev_lcell_comb \inst|shifter|sbit[1][9]~21 (
// Equation(s):
// \inst|shifter|sbit[1][9]~21_combout  = ( \inst|AC [9] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & (\inst|AC [8])) # (\inst|IR [4] & ((\inst|AC [10])))) ) ) # ( !\inst|AC [9] & ( (\inst|IR [0] & ((!\inst|IR [4] & (\inst|AC [8])) # (\inst|IR [4] & ((\inst|AC 
// [10]))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [8]),
	.datad(!\inst|AC [10]),
	.datae(gnd),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][9]~21 .extended_lut = "off";
defparam \inst|shifter|sbit[1][9]~21 .lut_mask = 64'h02130213CEDFCEDF;
defparam \inst|shifter|sbit[1][9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N54
cyclonev_lcell_comb \inst|shifter|sbit[1][7]~22 (
// Equation(s):
// \inst|shifter|sbit[1][7]~22_combout  = ( \inst|AC [8] & ( (!\inst|IR [0] & (((\inst|AC [7])))) # (\inst|IR [0] & (((\inst|IR [4])) # (\inst|AC [6]))) ) ) # ( !\inst|AC [8] & ( (!\inst|IR [0] & (((\inst|AC [7])))) # (\inst|IR [0] & (\inst|AC [6] & 
// ((!\inst|IR [4])))) ) )

	.dataa(!\inst|AC [6]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [7]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][7]~22 .extended_lut = "off";
defparam \inst|shifter|sbit[1][7]~22 .lut_mask = 64'h1D0C1D0C1D3F1D3F;
defparam \inst|shifter|sbit[1][7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N48
cyclonev_lcell_comb \inst|shifter|sbit[1][5]~25 (
// Equation(s):
// \inst|shifter|sbit[1][5]~25_combout  = ( \inst|AC [5] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC [6]))) ) ) # ( !\inst|AC [5] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC 
// [6])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [6]),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][5]~25 .extended_lut = "off";
defparam \inst|shifter|sbit[1][5]~25 .lut_mask = 64'h01230123CDEFCDEF;
defparam \inst|shifter|sbit[1][5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N57
cyclonev_lcell_comb \inst|shifter|sbit[2][7]~30 (
// Equation(s):
// \inst|shifter|sbit[2][7]~30_combout  = ( \inst|IR [4] & ( \inst|shifter|sbit[1][5]~25_combout  & ( (!\inst|IR [1] & ((\inst|shifter|sbit[1][7]~22_combout ))) # (\inst|IR [1] & (\inst|shifter|sbit[1][9]~21_combout )) ) ) ) # ( !\inst|IR [4] & ( 
// \inst|shifter|sbit[1][5]~25_combout  & ( (\inst|IR [1]) # (\inst|shifter|sbit[1][7]~22_combout ) ) ) ) # ( \inst|IR [4] & ( !\inst|shifter|sbit[1][5]~25_combout  & ( (!\inst|IR [1] & ((\inst|shifter|sbit[1][7]~22_combout ))) # (\inst|IR [1] & 
// (\inst|shifter|sbit[1][9]~21_combout )) ) ) ) # ( !\inst|IR [4] & ( !\inst|shifter|sbit[1][5]~25_combout  & ( (\inst|shifter|sbit[1][7]~22_combout  & !\inst|IR [1]) ) ) )

	.dataa(!\inst|shifter|sbit[1][9]~21_combout ),
	.datab(!\inst|shifter|sbit[1][7]~22_combout ),
	.datac(!\inst|IR [1]),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|shifter|sbit[1][5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][7]~30 .extended_lut = "off";
defparam \inst|shifter|sbit[2][7]~30 .lut_mask = 64'h303035353F3F3535;
defparam \inst|shifter|sbit[2][7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N57
cyclonev_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = ( \inst|shifter|sbit[2][7]~30_combout  & ( (!\inst|IR [4] & (\inst|IR [3] & ((!\inst|IR [2]) # (!\inst|shifter|sbit[2][3]~34_combout )))) ) ) # ( !\inst|shifter|sbit[2][7]~30_combout  & ( (!\inst|IR [4] & (\inst|IR [2] & 
// (\inst|IR [3] & !\inst|shifter|sbit[2][3]~34_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [3]),
	.datad(!\inst|shifter|sbit[2][3]~34_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[2][7]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~2 .extended_lut = "off";
defparam \inst|Selector12~2 .lut_mask = 64'h020002000A080A08;
defparam \inst|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N18
cyclonev_lcell_comb \inst|shifter|sbit[1][13]~18 (
// Equation(s):
// \inst|shifter|sbit[1][13]~18_combout  = ( \inst|AC [13] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [12]))) # (\inst|IR [4] & (\inst|AC [14]))) ) ) # ( !\inst|AC [13] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [12]))) # (\inst|IR [4] & 
// (\inst|AC [14])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|AC [12]),
	.datae(gnd),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][13]~18 .extended_lut = "off";
defparam \inst|shifter|sbit[1][13]~18 .lut_mask = 64'h01230123CDEFCDEF;
defparam \inst|shifter|sbit[1][13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N18
cyclonev_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = ( \inst|AC [15] & ( (!\inst|IR [1] & (((!\inst|IR [0]) # (\inst|AC [14])))) # (\inst|IR [1] & (\inst|shifter|sbit[1][13]~18_combout )) ) ) # ( !\inst|AC [15] & ( (!\inst|IR [1] & (((\inst|AC [14] & \inst|IR [0])))) # 
// (\inst|IR [1] & (\inst|shifter|sbit[1][13]~18_combout )) ) )

	.dataa(!\inst|shifter|sbit[1][13]~18_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~3 .extended_lut = "off";
defparam \inst|Selector12~3 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \inst|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N36
cyclonev_lcell_comb \inst|shifter|sbit[1][11]~19 (
// Equation(s):
// \inst|shifter|sbit[1][11]~19_combout  = ( \inst|AC [12] & ( (!\inst|IR [0] & (((\inst|AC [11])))) # (\inst|IR [0] & (((\inst|AC [10])) # (\inst|IR [4]))) ) ) # ( !\inst|AC [12] & ( (!\inst|IR [0] & (((\inst|AC [11])))) # (\inst|IR [0] & (!\inst|IR [4] & 
// (\inst|AC [10]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [10]),
	.datad(!\inst|AC [11]),
	.datae(gnd),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][11]~19 .extended_lut = "off";
defparam \inst|shifter|sbit[1][11]~19 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \inst|shifter|sbit[1][11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N21
cyclonev_lcell_comb \inst|shifter|sbit[2][11]~31 (
// Equation(s):
// \inst|shifter|sbit[2][11]~31_combout  = ( \inst|IR [4] & ( (!\inst|IR [1] & ((\inst|shifter|sbit[1][11]~19_combout ))) # (\inst|IR [1] & (\inst|shifter|sbit[1][13]~18_combout )) ) ) # ( !\inst|IR [4] & ( (!\inst|IR [1] & 
// (\inst|shifter|sbit[1][11]~19_combout )) # (\inst|IR [1] & ((\inst|shifter|sbit[1][9]~21_combout ))) ) )

	.dataa(!\inst|shifter|sbit[1][13]~18_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[1][11]~19_combout ),
	.datad(!\inst|shifter|sbit[1][9]~21_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][11]~31 .extended_lut = "off";
defparam \inst|shifter|sbit[2][11]~31 .lut_mask = 64'h0C3F0C3F1D1D1D1D;
defparam \inst|shifter|sbit[2][11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N24
cyclonev_lcell_comb \inst|Selector12~4 (
// Equation(s):
// \inst|Selector12~4_combout  = ( \inst|IR [3] & ( \inst|shifter|sbit[2][11]~31_combout  & ( (\inst|IR [4] & \inst|AC [15]) ) ) ) # ( !\inst|IR [3] & ( \inst|shifter|sbit[2][11]~31_combout  & ( (!\inst|IR [4] & (((\inst|IR [2])) # 
// (\inst|Selector12~3_combout ))) # (\inst|IR [4] & (((\inst|AC [15])))) ) ) ) # ( \inst|IR [3] & ( !\inst|shifter|sbit[2][11]~31_combout  & ( (\inst|IR [4] & \inst|AC [15]) ) ) ) # ( !\inst|IR [3] & ( !\inst|shifter|sbit[2][11]~31_combout  & ( (!\inst|IR 
// [4] & (\inst|Selector12~3_combout  & ((!\inst|IR [2])))) # (\inst|IR [4] & (((\inst|AC [15])))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|Selector12~3_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IR [2]),
	.datae(!\inst|IR [3]),
	.dataf(!\inst|shifter|sbit[2][11]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~4 .extended_lut = "off";
defparam \inst|Selector12~4 .lut_mask = 64'h2705050527AF0505;
defparam \inst|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N21
cyclonev_lcell_comb \inst|Selector12~6 (
// Equation(s):
// \inst|Selector12~6_combout  = ( \inst|AC [15] & ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|AC [15] & ( 
// \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_xor~q )) ) ) ) # ( \inst|AC [15] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [15] & ( !\inst|altsyncram_component|auto_generated|q_a [15] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~6 .extended_lut = "off";
defparam \inst|Selector12~6 .lut_mask = 64'hFFFFAA0088008080;
defparam \inst|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N6
cyclonev_lcell_comb \IO_DATA[15]~5 (
// Equation(s):
// \IO_DATA[15]~5_combout  = ( \inst|AC [15] & ( \inst|io_drive_en~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|io_drive_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[15]~5 .extended_lut = "off";
defparam \IO_DATA[15]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \IO_DATA[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N9
cyclonev_lcell_comb \inst|Selector12~5 (
// Equation(s):
// \inst|Selector12~5_combout  = ( \inst|IR [10] & ( \inst|state.ex_loadi~q  ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~5 .extended_lut = "off";
defparam \inst|Selector12~5 .lut_mask = 64'h0000000055555555;
defparam \inst|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N42
cyclonev_lcell_comb \inst4|Add0~13 (
// Equation(s):
// \inst4|Add0~13_sumout  = SUM(( \inst4|COUNT [15] ) + ( GND ) + ( \inst4|Add0~18  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~13 .extended_lut = "off";
defparam \inst4|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N44
dffeas \inst4|COUNT[15] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[15] .is_wysiwyg = "true";
defparam \inst4|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N21
cyclonev_lcell_comb \inst|Selector12~7 (
// Equation(s):
// \inst|Selector12~7_combout  = ( \inst|state.ex_in2~DUPLICATE_q  & ( \inst4|COUNT [15] & ( (!\inst4|IO_EN~combout  & (\inst|Selector12~6_combout  & (!\IO_DATA[15]~5_combout  & !\inst|Selector12~5_combout ))) ) ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( 
// \inst4|COUNT [15] & ( (\inst|Selector12~6_combout  & !\inst|Selector12~5_combout ) ) ) ) # ( \inst|state.ex_in2~DUPLICATE_q  & ( !\inst4|COUNT [15] & ( (\inst|Selector12~6_combout  & (!\IO_DATA[15]~5_combout  & !\inst|Selector12~5_combout )) ) ) ) # ( 
// !\inst|state.ex_in2~DUPLICATE_q  & ( !\inst4|COUNT [15] & ( (\inst|Selector12~6_combout  & !\inst|Selector12~5_combout ) ) ) )

	.dataa(!\inst4|IO_EN~combout ),
	.datab(!\inst|Selector12~6_combout ),
	.datac(!\IO_DATA[15]~5_combout ),
	.datad(!\inst|Selector12~5_combout ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\inst4|COUNT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~7 .extended_lut = "off";
defparam \inst|Selector12~7 .lut_mask = 64'h3300300033002000;
defparam \inst|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N36
cyclonev_lcell_comb \inst|Selector12~9 (
// Equation(s):
// \inst|Selector12~9_combout  = ( \inst|Selector12~4_combout  & ( \inst|Selector12~7_combout  & ( ((\inst|state.ex_shift~q ) # (\inst|Selector12~1_combout )) # (\inst|Selector12~8_combout ) ) ) ) # ( !\inst|Selector12~4_combout  & ( 
// \inst|Selector12~7_combout  & ( (((\inst|state.ex_shift~q  & \inst|Selector12~2_combout )) # (\inst|Selector12~1_combout )) # (\inst|Selector12~8_combout ) ) ) ) # ( \inst|Selector12~4_combout  & ( !\inst|Selector12~7_combout  ) ) # ( 
// !\inst|Selector12~4_combout  & ( !\inst|Selector12~7_combout  ) )

	.dataa(!\inst|Selector12~8_combout ),
	.datab(!\inst|Selector12~1_combout ),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|Selector12~2_combout ),
	.datae(!\inst|Selector12~4_combout ),
	.dataf(!\inst|Selector12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~9 .extended_lut = "off";
defparam \inst|Selector12~9 .lut_mask = 64'hFFFFFFFF777F7F7F;
defparam \inst|Selector12~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N38
dffeas \inst|AC[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector12~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[15] .is_wysiwyg = "true";
defparam \inst|AC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N27
cyclonev_lcell_comb \inst|Selector13~2 (
// Equation(s):
// \inst|Selector13~2_combout  = ( \inst|state.ex_loadi~q  & ( \inst|IR [10] ) ) # ( !\inst|state.ex_loadi~q  & ( \inst|IR [10] & ( (\inst|state.ex_shift~q  & (\inst|IR [3] & (\inst|IR [4] & \inst|AC [15]))) ) ) ) # ( \inst|state.ex_loadi~q  & ( !\inst|IR 
// [10] & ( (\inst|state.ex_shift~q  & (\inst|IR [3] & (\inst|IR [4] & \inst|AC [15]))) ) ) ) # ( !\inst|state.ex_loadi~q  & ( !\inst|IR [10] & ( (\inst|state.ex_shift~q  & (\inst|IR [3] & (\inst|IR [4] & \inst|AC [15]))) ) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|IR [3]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|state.ex_loadi~q ),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~2 .extended_lut = "off";
defparam \inst|Selector13~2 .lut_mask = 64'h000100010001FFFF;
defparam \inst|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N34
dffeas \inst4|COUNT[12]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[12]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N30
cyclonev_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = ( !\inst|Selector13~2_combout  & ( \inst4|COUNT[12]~DUPLICATE_q  & ( (\inst|Selector15~0_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # ((!\IO_DATA[12]~0_combout  & !\inst4|IO_EN~combout )))) ) ) ) # ( 
// !\inst|Selector13~2_combout  & ( !\inst4|COUNT[12]~DUPLICATE_q  & ( (\inst|Selector15~0_combout  & ((!\IO_DATA[12]~0_combout ) # (!\inst|state.ex_in2~DUPLICATE_q ))) ) ) )

	.dataa(!\IO_DATA[12]~0_combout ),
	.datab(!\inst|state.ex_in2~DUPLICATE_q ),
	.datac(!\inst|Selector15~0_combout ),
	.datad(!\inst4|IO_EN~combout ),
	.datae(!\inst|Selector13~2_combout ),
	.dataf(!\inst4|COUNT[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~1 .extended_lut = "off";
defparam \inst|Selector15~1 .lut_mask = 64'h0E0E00000E0C0000;
defparam \inst|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N33
cyclonev_lcell_comb \inst|Selector15~2 (
// Equation(s):
// \inst|Selector15~2_combout  = ( !\inst|Add2~1_sumout  & ( \inst|state.ex_sub~DUPLICATE_q  & ( (!\inst|state.ex_addi~q  & ((!\inst|state.ex_add~q ) # ((!\inst|Add1~1_sumout )))) # (\inst|state.ex_addi~q  & (!\inst|Add3~1_sumout  & ((!\inst|state.ex_add~q ) 
// # (!\inst|Add1~1_sumout )))) ) ) ) # ( \inst|Add2~1_sumout  & ( !\inst|state.ex_sub~DUPLICATE_q  & ( (!\inst|state.ex_addi~q  & ((!\inst|state.ex_add~q ) # ((!\inst|Add1~1_sumout )))) # (\inst|state.ex_addi~q  & (!\inst|Add3~1_sumout  & 
// ((!\inst|state.ex_add~q ) # (!\inst|Add1~1_sumout )))) ) ) ) # ( !\inst|Add2~1_sumout  & ( !\inst|state.ex_sub~DUPLICATE_q  & ( (!\inst|state.ex_addi~q  & ((!\inst|state.ex_add~q ) # ((!\inst|Add1~1_sumout )))) # (\inst|state.ex_addi~q  & 
// (!\inst|Add3~1_sumout  & ((!\inst|state.ex_add~q ) # (!\inst|Add1~1_sumout )))) ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|Add3~1_sumout ),
	.datad(!\inst|Add1~1_sumout ),
	.datae(!\inst|Add2~1_sumout ),
	.dataf(!\inst|state.ex_sub~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~2 .extended_lut = "off";
defparam \inst|Selector15~2 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \inst|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N15
cyclonev_lcell_comb \inst|shifter|sbit[1][14]~1 (
// Equation(s):
// \inst|shifter|sbit[1][14]~1_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & (\inst|AC [13])) # (\inst|IR [4] & ((\inst|AC [15]))) ) ) # ( !\inst|IR [0] & ( \inst|AC [14] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [13]),
	.datac(!\inst|AC [15]),
	.datad(!\inst|AC [14]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][14]~1 .extended_lut = "off";
defparam \inst|shifter|sbit[1][14]~1 .lut_mask = 64'h00FF00FF27272727;
defparam \inst|shifter|sbit[1][14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N48
cyclonev_lcell_comb \inst|shifter|sbit[2][12]~3 (
// Equation(s):
// \inst|shifter|sbit[2][12]~3_combout  = ( \inst|shifter|sbit[1][14]~1_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][12]~0_combout )))) # (\inst|IR [1] & (((\inst|shifter|sbit[1][10]~2_combout )) # (\inst|IR [4]))) ) ) # ( 
// !\inst|shifter|sbit[1][14]~1_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][12]~0_combout )))) # (\inst|IR [1] & (!\inst|IR [4] & ((\inst|shifter|sbit[1][10]~2_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|sbit[1][12]~0_combout ),
	.datac(!\inst|shifter|sbit[1][10]~2_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][12]~3 .extended_lut = "off";
defparam \inst|shifter|sbit[2][12]~3 .lut_mask = 64'h330A330A335F335F;
defparam \inst|shifter|sbit[2][12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N39
cyclonev_lcell_comb \inst|shifter|sbit[3][12]~7 (
// Equation(s):
// \inst|shifter|sbit[3][12]~7_combout  = ( \inst|AC [15] & ( \inst|shifter|sbit[2][12]~3_combout  & ( ((!\inst|IR [2]) # (\inst|shifter|sbit[2][8]~6_combout )) # (\inst|IR [4]) ) ) ) # ( !\inst|AC [15] & ( \inst|shifter|sbit[2][12]~3_combout  & ( (!\inst|IR 
// [2]) # ((!\inst|IR [4] & \inst|shifter|sbit[2][8]~6_combout )) ) ) ) # ( \inst|AC [15] & ( !\inst|shifter|sbit[2][12]~3_combout  & ( (\inst|IR [2] & ((\inst|shifter|sbit[2][8]~6_combout ) # (\inst|IR [4]))) ) ) ) # ( !\inst|AC [15] & ( 
// !\inst|shifter|sbit[2][12]~3_combout  & ( (!\inst|IR [4] & (\inst|shifter|sbit[2][8]~6_combout  & \inst|IR [2])) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|sbit[2][8]~6_combout ),
	.datac(!\inst|IR [2]),
	.datad(gnd),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|shifter|sbit[2][12]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][12]~7 .extended_lut = "off";
defparam \inst|shifter|sbit[3][12]~7 .lut_mask = 64'h02020707F2F2F7F7;
defparam \inst|shifter|sbit[3][12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N0
cyclonev_lcell_comb \inst|Selector15~3 (
// Equation(s):
// \inst|Selector15~3_combout  = ( \inst|Selector13~0_combout  & ( \inst|shifter|sbit[3][12]~7_combout  ) ) # ( !\inst|Selector13~0_combout  & ( \inst|shifter|sbit[3][12]~7_combout  & ( (!\inst|Selector15~1_combout ) # ((!\inst|Selector15~2_combout ) # 
// ((\inst|Selector13~1_combout  & \inst|shifter|sbit[3][4]~12_combout ))) ) ) ) # ( \inst|Selector13~0_combout  & ( !\inst|shifter|sbit[3][12]~7_combout  & ( (!\inst|Selector15~1_combout ) # ((!\inst|Selector15~2_combout ) # ((\inst|Selector13~1_combout  & 
// \inst|shifter|sbit[3][4]~12_combout ))) ) ) ) # ( !\inst|Selector13~0_combout  & ( !\inst|shifter|sbit[3][12]~7_combout  & ( (!\inst|Selector15~1_combout ) # ((!\inst|Selector15~2_combout ) # ((\inst|Selector13~1_combout  & 
// \inst|shifter|sbit[3][4]~12_combout ))) ) ) )

	.dataa(!\inst|Selector15~1_combout ),
	.datab(!\inst|Selector15~2_combout ),
	.datac(!\inst|Selector13~1_combout ),
	.datad(!\inst|shifter|sbit[3][4]~12_combout ),
	.datae(!\inst|Selector13~0_combout ),
	.dataf(!\inst|shifter|sbit[3][12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~3 .extended_lut = "off";
defparam \inst|Selector15~3 .lut_mask = 64'hEEEFEEEFEEEFFFFF;
defparam \inst|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N2
dffeas \inst|AC[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[12] .is_wysiwyg = "true";
defparam \inst|AC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N54
cyclonev_lcell_comb \inst|Selector14~2 (
// Equation(s):
// \inst|Selector14~2_combout  = ( \inst|Add3~9_sumout  & ( \inst|Add1~9_sumout  & ( (!\inst|state.ex_add~q  & (!\inst|state.ex_addi~q  & ((!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~9_sumout )))) ) ) ) # ( !\inst|Add3~9_sumout  & ( \inst|Add1~9_sumout 
//  & ( (!\inst|state.ex_add~q  & ((!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~9_sumout ))) ) ) ) # ( \inst|Add3~9_sumout  & ( !\inst|Add1~9_sumout  & ( (!\inst|state.ex_addi~q  & ((!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~9_sumout ))) ) ) ) # 
// ( !\inst|Add3~9_sumout  & ( !\inst|Add1~9_sumout  & ( (!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~9_sumout ) ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~DUPLICATE_q ),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|Add2~9_sumout ),
	.datae(!\inst|Add3~9_sumout ),
	.dataf(!\inst|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~2 .extended_lut = "off";
defparam \inst|Selector14~2 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \inst|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N18
cyclonev_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = ( \inst|AC [13] & ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|AC [13] & ( 
// \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_xor~q )) ) ) ) # ( \inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_or~q  & 
// !\inst|state.ex_xor~q ) ) ) ) # ( !\inst|AC [13] & ( !\inst|altsyncram_component|auto_generated|q_a [13] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|AC [13]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~0 .extended_lut = "off";
defparam \inst|Selector14~0 .lut_mask = 64'hFFFFA0A080808800;
defparam \inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N24
cyclonev_lcell_comb \IO_DATA[13]~3 (
// Equation(s):
// \IO_DATA[13]~3_combout  = ( \inst|io_drive_en~q  & ( \inst|AC [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|io_drive_en~q ),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[13]~3 .extended_lut = "off";
defparam \IO_DATA[13]~3 .lut_mask = 64'h000000000000FFFF;
defparam \IO_DATA[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N9
cyclonev_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = ( !\inst|Selector13~2_combout  & ( \IO_DATA[13]~3_combout  & ( (\inst|Selector14~0_combout  & !\inst|state.ex_in2~DUPLICATE_q ) ) ) ) # ( !\inst|Selector13~2_combout  & ( !\IO_DATA[13]~3_combout  & ( 
// (\inst|Selector14~0_combout  & ((!\inst4|COUNT [13]) # ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst4|IO_EN~combout )))) ) ) )

	.dataa(!\inst|Selector14~0_combout ),
	.datab(!\inst4|COUNT [13]),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst4|IO_EN~combout ),
	.datae(!\inst|Selector13~2_combout ),
	.dataf(!\IO_DATA[13]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~1 .extended_lut = "off";
defparam \inst|Selector14~1 .lut_mask = 64'h5554000050500000;
defparam \inst|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N36
cyclonev_lcell_comb \inst|shifter|sbit[1][1]~28 (
// Equation(s):
// \inst|shifter|sbit[1][1]~28_combout  = ( \inst|AC [0] & ( \inst|AC [1] & ( ((!\inst|IR [0]) # (!\inst|IR [4])) # (\inst|AC [2]) ) ) ) # ( !\inst|AC [0] & ( \inst|AC [1] & ( (!\inst|IR [0]) # ((\inst|AC [2] & \inst|IR [4])) ) ) ) # ( \inst|AC [0] & ( 
// !\inst|AC [1] & ( (\inst|IR [0] & ((!\inst|IR [4]) # (\inst|AC [2]))) ) ) ) # ( !\inst|AC [0] & ( !\inst|AC [1] & ( (\inst|AC [2] & (\inst|IR [0] & \inst|IR [4])) ) ) )

	.dataa(!\inst|AC [2]),
	.datab(gnd),
	.datac(!\inst|IR [0]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|AC [0]),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][1]~28 .extended_lut = "off";
defparam \inst|shifter|sbit[1][1]~28 .lut_mask = 64'h00050F05F0F5FFF5;
defparam \inst|shifter|sbit[1][1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N42
cyclonev_lcell_comb \inst|shifter|sbit[2][9]~23 (
// Equation(s):
// \inst|shifter|sbit[2][9]~23_combout  = ( \inst|shifter|sbit[1][7]~22_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][9]~21_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # ((\inst|shifter|sbit[1][11]~19_combout )))) ) ) # ( 
// !\inst|shifter|sbit[1][7]~22_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][9]~21_combout )))) # (\inst|IR [1] & (\inst|IR [4] & (\inst|shifter|sbit[1][11]~19_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[1][11]~19_combout ),
	.datad(!\inst|shifter|sbit[1][9]~21_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][9]~23 .extended_lut = "off";
defparam \inst|shifter|sbit[2][9]~23 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \inst|shifter|sbit[2][9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N36
cyclonev_lcell_comb \inst|shifter|sbit[2][5]~27 (
// Equation(s):
// \inst|shifter|sbit[2][5]~27_combout  = ( \inst|IR [1] & ( \inst|IR [4] & ( \inst|shifter|sbit[1][7]~22_combout  ) ) ) # ( !\inst|IR [1] & ( \inst|IR [4] & ( \inst|shifter|sbit[1][5]~25_combout  ) ) ) # ( \inst|IR [1] & ( !\inst|IR [4] & ( 
// \inst|shifter|sbit[1][3]~26_combout  ) ) ) # ( !\inst|IR [1] & ( !\inst|IR [4] & ( \inst|shifter|sbit[1][5]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\inst|shifter|sbit[1][5]~25_combout ),
	.datac(!\inst|shifter|sbit[1][3]~26_combout ),
	.datad(!\inst|shifter|sbit[1][7]~22_combout ),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][5]~27 .extended_lut = "off";
defparam \inst|shifter|sbit[2][5]~27 .lut_mask = 64'h33330F0F333300FF;
defparam \inst|shifter|sbit[2][5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N12
cyclonev_lcell_comb \inst|shifter|sbit[3][5]~29 (
// Equation(s):
// \inst|shifter|sbit[3][5]~29_combout  = ( \inst|IR [2] & ( \inst|shifter|sbit[2][5]~27_combout  & ( (!\inst|IR [4] & (\inst|shifter|sbit[1][1]~28_combout  & (!\inst|IR [1]))) # (\inst|IR [4] & (((\inst|shifter|sbit[2][9]~23_combout )))) ) ) ) # ( !\inst|IR 
// [2] & ( \inst|shifter|sbit[2][5]~27_combout  ) ) # ( \inst|IR [2] & ( !\inst|shifter|sbit[2][5]~27_combout  & ( (!\inst|IR [4] & (\inst|shifter|sbit[1][1]~28_combout  & (!\inst|IR [1]))) # (\inst|IR [4] & (((\inst|shifter|sbit[2][9]~23_combout )))) ) ) )

	.dataa(!\inst|shifter|sbit[1][1]~28_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|sbit[2][9]~23_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|shifter|sbit[2][5]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][5]~29 .extended_lut = "off";
defparam \inst|shifter|sbit[3][5]~29 .lut_mask = 64'h00004073FFFF4073;
defparam \inst|shifter|sbit[3][5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N24
cyclonev_lcell_comb \inst|shifter|sbit[2][13]~20 (
// Equation(s):
// \inst|shifter|sbit[2][13]~20_combout  = ( \inst|IR [4] & ( \inst|IR [1] & ( \inst|AC [15] ) ) ) # ( !\inst|IR [4] & ( \inst|IR [1] & ( \inst|shifter|sbit[1][11]~19_combout  ) ) ) # ( \inst|IR [4] & ( !\inst|IR [1] & ( \inst|shifter|sbit[1][13]~18_combout  
// ) ) ) # ( !\inst|IR [4] & ( !\inst|IR [1] & ( \inst|shifter|sbit[1][13]~18_combout  ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|shifter|sbit[1][11]~19_combout ),
	.datac(!\inst|shifter|sbit[1][13]~18_combout ),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][13]~20 .extended_lut = "off";
defparam \inst|shifter|sbit[2][13]~20 .lut_mask = 64'h0F0F0F0F33335555;
defparam \inst|shifter|sbit[2][13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N45
cyclonev_lcell_comb \inst|shifter|sbit[3][13]~24 (
// Equation(s):
// \inst|shifter|sbit[3][13]~24_combout  = ( \inst|shifter|sbit[2][13]~20_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & ((\inst|shifter|sbit[2][9]~23_combout ))) # (\inst|IR [4] & (\inst|AC [15]))) ) ) # ( !\inst|shifter|sbit[2][13]~20_combout  & ( 
// (\inst|IR [2] & ((!\inst|IR [4] & ((\inst|shifter|sbit[2][9]~23_combout ))) # (\inst|IR [4] & (\inst|AC [15])))) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|sbit[2][9]~23_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[2][13]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][13]~24 .extended_lut = "off";
defparam \inst|shifter|sbit[3][13]~24 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \inst|shifter|sbit[3][13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N30
cyclonev_lcell_comb \inst|Selector14~3 (
// Equation(s):
// \inst|Selector14~3_combout  = ( \inst|Selector13~1_combout  & ( \inst|shifter|sbit[3][13]~24_combout  & ( (!\inst|Selector14~2_combout ) # ((!\inst|Selector14~1_combout ) # ((\inst|Selector13~0_combout ) # (\inst|shifter|sbit[3][5]~29_combout ))) ) ) ) # 
// ( !\inst|Selector13~1_combout  & ( \inst|shifter|sbit[3][13]~24_combout  & ( (!\inst|Selector14~2_combout ) # ((!\inst|Selector14~1_combout ) # (\inst|Selector13~0_combout )) ) ) ) # ( \inst|Selector13~1_combout  & ( !\inst|shifter|sbit[3][13]~24_combout  
// & ( (!\inst|Selector14~2_combout ) # ((!\inst|Selector14~1_combout ) # (\inst|shifter|sbit[3][5]~29_combout )) ) ) ) # ( !\inst|Selector13~1_combout  & ( !\inst|shifter|sbit[3][13]~24_combout  & ( (!\inst|Selector14~2_combout ) # 
// (!\inst|Selector14~1_combout ) ) ) )

	.dataa(!\inst|Selector14~2_combout ),
	.datab(!\inst|Selector14~1_combout ),
	.datac(!\inst|shifter|sbit[3][5]~29_combout ),
	.datad(!\inst|Selector13~0_combout ),
	.datae(!\inst|Selector13~1_combout ),
	.dataf(!\inst|shifter|sbit[3][13]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~3 .extended_lut = "off";
defparam \inst|Selector14~3 .lut_mask = 64'hEEEEEFEFEEFFEFFF;
defparam \inst|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N32
dffeas \inst|AC[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[13] .is_wysiwyg = "true";
defparam \inst|AC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N12
cyclonev_lcell_comb \inst|shifter|sbit[1][12]~0 (
// Equation(s):
// \inst|shifter|sbit[1][12]~0_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [11]))) # (\inst|IR [4] & (\inst|AC [13])) ) ) # ( !\inst|IR [0] & ( \inst|AC [12] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [13]),
	.datac(!\inst|AC [12]),
	.datad(!\inst|AC [11]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][12]~0 .extended_lut = "off";
defparam \inst|shifter|sbit[1][12]~0 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \inst|shifter|sbit[1][12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N51
cyclonev_lcell_comb \inst|shifter|sbit[2][14]~13 (
// Equation(s):
// \inst|shifter|sbit[2][14]~13_combout  = ( \inst|shifter|sbit[1][14]~1_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & (\inst|shifter|sbit[1][12]~0_combout )) # (\inst|IR [4] & ((\inst|AC [15])))) ) ) # ( !\inst|shifter|sbit[1][14]~1_combout  & ( 
// (\inst|IR [1] & ((!\inst|IR [4] & (\inst|shifter|sbit[1][12]~0_combout )) # (\inst|IR [4] & ((\inst|AC [15]))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|sbit[1][12]~0_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][14]~13 .extended_lut = "off";
defparam \inst|shifter|sbit[2][14]~13 .lut_mask = 64'h00270027FF27FF27;
defparam \inst|shifter|sbit[2][14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N45
cyclonev_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = ( \inst|state.ex_shift~q  & ( (\inst|IR [4] & \inst|IR [3]) ) )

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(!\inst|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~2 .extended_lut = "off";
defparam \inst|Selector21~2 .lut_mask = 64'h0000000005050505;
defparam \inst|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N21
cyclonev_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = ( \inst|shifter|sbit[2][6]~15_combout  & ( \inst|Selector21~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][10]~14_combout )))) # (\inst|IR [2] & (((!\inst|IR [4])) # (\inst|shifter|sbit[2][14]~13_combout ))) ) ) ) # 
// ( !\inst|shifter|sbit[2][6]~15_combout  & ( \inst|Selector21~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][10]~14_combout )))) # (\inst|IR [2] & (\inst|shifter|sbit[2][14]~13_combout  & ((\inst|IR [4])))) ) ) )

	.dataa(!\inst|shifter|sbit[2][14]~13_combout ),
	.datab(!\inst|shifter|sbit[2][10]~14_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|sbit[2][6]~15_combout ),
	.dataf(!\inst|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~1 .extended_lut = "off";
defparam \inst|Selector25~1 .lut_mask = 64'h00000000330533F5;
defparam \inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N48
cyclonev_lcell_comb \inst|Selector25~6 (
// Equation(s):
// \inst|Selector25~6_combout  = ( \inst|state.ex_in2~DUPLICATE_q  & ( \inst|Selector25~1_combout  ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( \inst|Selector25~1_combout  ) ) # ( \inst|state.ex_in2~DUPLICATE_q  & ( !\inst|Selector25~1_combout  & ( 
// (((!\inst|Selector25~5_combout ) # (\inst|Selector25~0_combout )) # (\IO_DATA[2]~12_combout )) # (\inst|Selector25~2_combout ) ) ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( !\inst|Selector25~1_combout  & ( ((!\inst|Selector25~5_combout ) # 
// (\inst|Selector25~0_combout )) # (\inst|Selector25~2_combout ) ) ) )

	.dataa(!\inst|Selector25~2_combout ),
	.datab(!\IO_DATA[2]~12_combout ),
	.datac(!\inst|Selector25~5_combout ),
	.datad(!\inst|Selector25~0_combout ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\inst|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~6 .extended_lut = "off";
defparam \inst|Selector25~6 .lut_mask = 64'hF5FFF7FFFFFFFFFF;
defparam \inst|Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N50
dffeas \inst|AC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[2] .is_wysiwyg = "true";
defparam \inst|AC[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N9
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [3] ) + ( \inst|AC [3] ) + ( \inst|Add1~38  ))
// \inst|Add1~34  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [3] ) + ( \inst|AC [3] ) + ( \inst|Add1~38  ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\inst|AC [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h0000F0F000005555;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N12
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [4] ) + ( \inst|AC [4] ) + ( \inst|Add1~34  ))
// \inst|Add1~30  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [4] ) + ( \inst|AC [4] ) + ( \inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [4]),
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N15
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [5] ) + ( \inst|AC [5] ) + ( \inst|Add1~30  ))
// \inst|Add1~26  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [5] ) + ( \inst|AC [5] ) + ( \inst|Add1~30  ))

	.dataa(!\inst|AC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N42
cyclonev_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = (\inst|Add1~25_sumout  & \inst|state.ex_add~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Add1~25_sumout ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~1 .extended_lut = "off";
defparam \inst|Selector22~1 .lut_mask = 64'h000F000F000F000F;
defparam \inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N48
cyclonev_lcell_comb \inst|Selector22~4 (
// Equation(s):
// \inst|Selector22~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [5] & ( \inst|AC [5] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( \inst|AC 
// [5] & ( (!\inst|state.ex_xor~q  & !\inst|state.ex_or~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [5] & ( !\inst|AC [5] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [5] & ( !\inst|AC [5] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~4 .extended_lut = "off";
defparam \inst|Selector22~4 .lut_mask = 64'hFFFF8080A0A0C000;
defparam \inst|Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N6
cyclonev_lcell_comb \inst|Selector22~3 (
// Equation(s):
// \inst|Selector22~3_combout  = ( \inst|IR [5] & ( \inst|state.ex_loadi~q  ) )

	.dataa(!\inst|state.ex_loadi~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~3 .extended_lut = "off";
defparam \inst|Selector22~3 .lut_mask = 64'h0000000055555555;
defparam \inst|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N9
cyclonev_lcell_comb \inst|Add3~33 (
// Equation(s):
// \inst|Add3~33_sumout  = SUM(( \inst|IR [3] ) + ( \inst|AC [3] ) + ( \inst|Add3~38  ))
// \inst|Add3~34  = CARRY(( \inst|IR [3] ) + ( \inst|AC [3] ) + ( \inst|Add3~38  ))

	.dataa(!\inst|IR [3]),
	.datab(gnd),
	.datac(!\inst|AC [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~33_sumout ),
	.cout(\inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~33 .extended_lut = "off";
defparam \inst|Add3~33 .lut_mask = 64'h0000F0F000005555;
defparam \inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N12
cyclonev_lcell_comb \inst|Add3~29 (
// Equation(s):
// \inst|Add3~29_sumout  = SUM(( \inst|IR [4] ) + ( \inst|AC [4] ) + ( \inst|Add3~34  ))
// \inst|Add3~30  = CARRY(( \inst|IR [4] ) + ( \inst|AC [4] ) + ( \inst|Add3~34  ))

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(!\inst|AC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~29_sumout ),
	.cout(\inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~29 .extended_lut = "off";
defparam \inst|Add3~29 .lut_mask = 64'h0000F0F000005555;
defparam \inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N15
cyclonev_lcell_comb \inst|Add3~25 (
// Equation(s):
// \inst|Add3~25_sumout  = SUM(( \inst|AC [5] ) + ( \inst|IR [5] ) + ( \inst|Add3~30  ))
// \inst|Add3~26  = CARRY(( \inst|AC [5] ) + ( \inst|IR [5] ) + ( \inst|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [5]),
	.datag(gnd),
	.cin(\inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~25_sumout ),
	.cout(\inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~25 .extended_lut = "off";
defparam \inst|Add3~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N36
cyclonev_lcell_comb \inst|Selector22~5 (
// Equation(s):
// \inst|Selector22~5_combout  = ( \inst|Add3~25_sumout  & ( \inst|Add2~25_sumout  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (!\inst|state.ex_addi~q  & (\inst|Selector22~4_combout  & !\inst|Selector22~3_combout ))) ) ) ) # ( !\inst|Add3~25_sumout  & ( 
// \inst|Add2~25_sumout  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (\inst|Selector22~4_combout  & !\inst|Selector22~3_combout )) ) ) ) # ( \inst|Add3~25_sumout  & ( !\inst|Add2~25_sumout  & ( (!\inst|state.ex_addi~q  & (\inst|Selector22~4_combout  & 
// !\inst|Selector22~3_combout )) ) ) ) # ( !\inst|Add3~25_sumout  & ( !\inst|Add2~25_sumout  & ( (\inst|Selector22~4_combout  & !\inst|Selector22~3_combout ) ) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|Selector22~4_combout ),
	.datad(!\inst|Selector22~3_combout ),
	.datae(!\inst|Add3~25_sumout ),
	.dataf(!\inst|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~5 .extended_lut = "off";
defparam \inst|Selector22~5 .lut_mask = 64'h0F000C000A000800;
defparam \inst|Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N14
dffeas \inst4|COUNT[5] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5] .is_wysiwyg = "true";
defparam \inst4|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N6
cyclonev_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = ( \inst|io_drive_en~q  & ( \inst7|CHIP_SELECT~combout  & ( (\inst|state.ex_in2~DUPLICATE_q  & \SW[5]~input_o ) ) ) ) # ( !\inst|io_drive_en~q  & ( \inst7|CHIP_SELECT~combout  & ( (\inst|state.ex_in2~DUPLICATE_q  & 
// \SW[5]~input_o ) ) ) ) # ( \inst|io_drive_en~q  & ( !\inst7|CHIP_SELECT~combout  & ( (\inst|state.ex_in2~DUPLICATE_q  & \inst|AC [5]) ) ) ) # ( !\inst|io_drive_en~q  & ( !\inst7|CHIP_SELECT~combout  & ( (\inst4|COUNT [5] & \inst|state.ex_in2~DUPLICATE_q ) 
// ) ) )

	.dataa(!\inst4|COUNT [5]),
	.datab(!\inst|state.ex_in2~DUPLICATE_q ),
	.datac(!\inst|AC [5]),
	.datad(!\SW[5]~input_o ),
	.datae(!\inst|io_drive_en~q ),
	.dataf(!\inst7|CHIP_SELECT~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~0 .extended_lut = "off";
defparam \inst|Selector22~0 .lut_mask = 64'h1111030300330033;
defparam \inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N48
cyclonev_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = ( \inst|IR [4] & ( \inst|shifter|sbit[2][13]~20_combout  & ( (\inst|Selector21~2_combout  & ((!\inst|IR [2]) # (\inst|AC [15]))) ) ) ) # ( !\inst|IR [4] & ( \inst|shifter|sbit[2][13]~20_combout  & ( 
// (\inst|Selector21~2_combout  & ((!\inst|IR [2]) # (\inst|shifter|sbit[2][9]~23_combout ))) ) ) ) # ( \inst|IR [4] & ( !\inst|shifter|sbit[2][13]~20_combout  & ( (\inst|IR [2] & (\inst|AC [15] & \inst|Selector21~2_combout )) ) ) ) # ( !\inst|IR [4] & ( 
// !\inst|shifter|sbit[2][13]~20_combout  & ( (\inst|IR [2] & (\inst|shifter|sbit[2][9]~23_combout  & \inst|Selector21~2_combout )) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|sbit[2][9]~23_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|Selector21~2_combout ),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|shifter|sbit[2][13]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~2 .extended_lut = "off";
defparam \inst|Selector22~2 .lut_mask = 64'h0011000500BB00AF;
defparam \inst|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N36
cyclonev_lcell_comb \inst|Selector22~6 (
// Equation(s):
// \inst|Selector22~6_combout  = ( \inst|Selector22~0_combout  & ( \inst|Selector22~2_combout  ) ) # ( !\inst|Selector22~0_combout  & ( \inst|Selector22~2_combout  ) ) # ( \inst|Selector22~0_combout  & ( !\inst|Selector22~2_combout  ) ) # ( 
// !\inst|Selector22~0_combout  & ( !\inst|Selector22~2_combout  & ( ((!\inst|Selector22~5_combout ) # ((\inst|shifter|sbit[3][5]~29_combout  & \inst|Selector13~0_combout ))) # (\inst|Selector22~1_combout ) ) ) )

	.dataa(!\inst|Selector22~1_combout ),
	.datab(!\inst|shifter|sbit[3][5]~29_combout ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|Selector22~5_combout ),
	.datae(!\inst|Selector22~0_combout ),
	.dataf(!\inst|Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~6 .extended_lut = "off";
defparam \inst|Selector22~6 .lut_mask = 64'hFF57FFFFFFFFFFFF;
defparam \inst|Selector22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N38
dffeas \inst|AC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[5] .is_wysiwyg = "true";
defparam \inst|AC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N57
cyclonev_lcell_comb \inst|Selector17~3 (
// Equation(s):
// \inst|Selector17~3_combout  = ( \inst|state.ex_xor~q  & ( (!\inst|AC [10] & (((!\inst|altsyncram_component|auto_generated|q_a [10])))) # (\inst|AC [10] & (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & \inst|altsyncram_component|auto_generated|q_a 
// [10]))) ) ) # ( !\inst|state.ex_xor~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [10]) # ((!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|AC [10]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~3 .extended_lut = "off";
defparam \inst|Selector17~3 .lut_mask = 64'hFF88FF88F008F008;
defparam \inst|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N6
cyclonev_lcell_comb \inst|Selector17~6 (
// Equation(s):
// \inst|Selector17~6_combout  = ( \inst|state.ex_sub~DUPLICATE_q  & ( (!\inst|Add2~61_sumout  & (\inst|Selector17~3_combout  & ((!\inst|Add3~61_sumout ) # (!\inst|state.ex_addi~q )))) ) ) # ( !\inst|state.ex_sub~DUPLICATE_q  & ( (\inst|Selector17~3_combout  
// & ((!\inst|Add3~61_sumout ) # (!\inst|state.ex_addi~q ))) ) )

	.dataa(!\inst|Add2~61_sumout ),
	.datab(!\inst|Add3~61_sumout ),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|Selector17~3_combout ),
	.datae(!\inst|state.ex_sub~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~6 .extended_lut = "off";
defparam \inst|Selector17~6 .lut_mask = 64'h00FC00A800FC00A8;
defparam \inst|Selector17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N57
cyclonev_lcell_comb \inst|Selector17~1 (
// Equation(s):
// \inst|Selector17~1_combout  = (\inst|state.ex_in2~DUPLICATE_q  & \inst4|COUNT [10])

	.dataa(!\inst|state.ex_in2~DUPLICATE_q ),
	.datab(!\inst4|COUNT [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~1 .extended_lut = "off";
defparam \inst|Selector17~1 .lut_mask = 64'h1111111111111111;
defparam \inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N24
cyclonev_lcell_comb \inst|Selector17~5 (
// Equation(s):
// \inst|Selector17~5_combout  = ( !\inst|Selector13~2_combout  & ( \inst|shifter|sbit[2][2]~16_combout  & ( (!\inst|Selector13~1_combout  & ((!\inst|Add1~61_sumout ) # ((!\inst|state.ex_add~q )))) # (\inst|Selector13~1_combout  & (\inst|IR [2] & 
// ((!\inst|Add1~61_sumout ) # (!\inst|state.ex_add~q )))) ) ) ) # ( !\inst|Selector13~2_combout  & ( !\inst|shifter|sbit[2][2]~16_combout  & ( (!\inst|Add1~61_sumout ) # (!\inst|state.ex_add~q ) ) ) )

	.dataa(!\inst|Selector13~1_combout ),
	.datab(!\inst|Add1~61_sumout ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|Selector13~2_combout ),
	.dataf(!\inst|shifter|sbit[2][2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~5 .extended_lut = "off";
defparam \inst|Selector17~5 .lut_mask = 64'hFCFC0000A8FC0000;
defparam \inst|Selector17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N42
cyclonev_lcell_comb \inst|Selector17~2 (
// Equation(s):
// \inst|Selector17~2_combout  = ( \inst|altsyncram_component|auto_generated|q_a [10] & ( \inst|state.ex_or~q  & ( \inst|AC [10] ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [10] & ( \inst|state.ex_or~q  & ( \inst|AC [10] ) ) ) # ( 
// \inst|altsyncram_component|auto_generated|q_a [10] & ( !\inst|state.ex_or~q  & ( (\inst|AC [10] & (((\inst|state.ex_in2~DUPLICATE_q  & \inst|io_drive_en~q )) # (\inst|state.ex_and~q ))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [10] & ( 
// !\inst|state.ex_or~q  & ( (\inst|state.ex_in2~DUPLICATE_q  & (\inst|io_drive_en~q  & \inst|AC [10])) ) ) )

	.dataa(!\inst|state.ex_in2~DUPLICATE_q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|io_drive_en~q ),
	.datad(!\inst|AC [10]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~2 .extended_lut = "off";
defparam \inst|Selector17~2 .lut_mask = 64'h0005003700FF00FF;
defparam \inst|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N18
cyclonev_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = ( \inst|shifter|sbit[2][6]~15_combout  & ( \inst|Selector13~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][10]~14_combout )))) # (\inst|IR [2] & (((!\inst|IR [4])) # (\inst|shifter|sbit[2][14]~13_combout ))) ) ) ) # 
// ( !\inst|shifter|sbit[2][6]~15_combout  & ( \inst|Selector13~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][10]~14_combout )))) # (\inst|IR [2] & (\inst|shifter|sbit[2][14]~13_combout  & ((\inst|IR [4])))) ) ) )

	.dataa(!\inst|shifter|sbit[2][14]~13_combout ),
	.datab(!\inst|shifter|sbit[2][10]~14_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|sbit[2][6]~15_combout ),
	.dataf(!\inst|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~0 .extended_lut = "off";
defparam \inst|Selector17~0 .lut_mask = 64'h0000000030353F35;
defparam \inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N18
cyclonev_lcell_comb \inst|Selector17~4 (
// Equation(s):
// \inst|Selector17~4_combout  = ( \inst4|IO_EN~combout  & ( \inst|Selector17~0_combout  ) ) # ( !\inst4|IO_EN~combout  & ( \inst|Selector17~0_combout  ) ) # ( \inst4|IO_EN~combout  & ( !\inst|Selector17~0_combout  & ( (!\inst|Selector17~6_combout ) # 
// (((!\inst|Selector17~5_combout ) # (\inst|Selector17~2_combout )) # (\inst|Selector17~1_combout )) ) ) ) # ( !\inst4|IO_EN~combout  & ( !\inst|Selector17~0_combout  & ( (!\inst|Selector17~6_combout ) # ((!\inst|Selector17~5_combout ) # 
// (\inst|Selector17~2_combout )) ) ) )

	.dataa(!\inst|Selector17~6_combout ),
	.datab(!\inst|Selector17~1_combout ),
	.datac(!\inst|Selector17~5_combout ),
	.datad(!\inst|Selector17~2_combout ),
	.datae(!\inst4|IO_EN~combout ),
	.dataf(!\inst|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~4 .extended_lut = "off";
defparam \inst|Selector17~4 .lut_mask = 64'hFAFFFBFFFFFFFFFF;
defparam \inst|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N20
dffeas \inst|AC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[10] .is_wysiwyg = "true";
defparam \inst|AC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N54
cyclonev_lcell_comb \inst|shifter|sbit[1][10]~2 (
// Equation(s):
// \inst|shifter|sbit[1][10]~2_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & (\inst|AC [9])) # (\inst|IR [4] & ((\inst|AC [11]))) ) ) # ( !\inst|IR [0] & ( \inst|AC [10] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [9]),
	.datac(!\inst|AC [11]),
	.datad(!\inst|AC [10]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][10]~2 .extended_lut = "off";
defparam \inst|shifter|sbit[1][10]~2 .lut_mask = 64'h00FF00FF27272727;
defparam \inst|shifter|sbit[1][10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N24
cyclonev_lcell_comb \inst|shifter|sbit[2][10]~14 (
// Equation(s):
// \inst|shifter|sbit[2][10]~14_combout  = ( \inst|shifter|sbit[1][12]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][10]~2_combout )))) # (\inst|IR [1] & (((\inst|shifter|sbit[1][8]~4_combout )) # (\inst|IR [4]))) ) ) # ( 
// !\inst|shifter|sbit[1][12]~0_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][10]~2_combout )))) # (\inst|IR [1] & (!\inst|IR [4] & ((\inst|shifter|sbit[1][8]~4_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[1][10]~2_combout ),
	.datad(!\inst|shifter|sbit[1][8]~4_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][10]~14 .extended_lut = "off";
defparam \inst|shifter|sbit[2][10]~14 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \inst|shifter|sbit[2][10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N27
cyclonev_lcell_comb \inst|shifter|sbit[3][6]~17 (
// Equation(s):
// \inst|shifter|sbit[3][6]~17_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & ((\inst|shifter|sbit[2][2]~16_combout ))) # (\inst|IR [4] & (\inst|shifter|sbit[2][10]~14_combout )) ) ) # ( !\inst|IR [2] & ( \inst|shifter|sbit[2][6]~15_combout  ) )

	.dataa(!\inst|shifter|sbit[2][10]~14_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|sbit[2][6]~15_combout ),
	.datad(!\inst|shifter|sbit[2][2]~16_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][6]~17 .extended_lut = "off";
defparam \inst|shifter|sbit[3][6]~17 .lut_mask = 64'h0F0F0F0F11DD11DD;
defparam \inst|shifter|sbit[3][6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N24
cyclonev_lcell_comb \inst|Selector21~4 (
// Equation(s):
// \inst|Selector21~4_combout  = ( \inst|state.ex_loadi~q  & ( \inst|IR [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~4 .extended_lut = "off";
defparam \inst|Selector21~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N3
cyclonev_lcell_comb \inst|Selector21~5 (
// Equation(s):
// \inst|Selector21~5_combout  = ( \inst|altsyncram_component|auto_generated|q_a [6] & ( \inst|AC [6] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [6] & ( \inst|AC 
// [6] & ( (!\inst|state.ex_xor~q  & !\inst|state.ex_or~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|AC [6] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [6] & ( !\inst|AC [6] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_load~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst|AC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~5 .extended_lut = "off";
defparam \inst|Selector21~5 .lut_mask = 64'hFFFFA000AA00C000;
defparam \inst|Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N18
cyclonev_lcell_comb \inst|Add3~5 (
// Equation(s):
// \inst|Add3~5_sumout  = SUM(( \inst|IR [6] ) + ( \inst|AC [6] ) + ( \inst|Add3~26  ))
// \inst|Add3~6  = CARRY(( \inst|IR [6] ) + ( \inst|AC [6] ) + ( \inst|Add3~26  ))

	.dataa(gnd),
	.datab(!\inst|IR [6]),
	.datac(!\inst|AC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add3~5_sumout ),
	.cout(\inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add3~5 .extended_lut = "off";
defparam \inst|Add3~5 .lut_mask = 64'h0000F0F000003333;
defparam \inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N45
cyclonev_lcell_comb \inst|Selector21~6 (
// Equation(s):
// \inst|Selector21~6_combout  = ( \inst|Selector21~5_combout  & ( \inst|Add3~5_sumout  & ( (!\inst|Selector21~4_combout  & (!\inst|state.ex_addi~q  & ((!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~5_sumout )))) ) ) ) # ( \inst|Selector21~5_combout  & ( 
// !\inst|Add3~5_sumout  & ( (!\inst|Selector21~4_combout  & ((!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~5_sumout ))) ) ) )

	.dataa(!\inst|Selector21~4_combout ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|state.ex_sub~DUPLICATE_q ),
	.datad(!\inst|Add2~5_sumout ),
	.datae(!\inst|Selector21~5_combout ),
	.dataf(!\inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~6 .extended_lut = "off";
defparam \inst|Selector21~6 .lut_mask = 64'h0000AAA000008880;
defparam \inst|Selector21~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N18
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [6] ) + ( \inst|AC [6] ) + ( \inst|Add1~26  ))
// \inst|Add1~6  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [6] ) + ( \inst|AC [6] ) + ( \inst|Add1~26  ))

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst|AC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(\inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h0000F0F000003333;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N15
cyclonev_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = (\inst|state.ex_add~q  & \inst|Add1~5_sumout )

	.dataa(!\inst|state.ex_add~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~1 .extended_lut = "off";
defparam \inst|Selector21~1 .lut_mask = 64'h0055005500550055;
defparam \inst|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N42
cyclonev_lcell_comb \inst|Selector21~3 (
// Equation(s):
// \inst|Selector21~3_combout  = ( \inst|AC [15] & ( \inst|Selector21~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][14]~13_combout )))) # (\inst|IR [2] & (((\inst|IR [4])) # (\inst|shifter|sbit[2][10]~14_combout ))) ) ) ) # ( !\inst|AC [15] & ( 
// \inst|Selector21~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][14]~13_combout )))) # (\inst|IR [2] & (\inst|shifter|sbit[2][10]~14_combout  & (!\inst|IR [4]))) ) ) )

	.dataa(!\inst|shifter|sbit[2][10]~14_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|sbit[2][14]~13_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|AC [15]),
	.dataf(!\inst|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~3 .extended_lut = "off";
defparam \inst|Selector21~3 .lut_mask = 64'h000000000F440F77;
defparam \inst|Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N0
cyclonev_lcell_comb \inst|Selector21~7 (
// Equation(s):
// \inst|Selector21~7_combout  = ( \inst|Selector21~1_combout  & ( \inst|Selector21~3_combout  ) ) # ( !\inst|Selector21~1_combout  & ( \inst|Selector21~3_combout  ) ) # ( \inst|Selector21~1_combout  & ( !\inst|Selector21~3_combout  ) ) # ( 
// !\inst|Selector21~1_combout  & ( !\inst|Selector21~3_combout  & ( ((!\inst|Selector21~6_combout ) # ((\inst|shifter|sbit[3][6]~17_combout  & \inst|Selector13~0_combout ))) # (\inst|Selector21~0_combout ) ) ) )

	.dataa(!\inst|Selector21~0_combout ),
	.datab(!\inst|shifter|sbit[3][6]~17_combout ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|Selector21~6_combout ),
	.datae(!\inst|Selector21~1_combout ),
	.dataf(!\inst|Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~7 .extended_lut = "off";
defparam \inst|Selector21~7 .lut_mask = 64'hFF57FFFFFFFFFFFF;
defparam \inst|Selector21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N2
dffeas \inst|AC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[6] .is_wysiwyg = "true";
defparam \inst|AC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N24
cyclonev_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = ( !\inst|AC [7] & ( \inst|state.ex_or~q  & ( !\inst|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( \inst|AC [7] & ( !\inst|state.ex_or~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [7] & 
// (((!\inst|state.ex_xor~q )))) # (\inst|altsyncram_component|auto_generated|q_a [7] & (!\inst|state.ex_and~q  & ((!\inst|state.ex_load~q )))) ) ) ) # ( !\inst|AC [7] & ( !\inst|state.ex_or~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [7]) # 
// ((!\inst|state.ex_xor~q  & !\inst|state.ex_load~q )) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_load~q ),
	.datae(!\inst|AC [7]),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~1 .extended_lut = "off";
defparam \inst|Selector20~1 .lut_mask = 64'hFAAAE4A0AAAA0000;
defparam \inst|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N24
cyclonev_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = ( \inst|IR [7] & ( \inst|state.ex_loadi~q  ) ) # ( !\inst|IR [7] & ( \inst|state.ex_loadi~q  & ( (\inst|state.ex_shift~q  & (\inst|IR [3] & (\inst|AC [15] & \inst|IR [4]))) ) ) ) # ( \inst|IR [7] & ( !\inst|state.ex_loadi~q  
// & ( (\inst|state.ex_shift~q  & (\inst|IR [3] & (\inst|AC [15] & \inst|IR [4]))) ) ) ) # ( !\inst|IR [7] & ( !\inst|state.ex_loadi~q  & ( (\inst|state.ex_shift~q  & (\inst|IR [3] & (\inst|AC [15] & \inst|IR [4]))) ) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|IR [3]),
	.datac(!\inst|AC [15]),
	.datad(!\inst|IR [4]),
	.datae(!\inst|IR [7]),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~2 .extended_lut = "off";
defparam \inst|Selector20~2 .lut_mask = 64'h000100010001FFFF;
defparam \inst|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N30
cyclonev_lcell_comb \inst|Selector20~3 (
// Equation(s):
// \inst|Selector20~3_combout  = ( \inst|Selector20~1_combout  & ( !\inst|Selector20~2_combout  & ( (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q ) # ((!\inst|Add3~57_sumout )))) # (\inst|state.ex_sub~DUPLICATE_q  & (!\inst|Add2~57_sumout  & 
// ((!\inst|state.ex_addi~q ) # (!\inst|Add3~57_sumout )))) ) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|Add3~57_sumout ),
	.datad(!\inst|Add2~57_sumout ),
	.datae(!\inst|Selector20~1_combout ),
	.dataf(!\inst|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~3 .extended_lut = "off";
defparam \inst|Selector20~3 .lut_mask = 64'h0000FCA800000000;
defparam \inst|Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N21
cyclonev_lcell_comb \inst|Add1~57 (
// Equation(s):
// \inst|Add1~57_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [7] ) + ( \inst|AC [7] ) + ( \inst|Add1~6  ))
// \inst|Add1~58  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [7] ) + ( \inst|AC [7] ) + ( \inst|Add1~6  ))

	.dataa(!\inst|AC [7]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~57_sumout ),
	.cout(\inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~57 .extended_lut = "off";
defparam \inst|Add1~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N6
cyclonev_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = ( \inst|shifter|sbit[2][3]~34_combout  & ( \inst|shifter|sbit[2][11]~31_combout  & ( (\inst|Selector13~0_combout  & ((!\inst|IR [2] & ((\inst|shifter|sbit[2][7]~30_combout ))) # (\inst|IR [2] & (\inst|IR [4])))) ) ) ) # ( 
// !\inst|shifter|sbit[2][3]~34_combout  & ( \inst|shifter|sbit[2][11]~31_combout  & ( (\inst|Selector13~0_combout  & ((\inst|IR [2]) # (\inst|shifter|sbit[2][7]~30_combout ))) ) ) ) # ( \inst|shifter|sbit[2][3]~34_combout  & ( 
// !\inst|shifter|sbit[2][11]~31_combout  & ( (\inst|shifter|sbit[2][7]~30_combout  & (\inst|Selector13~0_combout  & !\inst|IR [2])) ) ) ) # ( !\inst|shifter|sbit[2][3]~34_combout  & ( !\inst|shifter|sbit[2][11]~31_combout  & ( (\inst|Selector13~0_combout  & 
// ((!\inst|IR [2] & ((\inst|shifter|sbit[2][7]~30_combout ))) # (\inst|IR [2] & (!\inst|IR [4])))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|sbit[2][7]~30_combout ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|sbit[2][3]~34_combout ),
	.dataf(!\inst|shifter|sbit[2][11]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~0 .extended_lut = "off";
defparam \inst|Selector20~0 .lut_mask = 64'h030A0300030F0305;
defparam \inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N48
cyclonev_lcell_comb \inst|Selector20~4 (
// Equation(s):
// \inst|Selector20~4_combout  = ( \inst|Add1~57_sumout  & ( \inst|Selector20~0_combout  ) ) # ( !\inst|Add1~57_sumout  & ( \inst|Selector20~0_combout  ) ) # ( \inst|Add1~57_sumout  & ( !\inst|Selector20~0_combout  & ( ((!\inst|Selector20~3_combout ) # 
// ((\IO_DATA[7]~17_combout  & \inst|state.ex_in2~DUPLICATE_q ))) # (\inst|state.ex_add~q ) ) ) ) # ( !\inst|Add1~57_sumout  & ( !\inst|Selector20~0_combout  & ( (!\inst|Selector20~3_combout ) # ((\IO_DATA[7]~17_combout  & \inst|state.ex_in2~DUPLICATE_q )) ) 
// ) )

	.dataa(!\IO_DATA[7]~17_combout ),
	.datab(!\inst|state.ex_in2~DUPLICATE_q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Selector20~3_combout ),
	.datae(!\inst|Add1~57_sumout ),
	.dataf(!\inst|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~4 .extended_lut = "off";
defparam \inst|Selector20~4 .lut_mask = 64'hFF11FF1FFFFFFFFF;
defparam \inst|Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N50
dffeas \inst|AC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[7] .is_wysiwyg = "true";
defparam \inst|AC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N24
cyclonev_lcell_comb \inst|Add1~53 (
// Equation(s):
// \inst|Add1~53_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_a [8] ) + ( \inst|AC [8] ) + ( \inst|Add1~58  ))
// \inst|Add1~54  = CARRY(( \inst|altsyncram_component|auto_generated|q_a [8] ) + ( \inst|AC [8] ) + ( \inst|Add1~58  ))

	.dataa(gnd),
	.datab(!\inst|AC [8]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~53_sumout ),
	.cout(\inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~53 .extended_lut = "off";
defparam \inst|Add1~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N18
cyclonev_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = ( \inst|Add1~53_sumout  & ( \inst|state.ex_add~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_add~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~1 .extended_lut = "off";
defparam \inst|Selector19~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N39
cyclonev_lcell_comb \inst|shifter|sbit[2][4]~10 (
// Equation(s):
// \inst|shifter|sbit[2][4]~10_combout  = ( \inst|shifter|sbit[1][2]~9_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][4]~8_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # ((\inst|shifter|sbit[1][6]~5_combout )))) ) ) # ( 
// !\inst|shifter|sbit[1][2]~9_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][4]~8_combout )))) # (\inst|IR [1] & (\inst|IR [4] & (\inst|shifter|sbit[1][6]~5_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[1][6]~5_combout ),
	.datad(!\inst|shifter|sbit[1][4]~8_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][4]~10 .extended_lut = "off";
defparam \inst|shifter|sbit[2][4]~10 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \inst|shifter|sbit[2][4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N21
cyclonev_lcell_comb \inst|shifter|sbit[2][0]~11 (
// Equation(s):
// \inst|shifter|sbit[2][0]~11_combout  = ( \inst|AC [0] & ( (!\inst|IR [1] & ((!\inst|IR [0]) # ((\inst|IR [4] & \inst|AC [1])))) ) ) # ( !\inst|AC [0] & ( (\inst|IR [4] & (\inst|IR [0] & (!\inst|IR [1] & \inst|AC [1]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][0]~11 .extended_lut = "off";
defparam \inst|shifter|sbit[2][0]~11 .lut_mask = 64'h00100010C0D0C0D0;
defparam \inst|shifter|sbit[2][0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N9
cyclonev_lcell_comb \inst|shifter|sbit[3][0]~42 (
// Equation(s):
// \inst|shifter|sbit[3][0]~42_combout  = ( \inst|shifter|sbit[1][2]~9_combout  & ( (!\inst|shifter|sbit[2][0]~11_combout  & ((!\inst|IR [4]) # (!\inst|IR [1]))) ) ) # ( !\inst|shifter|sbit[1][2]~9_combout  & ( !\inst|shifter|sbit[2][0]~11_combout  ) )

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|sbit[2][0]~11_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][0]~42 .extended_lut = "off";
defparam \inst|shifter|sbit[3][0]~42 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \inst|shifter|sbit[3][0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N21
cyclonev_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = ( \inst|shifter|sbit[3][0]~42_combout  & ( (\inst|shifter|sbit[2][4]~10_combout  & (\inst|IR [4] & (\inst|IR [2] & \inst|Selector13~1_combout ))) ) ) # ( !\inst|shifter|sbit[3][0]~42_combout  & ( (\inst|Selector13~1_combout  
// & ((!\inst|IR [2]) # ((\inst|shifter|sbit[2][4]~10_combout  & \inst|IR [4])))) ) )

	.dataa(!\inst|shifter|sbit[2][4]~10_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|Selector13~1_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[3][0]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~2 .extended_lut = "off";
defparam \inst|Selector19~2 .lut_mask = 64'h00F100F100010001;
defparam \inst|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N57
cyclonev_lcell_comb \inst|Selector19~4 (
// Equation(s):
// \inst|Selector19~4_combout  = ( \inst|IR [8] & ( \inst|state.ex_loadi~q  ) ) # ( !\inst|IR [8] & ( \inst|state.ex_loadi~q  & ( (\inst|AC [15] & (\inst|IR [3] & (\inst|IR [4] & \inst|state.ex_shift~q ))) ) ) ) # ( \inst|IR [8] & ( !\inst|state.ex_loadi~q  
// & ( (\inst|AC [15] & (\inst|IR [3] & (\inst|IR [4] & \inst|state.ex_shift~q ))) ) ) ) # ( !\inst|IR [8] & ( !\inst|state.ex_loadi~q  & ( (\inst|AC [15] & (\inst|IR [3] & (\inst|IR [4] & \inst|state.ex_shift~q ))) ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|IR [3]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|state.ex_shift~q ),
	.datae(!\inst|IR [8]),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~4 .extended_lut = "off";
defparam \inst|Selector19~4 .lut_mask = 64'h000100010001FFFF;
defparam \inst|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N12
cyclonev_lcell_comb \inst|Selector19~3 (
// Equation(s):
// \inst|Selector19~3_combout  = ( \inst|altsyncram_component|auto_generated|q_a [8] & ( \inst|AC [8] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( \inst|AC 
// [8] & ( (!\inst|state.ex_or~q  & !\inst|state.ex_xor~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [8] & ( !\inst|AC [8] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_xor~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [8] & ( !\inst|AC [8] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst|AC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~3 .extended_lut = "off";
defparam \inst|Selector19~3 .lut_mask = 64'hFFFF8080A0A08800;
defparam \inst|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N9
cyclonev_lcell_comb \inst|Selector19~5 (
// Equation(s):
// \inst|Selector19~5_combout  = ( \inst|Selector19~3_combout  & ( \inst|Add2~53_sumout  & ( (!\inst|state.ex_sub~DUPLICATE_q  & (!\inst|Selector19~4_combout  & ((!\inst|state.ex_addi~q ) # (!\inst|Add3~53_sumout )))) ) ) ) # ( \inst|Selector19~3_combout  & 
// ( !\inst|Add2~53_sumout  & ( (!\inst|Selector19~4_combout  & ((!\inst|state.ex_addi~q ) # (!\inst|Add3~53_sumout ))) ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~DUPLICATE_q ),
	.datac(!\inst|Add3~53_sumout ),
	.datad(!\inst|Selector19~4_combout ),
	.datae(!\inst|Selector19~3_combout ),
	.dataf(!\inst|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~5 .extended_lut = "off";
defparam \inst|Selector19~5 .lut_mask = 64'h0000FA000000C800;
defparam \inst|Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N24
cyclonev_lcell_comb \inst|shifter|sbit[3][8]~41 (
// Equation(s):
// \inst|shifter|sbit[3][8]~41_combout  = ( \inst|shifter|sbit[2][12]~3_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][8]~6_combout )))) # (\inst|IR [2] & (((\inst|shifter|sbit[2][4]~10_combout )) # (\inst|IR [4]))) ) ) # ( 
// !\inst|shifter|sbit[2][12]~3_combout  & ( (!\inst|IR [2] & (((\inst|shifter|sbit[2][8]~6_combout )))) # (\inst|IR [2] & (!\inst|IR [4] & (\inst|shifter|sbit[2][4]~10_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|sbit[2][4]~10_combout ),
	.datad(!\inst|shifter|sbit[2][8]~6_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[2][12]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][8]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][8]~41 .extended_lut = "off";
defparam \inst|shifter|sbit[3][8]~41 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \inst|shifter|sbit[3][8]~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N3
cyclonev_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = ( \SW[8]~input_o  & ( \inst4|COUNT [8] & ( (\inst|state.ex_in2~DUPLICATE_q  & (((!\inst|io_drive_en~q ) # (\inst|AC [8])) # (\inst7|CHIP_SELECT~combout ))) ) ) ) # ( !\SW[8]~input_o  & ( \inst4|COUNT [8] & ( 
// (\inst|state.ex_in2~DUPLICATE_q  & (!\inst7|CHIP_SELECT~combout  & ((!\inst|io_drive_en~q ) # (\inst|AC [8])))) ) ) ) # ( \SW[8]~input_o  & ( !\inst4|COUNT [8] & ( (\inst|state.ex_in2~DUPLICATE_q  & (((\inst|io_drive_en~q  & \inst|AC [8])) # 
// (\inst7|CHIP_SELECT~combout ))) ) ) ) # ( !\SW[8]~input_o  & ( !\inst4|COUNT [8] & ( (\inst|state.ex_in2~DUPLICATE_q  & (!\inst7|CHIP_SELECT~combout  & (\inst|io_drive_en~q  & \inst|AC [8]))) ) ) )

	.dataa(!\inst|state.ex_in2~DUPLICATE_q ),
	.datab(!\inst7|CHIP_SELECT~combout ),
	.datac(!\inst|io_drive_en~q ),
	.datad(!\inst|AC [8]),
	.datae(!\SW[8]~input_o ),
	.dataf(!\inst4|COUNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~0 .extended_lut = "off";
defparam \inst|Selector19~0 .lut_mask = 64'h0004111540445155;
defparam \inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N42
cyclonev_lcell_comb \inst|Selector19~6 (
// Equation(s):
// \inst|Selector19~6_combout  = ( \inst|shifter|sbit[3][8]~41_combout  & ( \inst|Selector19~0_combout  ) ) # ( !\inst|shifter|sbit[3][8]~41_combout  & ( \inst|Selector19~0_combout  ) ) # ( \inst|shifter|sbit[3][8]~41_combout  & ( !\inst|Selector19~0_combout 
//  & ( (((!\inst|Selector19~5_combout ) # (\inst|Selector19~2_combout )) # (\inst|Selector13~0_combout )) # (\inst|Selector19~1_combout ) ) ) ) # ( !\inst|shifter|sbit[3][8]~41_combout  & ( !\inst|Selector19~0_combout  & ( ((!\inst|Selector19~5_combout ) # 
// (\inst|Selector19~2_combout )) # (\inst|Selector19~1_combout ) ) ) )

	.dataa(!\inst|Selector19~1_combout ),
	.datab(!\inst|Selector13~0_combout ),
	.datac(!\inst|Selector19~2_combout ),
	.datad(!\inst|Selector19~5_combout ),
	.datae(!\inst|shifter|sbit[3][8]~41_combout ),
	.dataf(!\inst|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~6 .extended_lut = "off";
defparam \inst|Selector19~6 .lut_mask = 64'hFF5FFF7FFFFFFFFF;
defparam \inst|Selector19~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N44
dffeas \inst|AC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[8] .is_wysiwyg = "true";
defparam \inst|AC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N24
cyclonev_lcell_comb \inst|Selector18~1 (
// Equation(s):
// \inst|Selector18~1_combout  = ( \inst|Add1~49_sumout  & ( \inst|state.ex_add~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~1 .extended_lut = "off";
defparam \inst|Selector18~1 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N45
cyclonev_lcell_comb \inst|shifter|sbit[3][1]~40 (
// Equation(s):
// \inst|shifter|sbit[3][1]~40_combout  = ( \inst|shifter|sbit[1][3]~26_combout  & ( (!\inst|IR [1] & ((\inst|shifter|sbit[1][1]~28_combout ))) # (\inst|IR [1] & (\inst|IR [4])) ) ) # ( !\inst|shifter|sbit[1][3]~26_combout  & ( (!\inst|IR [1] & 
// \inst|shifter|sbit[1][1]~28_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|sbit[1][1]~28_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][3]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][1]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][1]~40 .extended_lut = "off";
defparam \inst|shifter|sbit[3][1]~40 .lut_mask = 64'h00CC00CC03CF03CF;
defparam \inst|shifter|sbit[3][1]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N42
cyclonev_lcell_comb \inst|Selector18~2 (
// Equation(s):
// \inst|Selector18~2_combout  = ( \inst|shifter|sbit[3][1]~40_combout  & ( \inst|IR [2] & ( (\inst|Selector13~1_combout  & (\inst|shifter|sbit[2][5]~27_combout  & \inst|IR [4])) ) ) ) # ( !\inst|shifter|sbit[3][1]~40_combout  & ( \inst|IR [2] & ( 
// (\inst|Selector13~1_combout  & (\inst|shifter|sbit[2][5]~27_combout  & \inst|IR [4])) ) ) ) # ( \inst|shifter|sbit[3][1]~40_combout  & ( !\inst|IR [2] & ( \inst|Selector13~1_combout  ) ) )

	.dataa(!\inst|Selector13~1_combout ),
	.datab(!\inst|shifter|sbit[2][5]~27_combout ),
	.datac(gnd),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|sbit[3][1]~40_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~2 .extended_lut = "off";
defparam \inst|Selector18~2 .lut_mask = 64'h0000555500110011;
defparam \inst|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N0
cyclonev_lcell_comb \inst|Selector18~3 (
// Equation(s):
// \inst|Selector18~3_combout  = ( \inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|AC [9] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [9] & ( \inst|AC 
// [9] & ( (!\inst|state.ex_xor~q  & !\inst|state.ex_or~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [9] & ( !\inst|AC [9] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [9] & ( !\inst|AC [9] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_load~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~3 .extended_lut = "off";
defparam \inst|Selector18~3 .lut_mask = 64'hFFFFA000A0A0C000;
defparam \inst|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N54
cyclonev_lcell_comb \inst|Selector18~4 (
// Equation(s):
// \inst|Selector18~4_combout  = ( \inst|IR [9] & ( \inst|state.ex_loadi~q  ) ) # ( !\inst|IR [9] & ( \inst|state.ex_loadi~q  & ( (\inst|AC [15] & (\inst|IR [3] & (\inst|state.ex_shift~q  & \inst|IR [4]))) ) ) ) # ( \inst|IR [9] & ( !\inst|state.ex_loadi~q  
// & ( (\inst|AC [15] & (\inst|IR [3] & (\inst|state.ex_shift~q  & \inst|IR [4]))) ) ) ) # ( !\inst|IR [9] & ( !\inst|state.ex_loadi~q  & ( (\inst|AC [15] & (\inst|IR [3] & (\inst|state.ex_shift~q  & \inst|IR [4]))) ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|IR [3]),
	.datac(!\inst|state.ex_shift~q ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|IR [9]),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~4 .extended_lut = "off";
defparam \inst|Selector18~4 .lut_mask = 64'h000100010001FFFF;
defparam \inst|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N12
cyclonev_lcell_comb \inst|Selector18~5 (
// Equation(s):
// \inst|Selector18~5_combout  = ( !\inst|Selector18~4_combout  & ( \inst|state.ex_addi~q  & ( (\inst|Selector18~3_combout  & (!\inst|Add3~49_sumout  & ((!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~49_sumout )))) ) ) ) # ( !\inst|Selector18~4_combout  & 
// ( !\inst|state.ex_addi~q  & ( (\inst|Selector18~3_combout  & ((!\inst|state.ex_sub~DUPLICATE_q ) # (!\inst|Add2~49_sumout ))) ) ) )

	.dataa(!\inst|state.ex_sub~DUPLICATE_q ),
	.datab(!\inst|Selector18~3_combout ),
	.datac(!\inst|Add2~49_sumout ),
	.datad(!\inst|Add3~49_sumout ),
	.datae(!\inst|Selector18~4_combout ),
	.dataf(!\inst|state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~5 .extended_lut = "off";
defparam \inst|Selector18~5 .lut_mask = 64'h3232000032000000;
defparam \inst|Selector18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N30
cyclonev_lcell_comb \inst|Selector18~6 (
// Equation(s):
// \inst|Selector18~6_combout  = ( \inst|Selector13~0_combout  & ( \inst|Selector18~5_combout  & ( (((\inst|Selector18~2_combout ) # (\inst|Selector18~1_combout )) # (\inst|Selector18~0_combout )) # (\inst|shifter|sbit[3][9]~39_combout ) ) ) ) # ( 
// !\inst|Selector13~0_combout  & ( \inst|Selector18~5_combout  & ( ((\inst|Selector18~2_combout ) # (\inst|Selector18~1_combout )) # (\inst|Selector18~0_combout ) ) ) ) # ( \inst|Selector13~0_combout  & ( !\inst|Selector18~5_combout  ) ) # ( 
// !\inst|Selector13~0_combout  & ( !\inst|Selector18~5_combout  ) )

	.dataa(!\inst|shifter|sbit[3][9]~39_combout ),
	.datab(!\inst|Selector18~0_combout ),
	.datac(!\inst|Selector18~1_combout ),
	.datad(!\inst|Selector18~2_combout ),
	.datae(!\inst|Selector13~0_combout ),
	.dataf(!\inst|Selector18~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~6 .extended_lut = "off";
defparam \inst|Selector18~6 .lut_mask = 64'hFFFFFFFF3FFF7FFF;
defparam \inst|Selector18~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N32
dffeas \inst|AC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[9] .is_wysiwyg = "true";
defparam \inst|AC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N57
cyclonev_lcell_comb \inst|shifter|sbit[1][8]~4 (
// Equation(s):
// \inst|shifter|sbit[1][8]~4_combout  = ( \inst|AC [8] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [7]))) # (\inst|IR [4] & (\inst|AC [9]))) ) ) # ( !\inst|AC [8] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [7]))) # (\inst|IR [4] & (\inst|AC 
// [9])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [9]),
	.datac(!\inst|AC [7]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[1][8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[1][8]~4 .extended_lut = "off";
defparam \inst|shifter|sbit[1][8]~4 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \inst|shifter|sbit[1][8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N27
cyclonev_lcell_comb \inst|shifter|sbit[2][8]~6 (
// Equation(s):
// \inst|shifter|sbit[2][8]~6_combout  = ( \inst|shifter|sbit[1][6]~5_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][8]~4_combout )))) # (\inst|IR [1] & ((!\inst|IR [4]) # ((\inst|shifter|sbit[1][10]~2_combout )))) ) ) # ( 
// !\inst|shifter|sbit[1][6]~5_combout  & ( (!\inst|IR [1] & (((\inst|shifter|sbit[1][8]~4_combout )))) # (\inst|IR [1] & (\inst|IR [4] & ((\inst|shifter|sbit[1][10]~2_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[1][8]~4_combout ),
	.datad(!\inst|shifter|sbit[1][10]~2_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[2][8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[2][8]~6 .extended_lut = "off";
defparam \inst|shifter|sbit[2][8]~6 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \inst|shifter|sbit[2][8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N9
cyclonev_lcell_comb \inst|shifter|sbit[3][4]~12 (
// Equation(s):
// \inst|shifter|sbit[3][4]~12_combout  = ( \inst|IR [4] & ( (!\inst|IR [2] & ((\inst|shifter|sbit[2][4]~10_combout ))) # (\inst|IR [2] & (\inst|shifter|sbit[2][8]~6_combout )) ) ) # ( !\inst|IR [4] & ( (!\inst|IR [2] & (\inst|shifter|sbit[2][4]~10_combout 
// )) # (\inst|IR [2] & ((\inst|shifter|sbit[2][0]~11_combout ))) ) )

	.dataa(!\inst|shifter|sbit[2][8]~6_combout ),
	.datab(!\inst|shifter|sbit[2][4]~10_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|sbit[2][0]~11_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][4]~12 .extended_lut = "off";
defparam \inst|shifter|sbit[3][4]~12 .lut_mask = 64'h303F303F35353535;
defparam \inst|shifter|sbit[3][4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N33
cyclonev_lcell_comb \inst|Selector23~4 (
// Equation(s):
// \inst|Selector23~4_combout  = ( \inst|AC [4] & ( \inst|altsyncram_component|auto_generated|q_a [4] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( !\inst|AC [4] & ( \inst|altsyncram_component|auto_generated|q_a 
// [4] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( \inst|AC [4] & ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( (!\inst|state.ex_xor~q  & !\inst|state.ex_or~q ) ) ) ) # ( !\inst|AC [4] & ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_load~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|AC [4]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~4 .extended_lut = "off";
defparam \inst|Selector23~4 .lut_mask = 64'hFFFFAA00A000C000;
defparam \inst|Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N18
cyclonev_lcell_comb \inst|Selector23~3 (
// Equation(s):
// \inst|Selector23~3_combout  = ( \inst|state.ex_loadi~q  & ( \inst|IR [4] ) )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~3 .extended_lut = "off";
defparam \inst|Selector23~3 .lut_mask = 64'h0000000033333333;
defparam \inst|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N0
cyclonev_lcell_comb \inst|Selector23~5 (
// Equation(s):
// \inst|Selector23~5_combout  = ( !\inst|state.ex_addi~q  & ( \inst|Add3~29_sumout  & ( (\inst|Selector23~4_combout  & (!\inst|Selector23~3_combout  & ((!\inst|Add2~29_sumout ) # (!\inst|state.ex_sub~DUPLICATE_q )))) ) ) ) # ( \inst|state.ex_addi~q  & ( 
// !\inst|Add3~29_sumout  & ( (\inst|Selector23~4_combout  & (!\inst|Selector23~3_combout  & ((!\inst|Add2~29_sumout ) # (!\inst|state.ex_sub~DUPLICATE_q )))) ) ) ) # ( !\inst|state.ex_addi~q  & ( !\inst|Add3~29_sumout  & ( (\inst|Selector23~4_combout  & 
// (!\inst|Selector23~3_combout  & ((!\inst|Add2~29_sumout ) # (!\inst|state.ex_sub~DUPLICATE_q )))) ) ) )

	.dataa(!\inst|Selector23~4_combout ),
	.datab(!\inst|Selector23~3_combout ),
	.datac(!\inst|Add2~29_sumout ),
	.datad(!\inst|state.ex_sub~DUPLICATE_q ),
	.datae(!\inst|state.ex_addi~q ),
	.dataf(!\inst|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~5 .extended_lut = "off";
defparam \inst|Selector23~5 .lut_mask = 64'h4440444044400000;
defparam \inst|Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N6
cyclonev_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = ( \inst|Add1~29_sumout  & ( \inst|state.ex_add~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_add~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~1 .extended_lut = "off";
defparam \inst|Selector23~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N54
cyclonev_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = ( \inst|shifter|sbit[2][8]~6_combout  & ( \inst|shifter|sbit[2][12]~3_combout  & ( (\inst|Selector21~2_combout  & ((!\inst|IR [4]) # ((!\inst|IR [2]) # (\inst|AC [15])))) ) ) ) # ( !\inst|shifter|sbit[2][8]~6_combout  & ( 
// \inst|shifter|sbit[2][12]~3_combout  & ( (\inst|Selector21~2_combout  & ((!\inst|IR [2]) # ((\inst|IR [4] & \inst|AC [15])))) ) ) ) # ( \inst|shifter|sbit[2][8]~6_combout  & ( !\inst|shifter|sbit[2][12]~3_combout  & ( (\inst|Selector21~2_combout  & 
// (\inst|IR [2] & ((!\inst|IR [4]) # (\inst|AC [15])))) ) ) ) # ( !\inst|shifter|sbit[2][8]~6_combout  & ( !\inst|shifter|sbit[2][12]~3_combout  & ( (\inst|IR [4] & (\inst|AC [15] & (\inst|Selector21~2_combout  & \inst|IR [2]))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|Selector21~2_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|sbit[2][8]~6_combout ),
	.dataf(!\inst|shifter|sbit[2][12]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~2 .extended_lut = "off";
defparam \inst|Selector23~2 .lut_mask = 64'h0001000B0F010F0B;
defparam \inst|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N30
cyclonev_lcell_comb \inst|Selector23~6 (
// Equation(s):
// \inst|Selector23~6_combout  = ( \inst|Selector13~0_combout  & ( \inst|Selector23~2_combout  ) ) # ( !\inst|Selector13~0_combout  & ( \inst|Selector23~2_combout  ) ) # ( \inst|Selector13~0_combout  & ( !\inst|Selector23~2_combout  & ( 
// (((!\inst|Selector23~5_combout ) # (\inst|Selector23~1_combout )) # (\inst|shifter|sbit[3][4]~12_combout )) # (\inst|Selector23~0_combout ) ) ) ) # ( !\inst|Selector13~0_combout  & ( !\inst|Selector23~2_combout  & ( ((!\inst|Selector23~5_combout ) # 
// (\inst|Selector23~1_combout )) # (\inst|Selector23~0_combout ) ) ) )

	.dataa(!\inst|Selector23~0_combout ),
	.datab(!\inst|shifter|sbit[3][4]~12_combout ),
	.datac(!\inst|Selector23~5_combout ),
	.datad(!\inst|Selector23~1_combout ),
	.datae(!\inst|Selector13~0_combout ),
	.dataf(!\inst|Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~6 .extended_lut = "off";
defparam \inst|Selector23~6 .lut_mask = 64'hF5FFF7FFFFFFFFFF;
defparam \inst|Selector23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N32
dffeas \inst|AC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[4] .is_wysiwyg = "true";
defparam \inst|AC[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [10],\inst|AC [9],\inst|AC [8],\inst|AC [4],\inst|AC [3]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Lab8Game.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340000000000000000000000601802000000000000004008000000201806018C230800300C20004000000300000";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N30
cyclonev_lcell_comb \inst|operand[10]~2 (
// Equation(s):
// \inst|operand[10]~2_combout  = ( \inst|altsyncram_component|auto_generated|q_a [10] & ( (\inst|IR [10]) # (\inst|state.decode~DUPLICATE_q ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [10] & ( (!\inst|state.decode~DUPLICATE_q  & \inst|IR [10]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.decode~DUPLICATE_q ),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[10]~2 .extended_lut = "off";
defparam \inst|operand[10]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \inst|operand[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N48
cyclonev_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = ( \inst|operand[10]~2_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~41_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) ) # ( !\inst|operand[10]~2_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & (\inst|Add0~41_sumout ))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~41_sumout ),
	.datad(!\inst|PC_stack[0][10]~q ),
	.datae(gnd),
	.dataf(!\inst|operand[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector1~0 .extended_lut = "off";
defparam \inst|Selector1~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N50
dffeas \inst|PC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[10] .is_wysiwyg = "true";
defparam \inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N45
cyclonev_lcell_comb \inst|next_mem_addr[10]~10 (
// Equation(s):
// \inst|next_mem_addr[10]~10_combout  = ( \inst|state.decode~q  & ( (!\inst|state.fetch~q  & ((\inst|altsyncram_component|auto_generated|q_a [10]))) # (\inst|state.fetch~q  & (\inst|PC [10])) ) ) # ( !\inst|state.decode~q  & ( (!\inst|state.fetch~q  & 
// ((\inst|IR [10]))) # (\inst|state.fetch~q  & (\inst|PC [10])) ) )

	.dataa(!\inst|PC [10]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst|IR [10]),
	.datad(!\inst|state.fetch~q ),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[10]~10 .extended_lut = "off";
defparam \inst|next_mem_addr[10]~10 .lut_mask = 64'h0F550F5533553355;
defparam \inst|next_mem_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N57
cyclonev_lcell_comb \inst|next_mem_addr[9]~9 (
// Equation(s):
// \inst|next_mem_addr[9]~9_combout  = ( \inst|IR [9] & ( (!\inst|state.fetch~q  & ((!\inst|state.decode~DUPLICATE_q ) # ((\inst|altsyncram_component|auto_generated|q_a [9])))) # (\inst|state.fetch~q  & (((\inst|PC [9])))) ) ) # ( !\inst|IR [9] & ( 
// (!\inst|state.fetch~q  & (\inst|state.decode~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [9]))) # (\inst|state.fetch~q  & (((\inst|PC [9])))) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst|PC [9]),
	.datae(gnd),
	.dataf(!\inst|IR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[9]~9 .extended_lut = "off";
defparam \inst|next_mem_addr[9]~9 .lut_mask = 64'h043704378CBF8CBF;
defparam \inst|next_mem_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N18
cyclonev_lcell_comb \inst|next_mem_addr[8]~8 (
// Equation(s):
// \inst|next_mem_addr[8]~8_combout  = ( \inst|IR [8] & ( (!\inst|state.fetch~q  & (((!\inst|state.decode~DUPLICATE_q )) # (\inst|altsyncram_component|auto_generated|q_a [8]))) # (\inst|state.fetch~q  & (((\inst|PC [8])))) ) ) # ( !\inst|IR [8] & ( 
// (!\inst|state.fetch~q  & (\inst|altsyncram_component|auto_generated|q_a [8] & ((\inst|state.decode~DUPLICATE_q )))) # (\inst|state.fetch~q  & (((\inst|PC [8])))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst|PC [8]),
	.datac(!\inst|state.decode~DUPLICATE_q ),
	.datad(!\inst|state.fetch~q ),
	.datae(gnd),
	.dataf(!\inst|IR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[8]~8 .extended_lut = "off";
defparam \inst|next_mem_addr[8]~8 .lut_mask = 64'h05330533F533F533;
defparam \inst|next_mem_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [7],\inst|AC [6],\inst|AC [5],\inst|AC [2],\inst|AC [1]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Lab8Game.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000044802022400AA180CB004004912B4A4092AD29024CA188E009D071AC0701C20004001252750100";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N33
cyclonev_lcell_comb \inst|next_mem_addr[7]~7 (
// Equation(s):
// \inst|next_mem_addr[7]~7_combout  = ( \inst|state.decode~q  & ( (!\inst|state.fetch~q  & (\inst|altsyncram_component|auto_generated|q_a [7])) # (\inst|state.fetch~q  & ((\inst|PC [7]))) ) ) # ( !\inst|state.decode~q  & ( (!\inst|state.fetch~q  & (\inst|IR 
// [7])) # (\inst|state.fetch~q  & ((\inst|PC [7]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|IR [7]),
	.datad(!\inst|PC [7]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[7]~7 .extended_lut = "off";
defparam \inst|next_mem_addr[7]~7 .lut_mask = 64'h0C3F0C3F44774477;
defparam \inst|next_mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N54
cyclonev_lcell_comb \inst|operand[6]~6 (
// Equation(s):
// \inst|operand[6]~6_combout  = ( \inst|state.decode~q  & ( \inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\inst|state.decode~q  & ( \inst|IR [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[6]~6 .extended_lut = "off";
defparam \inst|operand[6]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \inst|operand[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N58
dffeas \inst|PC_stack[9][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][6]~feeder_combout ),
	.asdata(\inst|PC_stack[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N46
dffeas \inst|PC_stack[10][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[9][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N57
cyclonev_lcell_comb \inst|PC_stack[9][6]~feeder (
// Equation(s):
// \inst|PC_stack[9][6]~feeder_combout  = \inst|PC_stack[10][6]~q 

	.dataa(!\inst|PC_stack[10][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N59
dffeas \inst|PC_stack[9][6]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][6]~feeder_combout ),
	.asdata(\inst|PC_stack[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[9][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N51
cyclonev_lcell_comb \inst|PC_stack[8][6]~feeder (
// Equation(s):
// \inst|PC_stack[8][6]~feeder_combout  = \inst|PC_stack[9][6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N53
dffeas \inst|PC_stack[8][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][6]~feeder_combout ),
	.asdata(\inst|PC_stack[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N24
cyclonev_lcell_comb \inst|PC_stack[7][6]~feeder (
// Equation(s):
// \inst|PC_stack[7][6]~feeder_combout  = \inst|PC_stack[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N25
dffeas \inst|PC_stack[7][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][6]~feeder_combout ),
	.asdata(\inst|PC_stack[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N48
cyclonev_lcell_comb \inst|PC_stack[6][6]~feeder (
// Equation(s):
// \inst|PC_stack[6][6]~feeder_combout  = ( \inst|PC_stack[7][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N50
dffeas \inst|PC_stack[6][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][6]~feeder_combout ),
	.asdata(\inst|PC_stack[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N27
cyclonev_lcell_comb \inst|PC_stack[5][6]~feeder (
// Equation(s):
// \inst|PC_stack[5][6]~feeder_combout  = ( \inst|PC_stack[6][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N29
dffeas \inst|PC_stack[5][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][6]~feeder_combout ),
	.asdata(\inst|PC_stack[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N54
cyclonev_lcell_comb \inst|PC_stack[4][6]~feeder (
// Equation(s):
// \inst|PC_stack[4][6]~feeder_combout  = \inst|PC_stack[5][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N55
dffeas \inst|PC_stack[4][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][6]~feeder_combout ),
	.asdata(\inst|PC_stack[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N18
cyclonev_lcell_comb \inst|PC_stack[3][6]~feeder (
// Equation(s):
// \inst|PC_stack[3][6]~feeder_combout  = \inst|PC_stack[4][6]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[4][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N20
dffeas \inst|PC_stack[3][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][6]~feeder_combout ),
	.asdata(\inst|PC_stack[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N21
cyclonev_lcell_comb \inst|PC_stack[2][6]~feeder (
// Equation(s):
// \inst|PC_stack[2][6]~feeder_combout  = \inst|PC_stack[3][6]~q 

	.dataa(!\inst|PC_stack[3][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N23
dffeas \inst|PC_stack[2][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][6]~feeder_combout ),
	.asdata(\inst|PC_stack[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N42
cyclonev_lcell_comb \inst|PC_stack[1][6]~feeder (
// Equation(s):
// \inst|PC_stack[1][6]~feeder_combout  = \inst|PC_stack[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N47
dffeas \inst|PC_stack[0][6]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N44
dffeas \inst|PC_stack[1][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][6]~feeder_combout ),
	.asdata(\inst|PC_stack[0][6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N45
cyclonev_lcell_comb \inst|PC_stack[0][6]~feeder (
// Equation(s):
// \inst|PC_stack[0][6]~feeder_combout  = \inst|PC_stack[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y30_N46
dffeas \inst|PC_stack[0][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N42
cyclonev_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = ( \inst|PC_stack[0][6]~q  & ( ((!\inst|state.fetch~q  & ((\inst|operand[6]~6_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~25_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][6]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q  & ((\inst|operand[6]~6_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~25_sumout )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Add0~25_sumout ),
	.datad(!\inst|operand[6]~6_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector5~0 .extended_lut = "off";
defparam \inst|Selector5~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N44
dffeas \inst|PC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[6] .is_wysiwyg = "true";
defparam \inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N48
cyclonev_lcell_comb \inst|next_mem_addr[6]~6 (
// Equation(s):
// \inst|next_mem_addr[6]~6_combout  = ( \inst|state.decode~q  & ( (!\inst|state.fetch~q  & ((\inst|altsyncram_component|auto_generated|q_a [6]))) # (\inst|state.fetch~q  & (\inst|PC [6])) ) ) # ( !\inst|state.decode~q  & ( (!\inst|state.fetch~q  & 
// ((\inst|IR [6]))) # (\inst|state.fetch~q  & (\inst|PC [6])) ) )

	.dataa(!\inst|PC [6]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst|IR [6]),
	.datad(!\inst|state.fetch~q ),
	.datae(gnd),
	.dataf(!\inst|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[6]~6 .extended_lut = "off";
defparam \inst|next_mem_addr[6]~6 .lut_mask = 64'h0F550F5533553355;
defparam \inst|next_mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N12
cyclonev_lcell_comb \inst|operand[5]~7 (
// Equation(s):
// \inst|operand[5]~7_combout  = (!\inst|state.decode~DUPLICATE_q  & (\inst|IR [5])) # (\inst|state.decode~DUPLICATE_q  & ((\inst|altsyncram_component|auto_generated|q_a [5])))

	.dataa(gnd),
	.datab(!\inst|IR [5]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst|state.decode~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[5]~7 .extended_lut = "off";
defparam \inst|operand[5]~7 .lut_mask = 64'h330F330F330F330F;
defparam \inst|operand[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N17
dffeas \inst|IR[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|operand[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[5] .is_wysiwyg = "true";
defparam \inst|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N30
cyclonev_lcell_comb \inst|next_mem_addr[5]~5 (
// Equation(s):
// \inst|next_mem_addr[5]~5_combout  = ( \inst|altsyncram_component|auto_generated|q_a [5] & ( \inst|state.decode~DUPLICATE_q  & ( (!\inst|state.fetch~q ) # (\inst|PC [5]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( 
// \inst|state.decode~DUPLICATE_q  & ( (\inst|state.fetch~q  & \inst|PC [5]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [5] & ( !\inst|state.decode~DUPLICATE_q  & ( (!\inst|state.fetch~q  & (\inst|IR [5])) # (\inst|state.fetch~q  & ((\inst|PC 
// [5]))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( !\inst|state.decode~DUPLICATE_q  & ( (!\inst|state.fetch~q  & (\inst|IR [5])) # (\inst|state.fetch~q  & ((\inst|PC [5]))) ) ) )

	.dataa(!\inst|IR [5]),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|PC [5]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[5]~5 .extended_lut = "off";
defparam \inst|next_mem_addr[5]~5 .lut_mask = 64'h474747470303CFCF;
defparam \inst|next_mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N36
cyclonev_lcell_comb \inst|operand[4]~0 (
// Equation(s):
// \inst|operand[4]~0_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( (\inst|state.decode~DUPLICATE_q ) # (\inst|IR [4]) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( (\inst|IR [4] & !\inst|state.decode~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(!\inst|state.decode~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[4]~0 .extended_lut = "off";
defparam \inst|operand[4]~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \inst|operand[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N25
dffeas \inst|PC_stack[9][4]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][4]~feeder_combout ),
	.asdata(\inst|PC_stack[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[9][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N51
cyclonev_lcell_comb \inst|PC_stack[10][4]~feeder (
// Equation(s):
// \inst|PC_stack[10][4]~feeder_combout  = ( \inst|PC_stack[9][4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[10][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[10][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N52
dffeas \inst|PC_stack[10][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[10][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[10][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N24
cyclonev_lcell_comb \inst|PC_stack[9][4]~feeder (
// Equation(s):
// \inst|PC_stack[9][4]~feeder_combout  = \inst|PC_stack[10][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[10][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N26
dffeas \inst|PC_stack[9][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][4]~feeder_combout ),
	.asdata(\inst|PC_stack[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N15
cyclonev_lcell_comb \inst|PC_stack[8][4]~feeder (
// Equation(s):
// \inst|PC_stack[8][4]~feeder_combout  = \inst|PC_stack[9][4]~q 

	.dataa(!\inst|PC_stack[9][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N17
dffeas \inst|PC_stack[8][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][4]~feeder_combout ),
	.asdata(\inst|PC_stack[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N12
cyclonev_lcell_comb \inst|PC_stack[7][4]~feeder (
// Equation(s):
// \inst|PC_stack[7][4]~feeder_combout  = \inst|PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N14
dffeas \inst|PC_stack[7][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][4]~feeder_combout ),
	.asdata(\inst|PC_stack[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N9
cyclonev_lcell_comb \inst|PC_stack[6][4]~feeder (
// Equation(s):
// \inst|PC_stack[6][4]~feeder_combout  = \inst|PC_stack[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N11
dffeas \inst|PC_stack[6][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][4]~feeder_combout ),
	.asdata(\inst|PC_stack[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N6
cyclonev_lcell_comb \inst|PC_stack[5][4]~feeder (
// Equation(s):
// \inst|PC_stack[5][4]~feeder_combout  = \inst|PC_stack[6][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N8
dffeas \inst|PC_stack[5][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][4]~feeder_combout ),
	.asdata(\inst|PC_stack[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N51
cyclonev_lcell_comb \inst|PC_stack[4][4]~feeder (
// Equation(s):
// \inst|PC_stack[4][4]~feeder_combout  = \inst|PC_stack[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N53
dffeas \inst|PC_stack[4][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][4]~feeder_combout ),
	.asdata(\inst|PC_stack[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N48
cyclonev_lcell_comb \inst|PC_stack[3][4]~feeder (
// Equation(s):
// \inst|PC_stack[3][4]~feeder_combout  = \inst|PC_stack[4][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N49
dffeas \inst|PC_stack[3][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][4]~feeder_combout ),
	.asdata(\inst|PC_stack[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N0
cyclonev_lcell_comb \inst|PC_stack[2][4]~feeder (
// Equation(s):
// \inst|PC_stack[2][4]~feeder_combout  = \inst|PC_stack[3][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N1
dffeas \inst|PC_stack[2][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][4]~feeder_combout ),
	.asdata(\inst|PC_stack[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N3
cyclonev_lcell_comb \inst|PC_stack[1][4]~feeder (
// Equation(s):
// \inst|PC_stack[1][4]~feeder_combout  = \inst|PC_stack[2][4]~q 

	.dataa(!\inst|PC_stack[2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N5
dffeas \inst|PC_stack[1][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][4]~feeder_combout ),
	.asdata(\inst|PC_stack[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N27
cyclonev_lcell_comb \inst|PC_stack[0][4]~feeder (
// Equation(s):
// \inst|PC_stack[0][4]~feeder_combout  = \inst|PC_stack[1][4]~q 

	.dataa(!\inst|PC_stack[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N28
dffeas \inst|PC_stack[0][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][4]~feeder_combout ),
	.asdata(\inst|PC [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N39
cyclonev_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = ( \inst|PC_stack[0][4]~q  & ( ((!\inst|state.fetch~q  & ((\inst|operand[4]~0_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~17_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][4]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q  & ((\inst|operand[4]~0_combout ))) # (\inst|state.fetch~q  & (\inst|Add0~17_sumout )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~q ),
	.datac(!\inst|Add0~17_sumout ),
	.datad(!\inst|operand[4]~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector7~0 .extended_lut = "off";
defparam \inst|Selector7~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N41
dffeas \inst|PC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[4] .is_wysiwyg = "true";
defparam \inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N18
cyclonev_lcell_comb \inst|next_mem_addr[4]~4 (
// Equation(s):
// \inst|next_mem_addr[4]~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|state.decode~DUPLICATE_q  & ( (!\inst|state.fetch~q ) # (\inst|PC [4]) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( 
// \inst|state.decode~DUPLICATE_q  & ( (\inst|state.fetch~q  & \inst|PC [4]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|state.decode~DUPLICATE_q  & ( (!\inst|state.fetch~q  & ((\inst|IR [4]))) # (\inst|state.fetch~q  & (\inst|PC 
// [4])) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|state.decode~DUPLICATE_q  & ( (!\inst|state.fetch~q  & ((\inst|IR [4]))) # (\inst|state.fetch~q  & (\inst|PC [4])) ) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|PC [4]),
	.datac(!\inst|IR [4]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[4]~4 .extended_lut = "off";
defparam \inst|next_mem_addr[4]~4 .lut_mask = 64'h1B1B1B1B1111BBBB;
defparam \inst|next_mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [15],\inst|AC [14],\inst|AC [13],\inst|AC [12],\inst|AC [11]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Lab8Game.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E623057310DC5849C59BA510AC440894179C221896284C46688E179642305B3936729884211846";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N27
cyclonev_lcell_comb \inst|state~34 (
// Equation(s):
// \inst|state~34_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( \inst|state.decode~DUPLICATE_q  ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~34 .extended_lut = "off";
defparam \inst|state~34 .lut_mask = 64'h5555555500000000;
defparam \inst|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N24
cyclonev_lcell_comb \inst|state~44 (
// Equation(s):
// \inst|state~44_combout  = ( \inst|state~34_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & (\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [12] & 
// !\inst|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~44 .extended_lut = "off";
defparam \inst|state~44 .lut_mask = 64'h0000000020002000;
defparam \inst|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \inst|state.ex_add (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~44_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_add .is_wysiwyg = "true";
defparam \inst|state.ex_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N0
cyclonev_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = ( \inst|Add1~33_sumout  & ( \inst|state.ex_add~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~0 .extended_lut = "off";
defparam \inst|Selector24~0 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N3
cyclonev_lcell_comb \IO_DATA[3]~11 (
// Equation(s):
// \IO_DATA[3]~11_combout  = ( \inst4|COUNT [3] & ( (!\inst7|CHIP_SELECT~combout  & ((!\inst|io_drive_en~q ) # ((\inst|AC [3])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[3]~input_o )))) ) ) # ( !\inst4|COUNT [3] & ( (!\inst7|CHIP_SELECT~combout  & 
// (\inst|io_drive_en~q  & ((\inst|AC [3])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[3]~input_o )))) ) )

	.dataa(!\inst|io_drive_en~q ),
	.datab(!\inst7|CHIP_SELECT~combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\inst|AC [3]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~11 .extended_lut = "off";
defparam \IO_DATA[3]~11 .lut_mask = 64'h034703478BCF8BCF;
defparam \IO_DATA[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N3
cyclonev_lcell_comb \inst|Selector24~3 (
// Equation(s):
// \inst|Selector24~3_combout  = ( \inst|state.ex_loadi~q  & ( \inst|IR [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~3 .extended_lut = "off";
defparam \inst|Selector24~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N51
cyclonev_lcell_comb \inst|Selector24~4 (
// Equation(s):
// \inst|Selector24~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [3] & ( \inst|AC [3] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_and~q  & !\inst|state.ex_or~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [3] & ( \inst|AC 
// [3] & ( (!\inst|state.ex_xor~q  & !\inst|state.ex_or~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [3] & ( !\inst|AC [3] & ( (!\inst|state.ex_xor~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [3] & ( !\inst|AC [3] ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~4 .extended_lut = "off";
defparam \inst|Selector24~4 .lut_mask = 64'hFFFF8800AA00C000;
defparam \inst|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N42
cyclonev_lcell_comb \inst|Selector24~5 (
// Equation(s):
// \inst|Selector24~5_combout  = ( \inst|state.ex_sub~DUPLICATE_q  & ( \inst|Selector24~4_combout  & ( (!\inst|Selector24~3_combout  & (!\inst|Add2~33_sumout  & ((!\inst|state.ex_addi~q ) # (!\inst|Add3~33_sumout )))) ) ) ) # ( 
// !\inst|state.ex_sub~DUPLICATE_q  & ( \inst|Selector24~4_combout  & ( (!\inst|Selector24~3_combout  & ((!\inst|state.ex_addi~q ) # (!\inst|Add3~33_sumout ))) ) ) )

	.dataa(!\inst|Selector24~3_combout ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|Add3~33_sumout ),
	.datad(!\inst|Add2~33_sumout ),
	.datae(!\inst|state.ex_sub~DUPLICATE_q ),
	.dataf(!\inst|Selector24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~5 .extended_lut = "off";
defparam \inst|Selector24~5 .lut_mask = 64'h00000000A8A8A800;
defparam \inst|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y31_N47
dffeas \inst|state.ex_in2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2 .is_wysiwyg = "true";
defparam \inst|state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N54
cyclonev_lcell_comb \inst|Selector24~2 (
// Equation(s):
// \inst|Selector24~2_combout  = ( \inst|shifter|sbit[2][7]~30_combout  & ( (\inst|Selector13~0_combout  & ((!\inst|IR [2] & ((!\inst|shifter|sbit[2][3]~34_combout ))) # (\inst|IR [2] & (\inst|IR [4])))) ) ) # ( !\inst|shifter|sbit[2][7]~30_combout  & ( 
// (!\inst|IR [2] & (\inst|Selector13~0_combout  & !\inst|shifter|sbit[2][3]~34_combout )) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|shifter|sbit[2][3]~34_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[2][7]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~2 .extended_lut = "off";
defparam \inst|Selector24~2 .lut_mask = 64'h0C000C000D010D01;
defparam \inst|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N12
cyclonev_lcell_comb \inst|shifter|sbit[3][11]~37 (
// Equation(s):
// \inst|shifter|sbit[3][11]~37_combout  = ( \inst|shifter|sbit[1][9]~21_combout  & ( \inst|shifter|sbit[1][13]~18_combout  & ( (!\inst|IR [2] & ((\inst|IR [1]) # (\inst|shifter|sbit[1][11]~19_combout ))) ) ) ) # ( !\inst|shifter|sbit[1][9]~21_combout  & ( 
// \inst|shifter|sbit[1][13]~18_combout  & ( (!\inst|IR [2] & ((!\inst|IR [1] & (\inst|shifter|sbit[1][11]~19_combout )) # (\inst|IR [1] & ((\inst|IR [4]))))) ) ) ) # ( \inst|shifter|sbit[1][9]~21_combout  & ( !\inst|shifter|sbit[1][13]~18_combout  & ( 
// (!\inst|IR [2] & ((!\inst|IR [1] & (\inst|shifter|sbit[1][11]~19_combout )) # (\inst|IR [1] & ((!\inst|IR [4]))))) ) ) ) # ( !\inst|shifter|sbit[1][9]~21_combout  & ( !\inst|shifter|sbit[1][13]~18_combout  & ( (\inst|shifter|sbit[1][11]~19_combout  & 
// (!\inst|IR [1] & !\inst|IR [2])) ) ) )

	.dataa(!\inst|shifter|sbit[1][11]~19_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|sbit[1][9]~21_combout ),
	.dataf(!\inst|shifter|sbit[1][13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][11]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][11]~37 .extended_lut = "off";
defparam \inst|shifter|sbit[3][11]~37 .lut_mask = 64'h4400740047007700;
defparam \inst|shifter|sbit[3][11]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N24
cyclonev_lcell_comb \inst|shifter|sbit[3][11]~38 (
// Equation(s):
// \inst|shifter|sbit[3][11]~38_combout  = ( \inst|shifter|sbit[1][5]~25_combout  & ( (!\inst|IR [4] & (\inst|IR [2] & ((\inst|IR [1]) # (\inst|shifter|sbit[1][7]~22_combout )))) ) ) # ( !\inst|shifter|sbit[1][5]~25_combout  & ( (!\inst|IR [4] & (\inst|IR 
// [2] & (\inst|shifter|sbit[1][7]~22_combout  & !\inst|IR [1]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|sbit[1][7]~22_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[1][5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][11]~38 .extended_lut = "off";
defparam \inst|shifter|sbit[3][11]~38 .lut_mask = 64'h0200020002220222;
defparam \inst|shifter|sbit[3][11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N27
cyclonev_lcell_comb \inst|shifter|sbit[3][14]~36 (
// Equation(s):
// \inst|shifter|sbit[3][14]~36_combout  = ( \inst|AC [15] & ( (\inst|IR [4] & \inst|IR [2]) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][14]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][14]~36 .extended_lut = "off";
defparam \inst|shifter|sbit[3][14]~36 .lut_mask = 64'h0000000011111111;
defparam \inst|shifter|sbit[3][14]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N12
cyclonev_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = ( \inst|shifter|sbit[3][14]~36_combout  & ( \inst|Selector21~2_combout  ) ) # ( !\inst|shifter|sbit[3][14]~36_combout  & ( \inst|Selector21~2_combout  & ( (\inst|shifter|sbit[3][11]~38_combout ) # 
// (\inst|shifter|sbit[3][11]~37_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst|shifter|sbit[3][11]~37_combout ),
	.datac(!\inst|shifter|sbit[3][11]~38_combout ),
	.datad(gnd),
	.datae(!\inst|shifter|sbit[3][14]~36_combout ),
	.dataf(!\inst|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~1 .extended_lut = "off";
defparam \inst|Selector24~1 .lut_mask = 64'h000000003F3FFFFF;
defparam \inst|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N48
cyclonev_lcell_comb \inst|Selector24~6 (
// Equation(s):
// \inst|Selector24~6_combout  = ( \inst|Selector24~2_combout  & ( \inst|Selector24~1_combout  ) ) # ( !\inst|Selector24~2_combout  & ( \inst|Selector24~1_combout  ) ) # ( \inst|Selector24~2_combout  & ( !\inst|Selector24~1_combout  ) ) # ( 
// !\inst|Selector24~2_combout  & ( !\inst|Selector24~1_combout  & ( ((!\inst|Selector24~5_combout ) # ((\IO_DATA[3]~11_combout  & \inst|state.ex_in2~q ))) # (\inst|Selector24~0_combout ) ) ) )

	.dataa(!\inst|Selector24~0_combout ),
	.datab(!\IO_DATA[3]~11_combout ),
	.datac(!\inst|Selector24~5_combout ),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst|Selector24~2_combout ),
	.dataf(!\inst|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~6 .extended_lut = "off";
defparam \inst|Selector24~6 .lut_mask = 64'hF5F7FFFFFFFFFFFF;
defparam \inst|Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y31_N50
dffeas \inst|AC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[3] .is_wysiwyg = "true";
defparam \inst|AC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N0
cyclonev_lcell_comb \inst|next_mem_addr[3]~3 (
// Equation(s):
// \inst|next_mem_addr[3]~3_combout  = ( \inst|state.fetch~q  & ( \inst|PC [3] ) ) # ( !\inst|state.fetch~q  & ( (!\inst|state.decode~DUPLICATE_q  & ((\inst|IR [3]))) # (\inst|state.decode~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [3])) ) 
// )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst|state.decode~DUPLICATE_q ),
	.datac(!\inst|PC [3]),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|state.fetch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[3]~3 .extended_lut = "off";
defparam \inst|next_mem_addr[3]~3 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \inst|next_mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N6
cyclonev_lcell_comb \inst|state~48 (
// Equation(s):
// \inst|state~48_combout  = ( \inst|state~32_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~48 .extended_lut = "off";
defparam \inst|state~48 .lut_mask = 64'h0000000011111111;
defparam \inst|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N7
dffeas \inst|state.ex_jzero (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~48_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jzero .is_wysiwyg = "true";
defparam \inst|state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N54
cyclonev_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = ( !\inst|AC [11] & ( !\inst|AC [12] & ( (!\inst|AC [15] & (!\inst|AC [13] & (!\inst|AC [10] & !\inst|AC [14]))) ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|AC [13]),
	.datac(!\inst|AC [10]),
	.datad(!\inst|AC [14]),
	.datae(!\inst|AC [11]),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~1 .extended_lut = "off";
defparam \inst|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N12
cyclonev_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = ( !\inst|AC [2] & ( (!\inst|AC [3] & (!\inst|AC [0] & !\inst|AC [1])) ) )

	.dataa(gnd),
	.datab(!\inst|AC [3]),
	.datac(!\inst|AC [0]),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(!\inst|AC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~0 .extended_lut = "off";
defparam \inst|Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N15
cyclonev_lcell_comb \inst|state~51 (
// Equation(s):
// \inst|state~51_combout  = ( \inst|state~34_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & (\inst|altsyncram_component|auto_generated|q_a [13] & (!\inst|altsyncram_component|auto_generated|q_a [11] & 
// !\inst|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~51 .extended_lut = "off";
defparam \inst|state~51 .lut_mask = 64'h0000000010001000;
defparam \inst|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N16
dffeas \inst|state.ex_jneg (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~51_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jneg .is_wysiwyg = "true";
defparam \inst|state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N12
cyclonev_lcell_comb \inst|state~50 (
// Equation(s):
// \inst|state~50_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|state~37_combout ))

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(!\inst|state~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~50 .extended_lut = "off";
defparam \inst|state~50 .lut_mask = 64'h0011001100110011;
defparam \inst|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N14
dffeas \inst|state.ex_jpos (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~50_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jpos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jpos .is_wysiwyg = "true";
defparam \inst|state.ex_jpos .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N54
cyclonev_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = ( !\inst|AC [4] & ( !\inst|AC [8] & ( (!\inst|AC [5] & (!\inst|AC [6] & (!\inst|AC [7] & !\inst|AC [9]))) ) ) )

	.dataa(!\inst|AC [5]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [7]),
	.datad(!\inst|AC [9]),
	.datae(!\inst|AC [4]),
	.dataf(!\inst|AC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~2 .extended_lut = "off";
defparam \inst|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N48
cyclonev_lcell_comb \inst|PC[0]~1 (
// Equation(s):
// \inst|PC[0]~1_combout  = ( \inst|Equal0~2_combout  & ( \inst|AC [15] & ( \inst|state.ex_jneg~q  ) ) ) # ( !\inst|Equal0~2_combout  & ( \inst|AC [15] & ( \inst|state.ex_jneg~q  ) ) ) # ( \inst|Equal0~2_combout  & ( !\inst|AC [15] & ( 
// (!\inst|state.ex_jneg~q  & (\inst|state.ex_jpos~q  & ((!\inst|Equal0~1_combout ) # (!\inst|Equal0~0_combout )))) ) ) ) # ( !\inst|Equal0~2_combout  & ( !\inst|AC [15] & ( (!\inst|state.ex_jneg~q  & \inst|state.ex_jpos~q ) ) ) )

	.dataa(!\inst|Equal0~1_combout ),
	.datab(!\inst|Equal0~0_combout ),
	.datac(!\inst|state.ex_jneg~q ),
	.datad(!\inst|state.ex_jpos~q ),
	.datae(!\inst|Equal0~2_combout ),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[0]~1 .extended_lut = "off";
defparam \inst|PC[0]~1 .lut_mask = 64'h00F000E00F0F0F0F;
defparam \inst|PC[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N3
cyclonev_lcell_comb \inst|state~52 (
// Equation(s):
// \inst|state~52_combout  = ( \inst|state~35_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\inst|state~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~52 .extended_lut = "off";
defparam \inst|state~52 .lut_mask = 64'h000000000F000F00;
defparam \inst|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \inst|state.ex_jump (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~52_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jump .is_wysiwyg = "true";
defparam \inst|state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N57
cyclonev_lcell_comb \inst|state~49 (
// Equation(s):
// \inst|state~49_combout  = ( \inst|state~35_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [13] & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~49 .extended_lut = "off";
defparam \inst|state~49 .lut_mask = 64'h0000000005050505;
defparam \inst|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N40
dffeas \inst|state.ex_jnz (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state~49_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jnz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jnz .is_wysiwyg = "true";
defparam \inst|state.ex_jnz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N0
cyclonev_lcell_comb \inst|WideOr1~0 (
// Equation(s):
// \inst|WideOr1~0_combout  = ( \inst|state.init~q  & ( (((\inst|state.ex_call~q ) # (\inst|state.ex_jzero~q )) # (\inst|state.ex_jnz~q )) # (\inst|state.ex_jump~q ) ) ) # ( !\inst|state.init~q  )

	.dataa(!\inst|state.ex_jump~q ),
	.datab(!\inst|state.ex_jnz~q ),
	.datac(!\inst|state.ex_jzero~q ),
	.datad(!\inst|state.ex_call~q ),
	.datae(gnd),
	.dataf(!\inst|state.init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr1~0 .extended_lut = "off";
defparam \inst|WideOr1~0 .lut_mask = 64'hFFFFFFFF7FFF7FFF;
defparam \inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N0
cyclonev_lcell_comb \inst|PC[0]~3 (
// Equation(s):
// \inst|PC[0]~3_combout  = ( !\inst|state.ex_jneg~q  & ( (\inst1|pll_main_inst|altera_pll_i|locked_wire [0] & ((((\inst|state.ex_return~q ) # (\inst|WideOr1~0_combout )) # (\inst|state.ex_jpos~q )) # (\inst|state.fetch~q ))) ) ) # ( \inst|state.ex_jneg~q  & 
// ( (((\inst|AC [15] & (\inst1|pll_main_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_jpos~q ),
	.datac(!\inst|AC [15]),
	.datad(!\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.datae(!\inst|state.ex_jneg~q ),
	.dataf(!\inst|state.ex_return~q ),
	.datag(!\inst|WideOr1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[0]~3 .extended_lut = "on";
defparam \inst|PC[0]~3 .lut_mask = 64'h007F000F00FF000F;
defparam \inst|PC[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N54
cyclonev_lcell_comb \inst|PC[0]~0 (
// Equation(s):
// \inst|PC[0]~0_combout  = ( \inst|Equal0~2_combout  & ( \inst|Equal0~0_combout  & ( (!\inst|state.ex_jpos~q  & (!\inst|state.ex_jneg~q  & (!\inst|Equal0~1_combout  $ (!\inst|state.ex_jnz~q )))) ) ) ) # ( !\inst|Equal0~2_combout  & ( \inst|Equal0~0_combout  
// & ( (!\inst|state.ex_jpos~q  & (!\inst|state.ex_jneg~q  & \inst|state.ex_jnz~q )) ) ) ) # ( \inst|Equal0~2_combout  & ( !\inst|Equal0~0_combout  & ( (!\inst|state.ex_jpos~q  & (!\inst|state.ex_jneg~q  & \inst|state.ex_jnz~q )) ) ) ) # ( 
// !\inst|Equal0~2_combout  & ( !\inst|Equal0~0_combout  & ( (!\inst|state.ex_jpos~q  & (!\inst|state.ex_jneg~q  & \inst|state.ex_jnz~q )) ) ) )

	.dataa(!\inst|Equal0~1_combout ),
	.datab(!\inst|state.ex_jpos~q ),
	.datac(!\inst|state.ex_jneg~q ),
	.datad(!\inst|state.ex_jnz~q ),
	.datae(!\inst|Equal0~2_combout ),
	.dataf(!\inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[0]~0 .extended_lut = "off";
defparam \inst|PC[0]~0 .lut_mask = 64'h00C000C000C04080;
defparam \inst|PC[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N18
cyclonev_lcell_comb \inst|PC[0]~2 (
// Equation(s):
// \inst|PC[0]~2_combout  = ( \inst|state.ex_jnz~q  & ( \inst|PC[0]~0_combout  & ( \inst|PC[0]~3_combout  ) ) ) # ( !\inst|state.ex_jnz~q  & ( \inst|PC[0]~0_combout  & ( \inst|PC[0]~3_combout  ) ) ) # ( \inst|state.ex_jnz~q  & ( !\inst|PC[0]~0_combout  & ( 
// (\inst|PC[0]~1_combout  & \inst|PC[0]~3_combout ) ) ) ) # ( !\inst|state.ex_jnz~q  & ( !\inst|PC[0]~0_combout  & ( (\inst|PC[0]~3_combout  & (((!\inst|state.ex_jzero~q  & !\inst|state.ex_jpos~q )) # (\inst|PC[0]~1_combout ))) ) ) )

	.dataa(!\inst|state.ex_jzero~q ),
	.datab(!\inst|PC[0]~1_combout ),
	.datac(!\inst|PC[0]~3_combout ),
	.datad(!\inst|state.ex_jpos~q ),
	.datae(!\inst|state.ex_jnz~q ),
	.dataf(!\inst|PC[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[0]~2 .extended_lut = "off";
defparam \inst|PC[0]~2 .lut_mask = 64'h0B0303030F0F0F0F;
defparam \inst|PC[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N38
dffeas \inst|PC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[0] .is_wysiwyg = "true";
defparam \inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N39
cyclonev_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = ( \inst|operand[1]~9_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~q ) # ((\inst|Add0~5_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][1]~q )))) ) ) # ( !\inst|operand[1]~9_combout  & ( 
// (!\inst|state.ex_return~q  & (\inst|state.fetch~q  & ((\inst|Add0~5_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][1]~q )))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][1]~q ),
	.datad(!\inst|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\inst|operand[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector10~0 .extended_lut = "off";
defparam \inst|Selector10~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N41
dffeas \inst|PC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1] .is_wysiwyg = "true";
defparam \inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N42
cyclonev_lcell_comb \inst|next_mem_addr[1]~1 (
// Equation(s):
// \inst|next_mem_addr[1]~1_combout  = ( \inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|state.fetch~q  & (((\inst|state.decode~DUPLICATE_q )) # (\inst|IR [1]))) # (\inst|state.fetch~q  & (((\inst|PC [1])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( (!\inst|state.fetch~q  & (\inst|IR [1] & (!\inst|state.decode~DUPLICATE_q ))) # (\inst|state.fetch~q  & (((\inst|PC [1])))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|state.decode~DUPLICATE_q ),
	.datad(!\inst|PC [1]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[1]~1 .extended_lut = "off";
defparam \inst|next_mem_addr[1]~1 .lut_mask = 64'h207520752A7F2A7F;
defparam \inst|next_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N3
cyclonev_lcell_comb \inst|operand[2]~8 (
// Equation(s):
// \inst|operand[2]~8_combout  = ( \inst|IR [2] & ( (!\inst|state.decode~DUPLICATE_q ) # (\inst|altsyncram_component|auto_generated|q_a [2]) ) ) # ( !\inst|IR [2] & ( (\inst|state.decode~DUPLICATE_q  & \inst|altsyncram_component|auto_generated|q_a [2]) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst|IR [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[2]~8 .extended_lut = "off";
defparam \inst|operand[2]~8 .lut_mask = 64'h0055AAFF0055AAFF;
defparam \inst|operand[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N59
dffeas \inst|IR[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|operand[2]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[2] .is_wysiwyg = "true";
defparam \inst|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N21
cyclonev_lcell_comb \inst|shifter|sbit[3][9]~39 (
// Equation(s):
// \inst|shifter|sbit[3][9]~39_combout  = ( \inst|shifter|sbit[2][9]~23_combout  & ( \inst|shifter|sbit[2][13]~20_combout  & ( (!\inst|IR [2]) # ((\inst|shifter|sbit[2][5]~27_combout ) # (\inst|IR [4])) ) ) ) # ( !\inst|shifter|sbit[2][9]~23_combout  & ( 
// \inst|shifter|sbit[2][13]~20_combout  & ( (\inst|IR [2] & ((\inst|shifter|sbit[2][5]~27_combout ) # (\inst|IR [4]))) ) ) ) # ( \inst|shifter|sbit[2][9]~23_combout  & ( !\inst|shifter|sbit[2][13]~20_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & 
// \inst|shifter|sbit[2][5]~27_combout )) ) ) ) # ( !\inst|shifter|sbit[2][9]~23_combout  & ( !\inst|shifter|sbit[2][13]~20_combout  & ( (\inst|IR [2] & (!\inst|IR [4] & \inst|shifter|sbit[2][5]~27_combout )) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(gnd),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|sbit[2][5]~27_combout ),
	.datae(!\inst|shifter|sbit[2][9]~23_combout ),
	.dataf(!\inst|shifter|sbit[2][13]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|sbit[3][9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|sbit[3][9]~39 .extended_lut = "off";
defparam \inst|shifter|sbit[3][9]~39 .lut_mask = 64'h0050AAFA0555AFFF;
defparam \inst|shifter|sbit[3][9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N12
cyclonev_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = ( \inst|io_drive_en~q  & ( \inst4|COUNT [1] & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst7|CHIP_SELECT~combout  & ((\inst|AC [1]))) # (\inst7|CHIP_SELECT~combout  & (\SW[1]~input_o )))) ) ) ) # ( !\inst|io_drive_en~q  & ( 
// \inst4|COUNT [1] & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst7|CHIP_SELECT~combout ) # (\SW[1]~input_o ))) ) ) ) # ( \inst|io_drive_en~q  & ( !\inst4|COUNT [1] & ( (\inst|state.ex_in2~DUPLICATE_q  & ((!\inst7|CHIP_SELECT~combout  & ((\inst|AC [1]))) # 
// (\inst7|CHIP_SELECT~combout  & (\SW[1]~input_o )))) ) ) ) # ( !\inst|io_drive_en~q  & ( !\inst4|COUNT [1] & ( (\inst7|CHIP_SELECT~combout  & (\SW[1]~input_o  & \inst|state.ex_in2~DUPLICATE_q )) ) ) )

	.dataa(!\inst7|CHIP_SELECT~combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|AC [1]),
	.datae(!\inst|io_drive_en~q ),
	.dataf(!\inst4|COUNT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~0 .extended_lut = "off";
defparam \inst|Selector26~0 .lut_mask = 64'h0101010B0B0B010B;
defparam \inst|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N48
cyclonev_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = (\inst|Add1~41_sumout  & \inst|state.ex_add~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Add1~41_sumout ),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~1 .extended_lut = "off";
defparam \inst|Selector26~1 .lut_mask = 64'h000F000F000F000F;
defparam \inst|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N57
cyclonev_lcell_comb \inst|Selector26~3 (
// Equation(s):
// \inst|Selector26~3_combout  = ( \inst|IR [1] & ( \inst|state.ex_loadi~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~3 .extended_lut = "off";
defparam \inst|Selector26~3 .lut_mask = 64'h000000000000FFFF;
defparam \inst|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N39
cyclonev_lcell_comb \inst|Selector26~4 (
// Equation(s):
// \inst|Selector26~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [1] & ( \inst|AC [1] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_and~q )) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [1] & ( \inst|AC 
// [1] & ( (!\inst|state.ex_or~q  & !\inst|state.ex_xor~q ) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|AC [1] & ( (!\inst|state.ex_or~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_xor~q )) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [1] & ( !\inst|AC [1] ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~4 .extended_lut = "off";
defparam \inst|Selector26~4 .lut_mask = 64'hFFFF8800AA008080;
defparam \inst|Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N12
cyclonev_lcell_comb \inst|Selector26~5 (
// Equation(s):
// \inst|Selector26~5_combout  = ( \inst|Add2~41_sumout  & ( \inst|Selector26~4_combout  & ( (!\inst|Selector26~3_combout  & (!\inst|state.ex_sub~DUPLICATE_q  & ((!\inst|state.ex_addi~q ) # (!\inst|Add3~41_sumout )))) ) ) ) # ( !\inst|Add2~41_sumout  & ( 
// \inst|Selector26~4_combout  & ( (!\inst|Selector26~3_combout  & ((!\inst|state.ex_addi~q ) # (!\inst|Add3~41_sumout ))) ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|Selector26~3_combout ),
	.datac(!\inst|Add3~41_sumout ),
	.datad(!\inst|state.ex_sub~DUPLICATE_q ),
	.datae(!\inst|Add2~41_sumout ),
	.dataf(!\inst|Selector26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~5 .extended_lut = "off";
defparam \inst|Selector26~5 .lut_mask = 64'h00000000C8C8C800;
defparam \inst|Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N51
cyclonev_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = ( \inst|IR [2] & ( (\inst|Selector13~0_combout  & (\inst|IR [4] & \inst|shifter|sbit[2][5]~27_combout )) ) ) # ( !\inst|IR [2] & ( (\inst|Selector13~0_combout  & \inst|shifter|sbit[3][1]~40_combout ) ) )

	.dataa(!\inst|Selector13~0_combout ),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|sbit[2][5]~27_combout ),
	.datad(!\inst|shifter|sbit[3][1]~40_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~2 .extended_lut = "off";
defparam \inst|Selector26~2 .lut_mask = 64'h0055005501010101;
defparam \inst|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N12
cyclonev_lcell_comb \inst|Selector26~6 (
// Equation(s):
// \inst|Selector26~6_combout  = ( \inst|Selector26~2_combout  & ( \inst|Selector21~2_combout  ) ) # ( !\inst|Selector26~2_combout  & ( \inst|Selector21~2_combout  & ( (((!\inst|Selector26~5_combout ) # (\inst|Selector26~1_combout )) # 
// (\inst|Selector26~0_combout )) # (\inst|shifter|sbit[3][9]~39_combout ) ) ) ) # ( \inst|Selector26~2_combout  & ( !\inst|Selector21~2_combout  ) ) # ( !\inst|Selector26~2_combout  & ( !\inst|Selector21~2_combout  & ( ((!\inst|Selector26~5_combout ) # 
// (\inst|Selector26~1_combout )) # (\inst|Selector26~0_combout ) ) ) )

	.dataa(!\inst|shifter|sbit[3][9]~39_combout ),
	.datab(!\inst|Selector26~0_combout ),
	.datac(!\inst|Selector26~1_combout ),
	.datad(!\inst|Selector26~5_combout ),
	.datae(!\inst|Selector26~2_combout ),
	.dataf(!\inst|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~6 .extended_lut = "off";
defparam \inst|Selector26~6 .lut_mask = 64'hFF3FFFFFFF7FFFFF;
defparam \inst|Selector26~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N14
dffeas \inst|AC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[1] .is_wysiwyg = "true";
defparam \inst|AC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N33
cyclonev_lcell_comb \inst|operand[1]~9 (
// Equation(s):
// \inst|operand[1]~9_combout  = ( \inst|IR [1] & ( \inst|state.decode~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) ) # ( !\inst|IR [1] & ( \inst|state.decode~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) ) 
// # ( \inst|IR [1] & ( !\inst|state.decode~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\inst|IR [1]),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[1]~9 .extended_lut = "off";
defparam \inst|operand[1]~9 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \inst|operand[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N32
dffeas \inst|IR[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|operand[1]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[1] .is_wysiwyg = "true";
defparam \inst|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N6
cyclonev_lcell_comb \inst7|CHIP_SELECT (
// Equation(s):
// \inst7|CHIP_SELECT~combout  = ( !\inst|IR [2] & ( \inst|Selector12~0_combout  & ( (\inst|IO_READ~q  & (!\inst|IR [1] & (\inst9|inst3|Equal1~0_combout  & !\inst|IR [0]))) ) ) )

	.dataa(!\inst|IO_READ~q ),
	.datab(!\inst|IR [1]),
	.datac(!\inst9|inst3|Equal1~0_combout ),
	.datad(!\inst|IR [0]),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|CHIP_SELECT~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|CHIP_SELECT .extended_lut = "off";
defparam \inst7|CHIP_SELECT .lut_mask = 64'h0000000004000000;
defparam \inst7|CHIP_SELECT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y34_N47
dffeas \inst4|COUNT[0] (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0] .is_wysiwyg = "true";
defparam \inst4|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N42
cyclonev_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = ( \SW[0]~input_o  & ( \inst4|COUNT [0] & ( (\inst|state.ex_in2~DUPLICATE_q  & (((!\inst|io_drive_en~q ) # (\inst7|CHIP_SELECT~combout )) # (\inst|AC [0]))) ) ) ) # ( !\SW[0]~input_o  & ( \inst4|COUNT [0] & ( 
// (\inst|state.ex_in2~DUPLICATE_q  & (!\inst7|CHIP_SELECT~combout  & ((!\inst|io_drive_en~q ) # (\inst|AC [0])))) ) ) ) # ( \SW[0]~input_o  & ( !\inst4|COUNT [0] & ( (\inst|state.ex_in2~DUPLICATE_q  & (((\inst|AC [0] & \inst|io_drive_en~q )) # 
// (\inst7|CHIP_SELECT~combout ))) ) ) ) # ( !\SW[0]~input_o  & ( !\inst4|COUNT [0] & ( (\inst|AC [0] & (\inst|state.ex_in2~DUPLICATE_q  & (\inst|io_drive_en~q  & !\inst7|CHIP_SELECT~combout ))) ) ) )

	.dataa(!\inst|AC [0]),
	.datab(!\inst|state.ex_in2~DUPLICATE_q ),
	.datac(!\inst|io_drive_en~q ),
	.datad(!\inst7|CHIP_SELECT~combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\inst4|COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~0 .extended_lut = "off";
defparam \inst|Selector27~0 .lut_mask = 64'h0100013331003133;
defparam \inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N6
cyclonev_lcell_comb \inst|Selector27~2 (
// Equation(s):
// \inst|Selector27~2_combout  = ( \inst|state.ex_load~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [0] & ((!\inst|state.ex_loadi~q ) # (!\inst|IR [0]))) ) ) # ( !\inst|state.ex_load~q  & ( (!\inst|state.ex_or~q  & (((!\inst|state.ex_loadi~q ) # 
// (!\inst|IR [0])))) # (\inst|state.ex_or~q  & (!\inst|altsyncram_component|auto_generated|q_a [0] & ((!\inst|state.ex_loadi~q ) # (!\inst|IR [0])))) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\inst|state.ex_loadi~q ),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|state.ex_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~2 .extended_lut = "off";
defparam \inst|Selector27~2 .lut_mask = 64'hEEE0EEE0CCC0CCC0;
defparam \inst|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N36
cyclonev_lcell_comb \inst|Selector27~3 (
// Equation(s):
// \inst|Selector27~3_combout  = ( \inst|Add3~45_sumout  & ( \inst|state.ex_xor~q  & ( (\inst|Selector27~2_combout  & (!\inst|state.ex_addi~q  & !\inst|Add1~45_sumout )) ) ) ) # ( !\inst|Add3~45_sumout  & ( \inst|state.ex_xor~q  & ( 
// (\inst|Selector27~2_combout  & !\inst|Add1~45_sumout ) ) ) ) # ( \inst|Add3~45_sumout  & ( !\inst|state.ex_xor~q  & ( (\inst|Selector27~2_combout  & (!\inst|state.ex_addi~q  & ((!\inst|state.ex_add~q ) # (!\inst|Add1~45_sumout )))) ) ) ) # ( 
// !\inst|Add3~45_sumout  & ( !\inst|state.ex_xor~q  & ( (\inst|Selector27~2_combout  & ((!\inst|state.ex_add~q ) # (!\inst|Add1~45_sumout ))) ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|Selector27~2_combout ),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|Add1~45_sumout ),
	.datae(!\inst|Add3~45_sumout ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~3 .extended_lut = "off";
defparam \inst|Selector27~3 .lut_mask = 64'h3322302033003000;
defparam \inst|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N9
cyclonev_lcell_comb \inst|Selector27~4 (
// Equation(s):
// \inst|Selector27~4_combout  = ( \inst|state.ex_and~q  & ( (!\inst|state.ex_or~q  & !\inst|altsyncram_component|auto_generated|q_a [0]) ) ) # ( !\inst|state.ex_and~q  & ( !\inst|state.ex_or~q  ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~4 .extended_lut = "off";
defparam \inst|Selector27~4 .lut_mask = 64'hAAAAAAAA88888888;
defparam \inst|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N42
cyclonev_lcell_comb \inst|Selector27~5 (
// Equation(s):
// \inst|Selector27~5_combout  = ( \inst|WideOr2~1_combout  & ( \inst|Selector27~4_combout  & ( (!\inst|WideOr2~0_combout  & (((\inst|Add2~45_sumout  & \inst|state.ex_sub~q )))) # (\inst|WideOr2~0_combout  & (((\inst|Add2~45_sumout  & \inst|state.ex_sub~q )) 
// # (\inst|AC [0]))) ) ) ) # ( !\inst|WideOr2~1_combout  & ( \inst|Selector27~4_combout  & ( (\inst|Add2~45_sumout  & \inst|state.ex_sub~q ) ) ) ) # ( \inst|WideOr2~1_combout  & ( !\inst|Selector27~4_combout  & ( ((\inst|Add2~45_sumout  & 
// \inst|state.ex_sub~q )) # (\inst|AC [0]) ) ) ) # ( !\inst|WideOr2~1_combout  & ( !\inst|Selector27~4_combout  & ( ((\inst|Add2~45_sumout  & \inst|state.ex_sub~q )) # (\inst|AC [0]) ) ) )

	.dataa(!\inst|WideOr2~0_combout ),
	.datab(!\inst|AC [0]),
	.datac(!\inst|Add2~45_sumout ),
	.datad(!\inst|state.ex_sub~q ),
	.datae(!\inst|WideOr2~1_combout ),
	.dataf(!\inst|Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~5 .extended_lut = "off";
defparam \inst|Selector27~5 .lut_mask = 64'h333F333F000F111F;
defparam \inst|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N27
cyclonev_lcell_comb \inst|Selector27~1 (
// Equation(s):
// \inst|Selector27~1_combout  = ( \inst|shifter|sbit[3][0]~42_combout  & ( (\inst|IR [4] & (\inst|IR [2] & (\inst|Selector13~0_combout  & \inst|shifter|sbit[2][4]~10_combout ))) ) ) # ( !\inst|shifter|sbit[3][0]~42_combout  & ( (\inst|Selector13~0_combout  
// & ((!\inst|IR [2]) # ((\inst|IR [4] & \inst|shifter|sbit[2][4]~10_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|shifter|sbit[2][4]~10_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|sbit[3][0]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~1 .extended_lut = "off";
defparam \inst|Selector27~1 .lut_mask = 64'h0C0D0C0D00010001;
defparam \inst|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N48
cyclonev_lcell_comb \inst|Selector27~6 (
// Equation(s):
// \inst|Selector27~6_combout  = ( \inst|Selector27~1_combout  & ( \inst|shifter|sbit[3][8]~41_combout  ) ) # ( !\inst|Selector27~1_combout  & ( \inst|shifter|sbit[3][8]~41_combout  & ( ((!\inst|Selector27~3_combout ) # ((\inst|Selector27~5_combout ) # 
// (\inst|Selector21~2_combout ))) # (\inst|Selector27~0_combout ) ) ) ) # ( \inst|Selector27~1_combout  & ( !\inst|shifter|sbit[3][8]~41_combout  ) ) # ( !\inst|Selector27~1_combout  & ( !\inst|shifter|sbit[3][8]~41_combout  & ( 
// ((!\inst|Selector27~3_combout ) # (\inst|Selector27~5_combout )) # (\inst|Selector27~0_combout ) ) ) )

	.dataa(!\inst|Selector27~0_combout ),
	.datab(!\inst|Selector27~3_combout ),
	.datac(!\inst|Selector21~2_combout ),
	.datad(!\inst|Selector27~5_combout ),
	.datae(!\inst|Selector27~1_combout ),
	.dataf(!\inst|shifter|sbit[3][8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~6 .extended_lut = "off";
defparam \inst|Selector27~6 .lut_mask = 64'hDDFFFFFFDFFFFFFF;
defparam \inst|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N50
dffeas \inst|AC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector27~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[0] .is_wysiwyg = "true";
defparam \inst|AC[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\inst|AC [0]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Lab8Game.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_pf24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004000000000021084010800000021080000842008020080010002000021004010040108421004200040108020";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N54
cyclonev_lcell_comb \inst|operand[0]~10 (
// Equation(s):
// \inst|operand[0]~10_combout  = ( \inst|IR [0] & ( (!\inst|state.decode~DUPLICATE_q ) # (\inst|altsyncram_component|auto_generated|q_a [0]) ) ) # ( !\inst|IR [0] & ( (\inst|altsyncram_component|auto_generated|q_a [0] & \inst|state.decode~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\inst|state.decode~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|operand[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|operand[0]~10 .extended_lut = "off";
defparam \inst|operand[0]~10 .lut_mask = 64'h03030303F3F3F3F3;
defparam \inst|operand[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N44
dffeas \inst|IR[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|operand[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[0] .is_wysiwyg = "true";
defparam \inst|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N21
cyclonev_lcell_comb \inst|next_mem_addr[0]~0 (
// Equation(s):
// \inst|next_mem_addr[0]~0_combout  = ( \inst|state.decode~DUPLICATE_q  & ( (!\inst|state.fetch~q  & (\inst|altsyncram_component|auto_generated|q_a [0])) # (\inst|state.fetch~q  & ((\inst|PC [0]))) ) ) # ( !\inst|state.decode~DUPLICATE_q  & ( 
// (!\inst|state.fetch~q  & (\inst|IR [0])) # (\inst|state.fetch~q  & ((\inst|PC [0]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\inst|state.fetch~q ),
	.datad(!\inst|PC [0]),
	.datae(gnd),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[0]~0 .extended_lut = "off";
defparam \inst|next_mem_addr[0]~0 .lut_mask = 64'h505F505F303F303F;
defparam \inst|next_mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N9
cyclonev_lcell_comb \inst|Selector16~4 (
// Equation(s):
// \inst|Selector16~4_combout  = ( \inst|shifter|sbit[3][14]~36_combout  & ( \inst|shifter|sbit[3][11]~37_combout  & ( (!\inst|Selector13~0_combout  & ((!\inst|Add3~21_sumout ) # (!\inst|state.ex_addi~q ))) ) ) ) # ( !\inst|shifter|sbit[3][14]~36_combout  & 
// ( \inst|shifter|sbit[3][11]~37_combout  & ( (!\inst|Selector13~0_combout  & ((!\inst|Add3~21_sumout ) # (!\inst|state.ex_addi~q ))) ) ) ) # ( \inst|shifter|sbit[3][14]~36_combout  & ( !\inst|shifter|sbit[3][11]~37_combout  & ( (!\inst|Selector13~0_combout 
//  & ((!\inst|Add3~21_sumout ) # (!\inst|state.ex_addi~q ))) ) ) ) # ( !\inst|shifter|sbit[3][14]~36_combout  & ( !\inst|shifter|sbit[3][11]~37_combout  & ( (!\inst|Add3~21_sumout  & (((!\inst|Selector13~0_combout ) # (!\inst|shifter|sbit[3][11]~38_combout 
// )))) # (\inst|Add3~21_sumout  & (!\inst|state.ex_addi~q  & ((!\inst|Selector13~0_combout ) # (!\inst|shifter|sbit[3][11]~38_combout )))) ) ) )

	.dataa(!\inst|Add3~21_sumout ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|shifter|sbit[3][11]~38_combout ),
	.datae(!\inst|shifter|sbit[3][14]~36_combout ),
	.dataf(!\inst|shifter|sbit[3][11]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~4 .extended_lut = "off";
defparam \inst|Selector16~4 .lut_mask = 64'hEEE0E0E0E0E0E0E0;
defparam \inst|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N30
cyclonev_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = ( \inst|Selector13~1_combout  & ( \inst|shifter|sbit[1][3]~26_combout  & ( (!\inst|IR [2] & (((!\inst|IR [1]) # (\inst|shifter|sbit[2][3]~32_combout )) # (\inst|shifter|sbit[2][3]~33_combout ))) ) ) ) # ( 
// \inst|Selector13~1_combout  & ( !\inst|shifter|sbit[1][3]~26_combout  & ( (!\inst|IR [2] & ((\inst|shifter|sbit[2][3]~32_combout ) # (\inst|shifter|sbit[2][3]~33_combout ))) ) ) )

	.dataa(!\inst|shifter|sbit[2][3]~33_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|sbit[2][3]~32_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|Selector13~1_combout ),
	.dataf(!\inst|shifter|sbit[1][3]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~0 .extended_lut = "off";
defparam \inst|Selector16~0 .lut_mask = 64'h00005F000000DF00;
defparam \inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N51
cyclonev_lcell_comb \IO_DATA[11]~7 (
// Equation(s):
// \IO_DATA[11]~7_combout  = (\inst|AC [11] & \inst|io_drive_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [11]),
	.datad(!\inst|io_drive_en~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~7 .extended_lut = "off";
defparam \IO_DATA[11]~7 .lut_mask = 64'h000F000F000F000F;
defparam \IO_DATA[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N39
cyclonev_lcell_comb \inst|Selector16~1 (
// Equation(s):
// \inst|Selector16~1_combout  = (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & ((!\inst|AC [11]) # (!\inst|state.ex_and~q ))))

	.dataa(!\inst|AC [11]),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~1 .extended_lut = "off";
defparam \inst|Selector16~1 .lut_mask = 64'hC800C800C800C800;
defparam \inst|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N6
cyclonev_lcell_comb \inst|Selector16~2 (
// Equation(s):
// \inst|Selector16~2_combout  = ( \inst|state.ex_or~q  & ( \inst|Selector16~1_combout  & ( (!\inst|AC [11] & (!\inst|Selector13~2_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|altsyncram_component|auto_generated|q_a [11])))) ) ) ) # ( !\inst|state.ex_or~q  
// & ( \inst|Selector16~1_combout  & ( (!\inst|Selector13~2_combout  & ((!\inst|state.ex_xor~q ) # (!\inst|AC [11] $ (\inst|altsyncram_component|auto_generated|q_a [11])))) ) ) ) # ( \inst|state.ex_or~q  & ( !\inst|Selector16~1_combout  & ( (!\inst|AC [11] & 
// (!\inst|Selector13~2_combout  & !\inst|altsyncram_component|auto_generated|q_a [11])) ) ) ) # ( !\inst|state.ex_or~q  & ( !\inst|Selector16~1_combout  & ( (!\inst|Selector13~2_combout  & (!\inst|altsyncram_component|auto_generated|q_a [11] & ((!\inst|AC 
// [11]) # (!\inst|state.ex_xor~q )))) ) ) )

	.dataa(!\inst|AC [11]),
	.datab(!\inst|Selector13~2_combout ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\inst|state.ex_or~q ),
	.dataf(!\inst|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~2 .extended_lut = "off";
defparam \inst|Selector16~2 .lut_mask = 64'hC8008800C8C48880;
defparam \inst|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N12
cyclonev_lcell_comb \inst|Selector16~3 (
// Equation(s):
// \inst|Selector16~3_combout  = ( \inst4|IO_EN~combout  & ( \inst4|COUNT [11] & ( (!\inst|Selector16~0_combout  & (!\inst|state.ex_in2~DUPLICATE_q  & \inst|Selector16~2_combout )) ) ) ) # ( !\inst4|IO_EN~combout  & ( \inst4|COUNT [11] & ( 
// (!\inst|Selector16~0_combout  & (\inst|Selector16~2_combout  & ((!\IO_DATA[11]~7_combout ) # (!\inst|state.ex_in2~DUPLICATE_q )))) ) ) ) # ( \inst4|IO_EN~combout  & ( !\inst4|COUNT [11] & ( (!\inst|Selector16~0_combout  & (\inst|Selector16~2_combout  & 
// ((!\IO_DATA[11]~7_combout ) # (!\inst|state.ex_in2~DUPLICATE_q )))) ) ) ) # ( !\inst4|IO_EN~combout  & ( !\inst4|COUNT [11] & ( (!\inst|Selector16~0_combout  & (\inst|Selector16~2_combout  & ((!\IO_DATA[11]~7_combout ) # (!\inst|state.ex_in2~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\inst|Selector16~0_combout ),
	.datab(!\IO_DATA[11]~7_combout ),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|Selector16~2_combout ),
	.datae(!\inst4|IO_EN~combout ),
	.dataf(!\inst4|COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~3 .extended_lut = "off";
defparam \inst|Selector16~3 .lut_mask = 64'h00A800A800A800A0;
defparam \inst|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N30
cyclonev_lcell_comb \inst|Selector16~5 (
// Equation(s):
// \inst|Selector16~5_combout  = ( \inst|state.ex_sub~DUPLICATE_q  & ( \inst|Selector16~3_combout  & ( ((!\inst|Selector16~4_combout ) # ((\inst|state.ex_add~q  & \inst|Add1~21_sumout ))) # (\inst|Add2~21_sumout ) ) ) ) # ( !\inst|state.ex_sub~DUPLICATE_q  & 
// ( \inst|Selector16~3_combout  & ( (!\inst|Selector16~4_combout ) # ((\inst|state.ex_add~q  & \inst|Add1~21_sumout )) ) ) ) # ( \inst|state.ex_sub~DUPLICATE_q  & ( !\inst|Selector16~3_combout  ) ) # ( !\inst|state.ex_sub~DUPLICATE_q  & ( 
// !\inst|Selector16~3_combout  ) )

	.dataa(!\inst|Add2~21_sumout ),
	.datab(!\inst|Selector16~4_combout ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~21_sumout ),
	.datae(!\inst|state.ex_sub~DUPLICATE_q ),
	.dataf(!\inst|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~5 .extended_lut = "off";
defparam \inst|Selector16~5 .lut_mask = 64'hFFFFFFFFCCCFDDDF;
defparam \inst|Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N2
dffeas \inst|AC[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector16~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|AC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[11] .is_wysiwyg = "true";
defparam \inst|AC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N30
cyclonev_lcell_comb \inst|state~45 (
// Equation(s):
// \inst|state~45_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|altsyncram_component|auto_generated|q_a [12] & \inst|state~30_combout ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|state~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~45 .extended_lut = "off";
defparam \inst|state~45 .lut_mask = 64'h1111111100000000;
defparam \inst|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N31
dffeas \inst|state.ex_in (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~45_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in .is_wysiwyg = "true";
defparam \inst|state.ex_in .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N39
cyclonev_lcell_comb \inst|WideOr4 (
// Equation(s):
// \inst|WideOr4~combout  = ( !\inst|state.ex_in~q  & ( (!\inst|state.ex_out~q  & (!\inst|state.decode~DUPLICATE_q  & !\inst|state.fetch~q )) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_out~q ),
	.datac(!\inst|state.decode~DUPLICATE_q ),
	.datad(!\inst|state.fetch~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr4 .extended_lut = "off";
defparam \inst|WideOr4 .lut_mask = 64'hC000C00000000000;
defparam \inst|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N40
dffeas \inst|state.fetch (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|WideOr4~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch .is_wysiwyg = "true";
defparam \inst|state.fetch .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N29
dffeas \inst|state.decode~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.fetch~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.decode~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N33
cyclonev_lcell_comb \inst|state~32 (
// Equation(s):
// \inst|state~32_combout  = ( \inst|altsyncram_component|auto_generated|q_a [12] & ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (\inst|state.decode~DUPLICATE_q  & !\inst|altsyncram_component|auto_generated|q_a [11]) ) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~32 .extended_lut = "off";
defparam \inst|state~32 .lut_mask = 64'h0000505000000000;
defparam \inst|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N18
cyclonev_lcell_comb \inst|state~46 (
// Equation(s):
// \inst|state~46_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [14] & ( (\inst|state~32_combout  & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state~32_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~46 .extended_lut = "off";
defparam \inst|state~46 .lut_mask = 64'h0F000F0000000000;
defparam \inst|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N19
dffeas \inst|state.ex_store (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~46_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store .is_wysiwyg = "true";
defparam \inst|state.ex_store .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N27
cyclonev_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = ( \inst|MW~q  & ( \inst|state~46_combout  ) ) # ( !\inst|MW~q  & ( \inst|state~46_combout  ) ) # ( \inst|MW~q  & ( !\inst|state~46_combout  & ( ((\inst|state.init~q  & !\inst|state.ex_store~q )) # 
// (\inst|state.decode~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\inst|state.init~q ),
	.datac(!\inst|state.ex_store~q ),
	.datad(!\inst|state.decode~DUPLICATE_q ),
	.datae(!\inst|MW~q ),
	.dataf(!\inst|state~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector0~0 .extended_lut = "off";
defparam \inst|Selector0~0 .lut_mask = 64'h000030FFFFFFFFFF;
defparam \inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N28
dffeas \inst|MW (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MW .is_wysiwyg = "true";
defparam \inst|MW .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N51
cyclonev_lcell_comb \inst|state~30 (
// Equation(s):
// \inst|state~30_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & (\inst|state.decode~DUPLICATE_q  & !\inst|altsyncram_component|auto_generated|q_a [14])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst|state.decode~DUPLICATE_q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~30 .extended_lut = "off";
defparam \inst|state~30 .lut_mask = 64'h0000000020202020;
defparam \inst|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N57
cyclonev_lcell_comb \inst|state~31 (
// Equation(s):
// \inst|state~31_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|state~30_combout  & \inst|altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state~30_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~31 .extended_lut = "off";
defparam \inst|state~31 .lut_mask = 64'h00000000000F000F;
defparam \inst|state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N59
dffeas \inst|state.ex_out (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|state~31_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out .is_wysiwyg = "true";
defparam \inst|state.ex_out .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N56
dffeas \inst|state.ex_out2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_out~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out2 .is_wysiwyg = "true";
defparam \inst|state.ex_out2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N54
cyclonev_lcell_comb \inst|Selector140~0 (
// Equation(s):
// \inst|Selector140~0_combout  = ((\inst|IO_WRITE~q  & !\inst|state.ex_out2~q )) # (\inst|state.ex_out~q )

	.dataa(gnd),
	.datab(!\inst|IO_WRITE~q ),
	.datac(!\inst|state.ex_out2~q ),
	.datad(!\inst|state.ex_out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector140~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector140~0 .extended_lut = "off";
defparam \inst|Selector140~0 .lut_mask = 64'h30FF30FF30FF30FF;
defparam \inst|Selector140~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N50
dffeas \inst|IO_WRITE (
	.clk(\inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|Selector140~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_WRITE .is_wysiwyg = "true";
defparam \inst|IO_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N27
cyclonev_lcell_comb \inst9|inst3|Equal1~1 (
// Equation(s):
// \inst9|inst3|Equal1~1_combout  = ( \inst9|inst3|Equal1~0_combout  & ( (\inst|Selector12~0_combout  & (!\inst|IR [1] & \inst|IR [2])) ) )

	.dataa(!\inst|Selector12~0_combout ),
	.datab(!\inst|IR [1]),
	.datac(!\inst|IR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst3|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Equal1~1 .extended_lut = "off";
defparam \inst9|inst3|Equal1~1 .lut_mask = 64'h0000000004040404;
defparam \inst9|inst3|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N39
cyclonev_lcell_comb \inst9|inst3|grp1_we_s~0 (
// Equation(s):
// \inst9|inst3|grp1_we_s~0_combout  = ( \IO_DATA[13]~3_combout  & ( \inst4|COUNT [13] & ( (\inst9|inst3|Equal1~1_combout  & \inst|IO_WRITE~q ) ) ) ) # ( !\IO_DATA[13]~3_combout  & ( \inst4|COUNT [13] & ( (\inst9|inst3|Equal1~1_combout  & (\inst|IO_WRITE~q  
// & ((\inst|IR [0]) # (\inst4|IO_EN~combout )))) ) ) ) # ( \IO_DATA[13]~3_combout  & ( !\inst4|COUNT [13] & ( (\inst9|inst3|Equal1~1_combout  & \inst|IO_WRITE~q ) ) ) ) # ( !\IO_DATA[13]~3_combout  & ( !\inst4|COUNT [13] & ( (\inst9|inst3|Equal1~1_combout  
// & (\inst|IR [0] & \inst|IO_WRITE~q )) ) ) )

	.dataa(!\inst9|inst3|Equal1~1_combout ),
	.datab(!\inst4|IO_EN~combout ),
	.datac(!\inst|IR [0]),
	.datad(!\inst|IO_WRITE~q ),
	.datae(!\IO_DATA[13]~3_combout ),
	.dataf(!\inst4|COUNT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|grp1_we_s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|grp1_we_s~0 .extended_lut = "off";
defparam \inst9|inst3|grp1_we_s~0 .lut_mask = 64'h0005005500150055;
defparam \inst9|inst3|grp1_we_s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N48
cyclonev_lcell_comb \inst9|inst3|process_0~0 (
// Equation(s):
// \inst9|inst3|process_0~0_combout  = ( \inst|IR [0] & ( (\inst9|inst3|Equal1~1_combout  & (((\inst4|IO_EN~combout  & \inst4|COUNT [13])) # (\IO_DATA[13]~3_combout ))) ) ) # ( !\inst|IR [0] & ( \inst9|inst3|Equal1~1_combout  ) )

	.dataa(!\inst9|inst3|Equal1~1_combout ),
	.datab(!\inst4|IO_EN~combout ),
	.datac(!\inst4|COUNT [13]),
	.datad(!\IO_DATA[13]~3_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|process_0~0 .extended_lut = "off";
defparam \inst9|inst3|process_0~0 .lut_mask = 64'h5555555501550155;
defparam \inst9|inst3|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N45
cyclonev_lcell_comb \inst9|inst3|GRP1_WRITE (
// Equation(s):
// \inst9|inst3|GRP1_WRITE~combout  = LCELL(( \inst9|inst3|process_0~0_combout  & ( \inst|IO_WRITE~q  ) ) # ( !\inst9|inst3|process_0~0_combout  & ( \inst9|inst3|grp1_we_s~0_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IO_WRITE~q ),
	.datad(!\inst9|inst3|grp1_we_s~0_combout ),
	.datae(gnd),
	.dataf(!\inst9|inst3|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|GRP1_WRITE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|GRP1_WRITE .extended_lut = "off";
defparam \inst9|inst3|GRP1_WRITE .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \inst9|inst3|GRP1_WRITE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N54
cyclonev_lcell_comb \IO_DATA[12]~1 (
// Equation(s):
// \IO_DATA[12]~1_combout  = ( !\IO_DATA[12]~0_combout  & ( \inst4|COUNT[12]~DUPLICATE_q  & ( (!\inst|Selector12~0_combout ) # ((!\inst|IO_READ~q ) # ((!\inst9|inst3|Equal1~0_combout ) # (!\inst4|IO_EN~0_combout ))) ) ) ) # ( !\IO_DATA[12]~0_combout  & ( 
// !\inst4|COUNT[12]~DUPLICATE_q  ) )

	.dataa(!\inst|Selector12~0_combout ),
	.datab(!\inst|IO_READ~q ),
	.datac(!\inst9|inst3|Equal1~0_combout ),
	.datad(!\inst4|IO_EN~0_combout ),
	.datae(!\IO_DATA[12]~0_combout ),
	.dataf(!\inst4|COUNT[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~1 .extended_lut = "off";
defparam \IO_DATA[12]~1 .lut_mask = 64'hFFFF0000FFFE0000;
defparam \IO_DATA[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N42
cyclonev_lcell_comb \inst9|inst5~0 (
// Equation(s):
// \inst9|inst5~0_combout  = ( \inst4|IO_EN~combout  & ( (!\inst4|COUNT [14] & (\IO_DATA[14]~6_combout  & ((\inst4|COUNT [15]) # (\IO_DATA[15]~5_combout )))) # (\inst4|COUNT [14] & (((\inst4|COUNT [15])) # (\IO_DATA[15]~5_combout ))) ) ) # ( 
// !\inst4|IO_EN~combout  & ( (\IO_DATA[15]~5_combout  & \IO_DATA[14]~6_combout ) ) )

	.dataa(!\inst4|COUNT [14]),
	.datab(!\IO_DATA[15]~5_combout ),
	.datac(!\inst4|COUNT [15]),
	.datad(!\IO_DATA[14]~6_combout ),
	.datae(gnd),
	.dataf(!\inst4|IO_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5~0 .extended_lut = "off";
defparam \inst9|inst5~0 .lut_mask = 64'h00330033153F153F;
defparam \inst9|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N57
cyclonev_lcell_comb \IO_DATA[11]~8 (
// Equation(s):
// \IO_DATA[11]~8_combout  = ( !\IO_DATA[11]~7_combout  & ( \inst4|COUNT [11] & ( (!\inst|Selector12~0_combout ) # ((!\inst|IO_READ~q ) # ((!\inst4|IO_EN~0_combout ) # (!\inst9|inst3|Equal1~0_combout ))) ) ) ) # ( !\IO_DATA[11]~7_combout  & ( !\inst4|COUNT 
// [11] ) )

	.dataa(!\inst|Selector12~0_combout ),
	.datab(!\inst|IO_READ~q ),
	.datac(!\inst4|IO_EN~0_combout ),
	.datad(!\inst9|inst3|Equal1~0_combout ),
	.datae(!\IO_DATA[11]~7_combout ),
	.dataf(!\inst4|COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~8 .extended_lut = "off";
defparam \IO_DATA[11]~8 .lut_mask = 64'hFFFF0000FFFE0000;
defparam \IO_DATA[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N54
cyclonev_lcell_comb \IO_DATA[13]~4 (
// Equation(s):
// \IO_DATA[13]~4_combout  = ( \inst9|inst3|Equal1~0_combout  & ( !\IO_DATA[13]~3_combout  & ( (!\inst4|COUNT [13]) # ((!\inst|Selector12~0_combout ) # ((!\inst4|IO_EN~0_combout ) # (!\inst|IO_READ~q ))) ) ) ) # ( !\inst9|inst3|Equal1~0_combout  & ( 
// !\IO_DATA[13]~3_combout  ) )

	.dataa(!\inst4|COUNT [13]),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst4|IO_EN~0_combout ),
	.datad(!\inst|IO_READ~q ),
	.datae(!\inst9|inst3|Equal1~0_combout ),
	.dataf(!\IO_DATA[13]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[13]~4 .extended_lut = "off";
defparam \IO_DATA[13]~4 .lut_mask = 64'hFFFFFFFE00000000;
defparam \IO_DATA[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N54
cyclonev_lcell_comb \IO_DATA[6]~2 (
// Equation(s):
// \IO_DATA[6]~2_combout  = ( \inst7|CHIP_SELECT~combout  & ( \SW[6]~input_o  ) ) # ( !\inst7|CHIP_SELECT~combout  & ( (!\inst|io_drive_en~q  & (\inst4|COUNT[6]~DUPLICATE_q )) # (\inst|io_drive_en~q  & ((\inst|AC [6]))) ) )

	.dataa(!\inst4|COUNT[6]~DUPLICATE_q ),
	.datab(!\inst|io_drive_en~q ),
	.datac(!\SW[6]~input_o ),
	.datad(!\inst|AC [6]),
	.datae(gnd),
	.dataf(!\inst7|CHIP_SELECT~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~2 .extended_lut = "off";
defparam \IO_DATA[6]~2 .lut_mask = 64'h447744770F0F0F0F;
defparam \IO_DATA[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N36
cyclonev_lcell_comb \inst9|seg_val[34]~0 (
// Equation(s):
// \inst9|seg_val[34]~0_combout  = ( \IO_DATA[6]~2_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[6]~2_combout  & ( (!\inst9|inst5~0_combout ) # (((\IO_DATA[12]~1_combout  & 
// \IO_DATA[13]~4_combout )) # (\IO_DATA[11]~8_combout )) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[11]~8_combout ),
	.datad(!\IO_DATA[13]~4_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[34]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[34]~0 .extended_lut = "off";
defparam \inst9|seg_val[34]~0 .lut_mask = 64'hCFDFCFDFDFDFDFDF;
defparam \inst9|seg_val[34]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N37
dffeas \inst9|inst14|latched_seg[6] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[34]~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst14|latched_seg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst14|latched_seg[6] .is_wysiwyg = "true";
defparam \inst9|inst14|latched_seg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N3
cyclonev_lcell_comb \IO_DATA[5]~9 (
// Equation(s):
// \IO_DATA[5]~9_combout  = ( \inst4|COUNT [5] & ( \inst7|CHIP_SELECT~combout  & ( \SW[5]~input_o  ) ) ) # ( !\inst4|COUNT [5] & ( \inst7|CHIP_SELECT~combout  & ( \SW[5]~input_o  ) ) ) # ( \inst4|COUNT [5] & ( !\inst7|CHIP_SELECT~combout  & ( 
// (!\inst|io_drive_en~q ) # (\inst|AC [5]) ) ) ) # ( !\inst4|COUNT [5] & ( !\inst7|CHIP_SELECT~combout  & ( (\inst|AC [5] & \inst|io_drive_en~q ) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\inst|AC [5]),
	.datac(!\inst|io_drive_en~q ),
	.datad(gnd),
	.datae(!\inst4|COUNT [5]),
	.dataf(!\inst7|CHIP_SELECT~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~9 .extended_lut = "off";
defparam \IO_DATA[5]~9 .lut_mask = 64'h0303F3F355555555;
defparam \IO_DATA[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N48
cyclonev_lcell_comb \inst9|seg_val[33]~1 (
// Equation(s):
// \inst9|seg_val[33]~1_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( (!\inst9|inst5~0_combout ) # (((\IO_DATA[12]~1_combout  & 
// \IO_DATA[5]~9_combout )) # (\IO_DATA[11]~8_combout )) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[11]~8_combout ),
	.datad(!\IO_DATA[5]~9_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[33]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[33]~1 .extended_lut = "off";
defparam \inst9|seg_val[33]~1 .lut_mask = 64'hCFDFCFDFDFDFDFDF;
defparam \inst9|seg_val[33]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N49
dffeas \inst9|inst14|latched_seg[5] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[33]~1_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst14|latched_seg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst14|latched_seg[5] .is_wysiwyg = "true";
defparam \inst9|inst14|latched_seg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N21
cyclonev_lcell_comb \IO_DATA[4]~10 (
// Equation(s):
// \IO_DATA[4]~10_combout  = ( \inst7|CHIP_SELECT~combout  & ( \SW[4]~input_o  ) ) # ( !\inst7|CHIP_SELECT~combout  & ( (!\inst|io_drive_en~q  & (\inst4|COUNT[4]~DUPLICATE_q )) # (\inst|io_drive_en~q  & ((\inst|AC [4]))) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\inst|io_drive_en~q ),
	.datac(!\inst4|COUNT[4]~DUPLICATE_q ),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst7|CHIP_SELECT~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[4]~10 .extended_lut = "off";
defparam \IO_DATA[4]~10 .lut_mask = 64'h0C3F0C3F55555555;
defparam \IO_DATA[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N18
cyclonev_lcell_comb \inst9|seg_val[32]~2 (
// Equation(s):
// \inst9|seg_val[32]~2_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( (!\inst9|inst5~0_combout ) # (((\IO_DATA[12]~1_combout  & 
// \IO_DATA[4]~10_combout )) # (\IO_DATA[11]~8_combout )) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[11]~8_combout ),
	.datad(!\IO_DATA[4]~10_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[32]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[32]~2 .extended_lut = "off";
defparam \inst9|seg_val[32]~2 .lut_mask = 64'hCFDFCFDFDFDFDFDF;
defparam \inst9|seg_val[32]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N19
dffeas \inst9|inst14|latched_seg[4] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[32]~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst14|latched_seg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst14|latched_seg[4] .is_wysiwyg = "true";
defparam \inst9|inst14|latched_seg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N24
cyclonev_lcell_comb \inst9|seg_val[31]~3 (
// Equation(s):
// \inst9|seg_val[31]~3_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( (!\inst9|inst5~0_combout ) # (((\IO_DATA[12]~1_combout  & 
// \IO_DATA[3]~11_combout )) # (\IO_DATA[11]~8_combout )) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[3]~11_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[31]~3 .extended_lut = "off";
defparam \inst9|seg_val[31]~3 .lut_mask = 64'hCDFFCDFFDDFFDDFF;
defparam \inst9|seg_val[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N25
dffeas \inst9|inst14|latched_seg[3] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[31]~3_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst14|latched_seg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst14|latched_seg[3] .is_wysiwyg = "true";
defparam \inst9|inst14|latched_seg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N0
cyclonev_lcell_comb \inst9|seg_val[30]~4 (
// Equation(s):
// \inst9|seg_val[30]~4_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( (!\inst9|inst5~0_combout ) # (((\IO_DATA[12]~1_combout  & 
// \IO_DATA[2]~12_combout )) # (\IO_DATA[11]~8_combout )) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[11]~8_combout ),
	.datad(!\IO_DATA[2]~12_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[30]~4 .extended_lut = "off";
defparam \inst9|seg_val[30]~4 .lut_mask = 64'hCFDFCFDFDFDFDFDF;
defparam \inst9|seg_val[30]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N1
dffeas \inst9|inst14|latched_seg[2] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[30]~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst14|latched_seg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst14|latched_seg[2] .is_wysiwyg = "true";
defparam \inst9|inst14|latched_seg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N48
cyclonev_lcell_comb \IO_DATA[1]~13 (
// Equation(s):
// \IO_DATA[1]~13_combout  = ( \inst|io_drive_en~q  & ( \inst4|COUNT [1] & ( (!\inst7|CHIP_SELECT~combout  & (\inst|AC [1])) # (\inst7|CHIP_SELECT~combout  & ((\SW[1]~input_o ))) ) ) ) # ( !\inst|io_drive_en~q  & ( \inst4|COUNT [1] & ( 
// (!\inst7|CHIP_SELECT~combout ) # (\SW[1]~input_o ) ) ) ) # ( \inst|io_drive_en~q  & ( !\inst4|COUNT [1] & ( (!\inst7|CHIP_SELECT~combout  & (\inst|AC [1])) # (\inst7|CHIP_SELECT~combout  & ((\SW[1]~input_o ))) ) ) ) # ( !\inst|io_drive_en~q  & ( 
// !\inst4|COUNT [1] & ( (\inst7|CHIP_SELECT~combout  & \SW[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\inst|AC [1]),
	.datac(!\inst7|CHIP_SELECT~combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\inst|io_drive_en~q ),
	.dataf(!\inst4|COUNT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~13 .extended_lut = "off";
defparam \IO_DATA[1]~13 .lut_mask = 64'h000F303FF0FF303F;
defparam \IO_DATA[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N30
cyclonev_lcell_comb \inst9|seg_val[29]~5 (
// Equation(s):
// \inst9|seg_val[29]~5_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( (!\inst9|inst5~0_combout ) # (((\IO_DATA[12]~1_combout  & 
// \IO_DATA[1]~13_combout )) # (\IO_DATA[11]~8_combout )) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[1]~13_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[29]~5 .extended_lut = "off";
defparam \inst9|seg_val[29]~5 .lut_mask = 64'hCDFFCDFFDDFFDDFF;
defparam \inst9|seg_val[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N31
dffeas \inst9|inst14|latched_seg[1] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[29]~5_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst14|latched_seg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst14|latched_seg[1] .is_wysiwyg = "true";
defparam \inst9|inst14|latched_seg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N18
cyclonev_lcell_comb \IO_DATA[0]~14 (
// Equation(s):
// \IO_DATA[0]~14_combout  = ( \inst7|CHIP_SELECT~combout  & ( \SW[0]~input_o  ) ) # ( !\inst7|CHIP_SELECT~combout  & ( (!\inst|io_drive_en~q  & (\inst4|COUNT [0])) # (\inst|io_drive_en~q  & ((\inst|AC [0]))) ) )

	.dataa(!\inst|io_drive_en~q ),
	.datab(!\inst4|COUNT [0]),
	.datac(!\inst|AC [0]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\inst7|CHIP_SELECT~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~14 .extended_lut = "off";
defparam \IO_DATA[0]~14 .lut_mask = 64'h2727272700FF00FF;
defparam \IO_DATA[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N12
cyclonev_lcell_comb \inst9|seg_val[28]~6 (
// Equation(s):
// \inst9|seg_val[28]~6_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( (!\inst9|inst5~0_combout ) # (((\IO_DATA[12]~1_combout  & 
// \IO_DATA[0]~14_combout )) # (\IO_DATA[11]~8_combout )) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[11]~8_combout ),
	.datad(!\IO_DATA[0]~14_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[28]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[28]~6 .extended_lut = "off";
defparam \inst9|seg_val[28]~6 .lut_mask = 64'hCFDFCFDFDFDFDFDF;
defparam \inst9|seg_val[28]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N14
dffeas \inst9|inst14|latched_seg[0] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[28]~6_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst14|latched_seg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst14|latched_seg[0] .is_wysiwyg = "true";
defparam \inst9|inst14|latched_seg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N39
cyclonev_lcell_comb \inst9|seg_val[41]~7 (
// Equation(s):
// \inst9|seg_val[41]~7_combout  = ( \IO_DATA[6]~2_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[6]~2_combout  & ( ((!\inst9|inst5~0_combout ) # ((\IO_DATA[13]~4_combout  & 
// \IO_DATA[11]~8_combout ))) # (\IO_DATA[12]~1_combout ) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[13]~4_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[41]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[41]~7 .extended_lut = "off";
defparam \inst9|seg_val[41]~7 .lut_mask = 64'hDDDFDDDFDDFFDDFF;
defparam \inst9|seg_val[41]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N40
dffeas \inst9|inst15|latched_seg[6] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[41]~7_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst15|latched_seg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst15|latched_seg[6] .is_wysiwyg = "true";
defparam \inst9|inst15|latched_seg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N3
cyclonev_lcell_comb \inst9|seg_val[40]~8 (
// Equation(s):
// \inst9|seg_val[40]~8_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # ((\IO_DATA[5]~9_combout  & 
// \IO_DATA[11]~8_combout ))) # (\IO_DATA[12]~1_combout ) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[5]~9_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[40]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[40]~8 .extended_lut = "off";
defparam \inst9|seg_val[40]~8 .lut_mask = 64'hDDDFDDDFDDFFDDFF;
defparam \inst9|seg_val[40]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N4
dffeas \inst9|inst15|latched_seg[5] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[40]~8_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst15|latched_seg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst15|latched_seg[5] .is_wysiwyg = "true";
defparam \inst9|inst15|latched_seg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N33
cyclonev_lcell_comb \inst9|seg_val[39]~9 (
// Equation(s):
// \inst9|seg_val[39]~9_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # ((\IO_DATA[4]~10_combout  & 
// \IO_DATA[11]~8_combout ))) # (\IO_DATA[12]~1_combout ) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[4]~10_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[39]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[39]~9 .extended_lut = "off";
defparam \inst9|seg_val[39]~9 .lut_mask = 64'hDDDFDDDFDDFFDDFF;
defparam \inst9|seg_val[39]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N34
dffeas \inst9|inst15|latched_seg[4] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[39]~9_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst15|latched_seg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst15|latched_seg[4] .is_wysiwyg = "true";
defparam \inst9|inst15|latched_seg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N15
cyclonev_lcell_comb \inst9|seg_val[38]~10 (
// Equation(s):
// \inst9|seg_val[38]~10_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # ((\IO_DATA[3]~11_combout  & 
// \IO_DATA[11]~8_combout ))) # (\IO_DATA[12]~1_combout ) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[3]~11_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[38]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[38]~10 .extended_lut = "off";
defparam \inst9|seg_val[38]~10 .lut_mask = 64'hDDDFDDDFDDFFDDFF;
defparam \inst9|seg_val[38]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N16
dffeas \inst9|inst15|latched_seg[3] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[38]~10_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst15|latched_seg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst15|latched_seg[3] .is_wysiwyg = "true";
defparam \inst9|inst15|latched_seg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N27
cyclonev_lcell_comb \inst9|seg_val[37]~11 (
// Equation(s):
// \inst9|seg_val[37]~11_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # ((\IO_DATA[11]~8_combout  & 
// \IO_DATA[2]~12_combout ))) # (\IO_DATA[12]~1_combout ) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[11]~8_combout ),
	.datad(!\IO_DATA[2]~12_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[37]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[37]~11 .extended_lut = "off";
defparam \inst9|seg_val[37]~11 .lut_mask = 64'hDDDFDDDFDFDFDFDF;
defparam \inst9|seg_val[37]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N28
dffeas \inst9|inst15|latched_seg[2] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[37]~11_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst15|latched_seg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst15|latched_seg[2] .is_wysiwyg = "true";
defparam \inst9|inst15|latched_seg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N51
cyclonev_lcell_comb \inst9|seg_val[36]~12 (
// Equation(s):
// \inst9|seg_val[36]~12_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # ((\IO_DATA[1]~13_combout  & 
// \IO_DATA[11]~8_combout ))) # (\IO_DATA[12]~1_combout ) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[1]~13_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[36]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[36]~12 .extended_lut = "off";
defparam \inst9|seg_val[36]~12 .lut_mask = 64'hDDDFDDDFDDFFDDFF;
defparam \inst9|seg_val[36]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N52
dffeas \inst9|inst15|latched_seg[1] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[36]~12_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst15|latched_seg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst15|latched_seg[1] .is_wysiwyg = "true";
defparam \inst9|inst15|latched_seg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N21
cyclonev_lcell_comb \inst9|seg_val[35]~13 (
// Equation(s):
// \inst9|seg_val[35]~13_combout  = ( \IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # (\IO_DATA[11]~8_combout )) # (\IO_DATA[12]~1_combout ) ) ) # ( !\IO_DATA[13]~4_combout  & ( ((!\inst9|inst5~0_combout ) # ((\IO_DATA[0]~14_combout  & 
// \IO_DATA[11]~8_combout ))) # (\IO_DATA[12]~1_combout ) ) )

	.dataa(!\IO_DATA[12]~1_combout ),
	.datab(!\inst9|inst5~0_combout ),
	.datac(!\IO_DATA[0]~14_combout ),
	.datad(!\IO_DATA[11]~8_combout ),
	.datae(gnd),
	.dataf(!\IO_DATA[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|seg_val[35]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|seg_val[35]~13 .extended_lut = "off";
defparam \inst9|seg_val[35]~13 .lut_mask = 64'hDDDFDDDFDDFFDDFF;
defparam \inst9|seg_val[35]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N22
dffeas \inst9|inst15|latched_seg[0] (
	.clk(\inst9|inst3|GRP1_WRITE~combout ),
	.d(\inst9|seg_val[35]~13_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst15|latched_seg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst15|latched_seg[0] .is_wysiwyg = "true";
defparam \inst9|inst15|latched_seg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N54
cyclonev_lcell_comb \inst6|CHIP_SELECT (
// Equation(s):
// \inst6|CHIP_SELECT~combout  = LCELL(( \inst|Selector12~0_combout  & ( \inst|IR [0] & ( (\inst|IO_WRITE~q  & (!\inst|IR [2] & (\inst9|inst3|Equal1~0_combout  & !\inst|IR [1]))) ) ) ))

	.dataa(!\inst|IO_WRITE~q ),
	.datab(!\inst|IR [2]),
	.datac(!\inst9|inst3|Equal1~0_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst|Selector12~0_combout ),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|CHIP_SELECT~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|CHIP_SELECT .extended_lut = "off";
defparam \inst6|CHIP_SELECT .lut_mask = 64'h0000000000000400;
defparam \inst6|CHIP_SELECT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N15
cyclonev_lcell_comb \IO_DATA[9]~15 (
// Equation(s):
// \IO_DATA[9]~15_combout  = ( \inst4|COUNT [9] & ( (!\inst7|CHIP_SELECT~combout  & ((!\inst|io_drive_en~q ) # ((\inst|AC [9])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[9]~input_o )))) ) ) # ( !\inst4|COUNT [9] & ( (!\inst7|CHIP_SELECT~combout  & 
// (\inst|io_drive_en~q  & ((\inst|AC [9])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[9]~input_o )))) ) )

	.dataa(!\inst|io_drive_en~q ),
	.datab(!\inst7|CHIP_SELECT~combout ),
	.datac(!\SW[9]~input_o ),
	.datad(!\inst|AC [9]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[9]~15 .extended_lut = "off";
defparam \IO_DATA[9]~15 .lut_mask = 64'h034703478BCF8BCF;
defparam \IO_DATA[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N16
dffeas \inst6|EXT_WIRES[9] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(\IO_DATA[9]~15_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[9] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N0
cyclonev_lcell_comb \IO_DATA[8]~16 (
// Equation(s):
// \IO_DATA[8]~16_combout  = ( \inst4|COUNT [8] & ( (!\inst7|CHIP_SELECT~combout  & ((!\inst|io_drive_en~q ) # ((\inst|AC [8])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[8]~input_o )))) ) ) # ( !\inst4|COUNT [8] & ( (!\inst7|CHIP_SELECT~combout  & 
// (\inst|io_drive_en~q  & ((\inst|AC [8])))) # (\inst7|CHIP_SELECT~combout  & (((\SW[8]~input_o )))) ) )

	.dataa(!\inst|io_drive_en~q ),
	.datab(!\inst7|CHIP_SELECT~combout ),
	.datac(!\SW[8]~input_o ),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~16 .extended_lut = "off";
defparam \IO_DATA[8]~16 .lut_mask = 64'h034703478BCF8BCF;
defparam \IO_DATA[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N1
dffeas \inst6|EXT_WIRES[8] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(\IO_DATA[8]~16_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[8] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N49
dffeas \inst6|EXT_WIRES[7] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~17_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[7] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N28
dffeas \inst6|EXT_WIRES[6] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[6] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N10
dffeas \inst6|EXT_WIRES[5] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~9_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[5] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N20
dffeas \inst6|EXT_WIRES[4] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[4]~10_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[4] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N40
dffeas \inst6|EXT_WIRES[3] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[3]~11_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[3] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N37
dffeas \inst6|EXT_WIRES[2] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~12_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[2] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N52
dffeas \inst6|EXT_WIRES[1] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~13_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[1] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N28
dffeas \inst6|EXT_WIRES[0] (
	.clk(\inst6|CHIP_SELECT~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~14_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|EXT_WIRES [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|EXT_WIRES[0] .is_wysiwyg = "true";
defparam \inst6|EXT_WIRES[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y26_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
