<profile>

<section name = "Vivado HLS Report for 'dct_read_data'" level="0">
<item name = "Date">Wed Jul  6 11:01:51 2016
</item>
<item name = "Version">2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution7</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 4.72, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">34, 34, 34, 34, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row">32, 32, 5, 4, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 69</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 21</column>
<column name="Register">-, -, 121, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_2_fu_248_p2">+, 0, 0, 4, 4, 1</column>
<column name="exitcond1_fu_242_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_sig_bdd_166">or, 0, 0, 1, 1, 1</column>
<column name="tmp_21_fu_357_p2">or, 0, 0, 6, 5, 1</column>
<column name="tmp_9_1_fu_290_p2">or, 0, 0, 8, 6, 2</column>
<column name="tmp_9_2_fu_300_p2">or, 0, 0, 8, 6, 2</column>
<column name="tmp_9_3_fu_310_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_9_4_fu_320_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_9_5_fu_330_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_9_6_fu_340_p2">or, 0, 0, 8, 6, 3</column>
<column name="tmp_9_s_fu_279_p2">or, 0, 0, 8, 6, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 7, 1, 7</column>
<column name="input_r_address0">6, 5, 6, 30</column>
<column name="input_r_address1">6, 5, 6, 30</column>
<column name="r_phi_fu_235_p4">4, 2, 4, 8</column>
<column name="r_reg_231">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond1_reg_374">1, 0, 1, 0</column>
<column name="input_load_1_reg_414">16, 0, 16, 0</column>
<column name="input_load_2_reg_429">16, 0, 16, 0</column>
<column name="input_load_3_reg_434">16, 0, 16, 0</column>
<column name="input_load_4_reg_449">16, 0, 16, 0</column>
<column name="input_load_5_reg_454">16, 0, 16, 0</column>
<column name="input_load_reg_409">16, 0, 16, 0</column>
<column name="r_2_reg_378">4, 0, 4, 0</column>
<column name="r_reg_231">4, 0, 4, 0</column>
<column name="tmp_18_reg_393">4, 0, 5, 1</column>
<column name="tmp_reg_383">3, 0, 6, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="buf_0_address0">out, 4, ap_memory, buf_0, array</column>
<column name="buf_0_ce0">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_we0">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_d0">out, 16, ap_memory, buf_0, array</column>
<column name="buf_0_address1">out, 4, ap_memory, buf_0, array</column>
<column name="buf_0_ce1">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_we1">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_d1">out, 16, ap_memory, buf_0, array</column>
<column name="buf_1_address0">out, 4, ap_memory, buf_1, array</column>
<column name="buf_1_ce0">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_we0">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_d0">out, 16, ap_memory, buf_1, array</column>
<column name="buf_1_address1">out, 4, ap_memory, buf_1, array</column>
<column name="buf_1_ce1">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_we1">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_d1">out, 16, ap_memory, buf_1, array</column>
<column name="buf_2_address0">out, 4, ap_memory, buf_2, array</column>
<column name="buf_2_ce0">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_we0">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_d0">out, 16, ap_memory, buf_2, array</column>
<column name="buf_2_address1">out, 4, ap_memory, buf_2, array</column>
<column name="buf_2_ce1">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_we1">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_d1">out, 16, ap_memory, buf_2, array</column>
<column name="buf_3_address0">out, 4, ap_memory, buf_3, array</column>
<column name="buf_3_ce0">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_we0">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_d0">out, 16, ap_memory, buf_3, array</column>
<column name="buf_3_address1">out, 4, ap_memory, buf_3, array</column>
<column name="buf_3_ce1">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_we1">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_d1">out, 16, ap_memory, buf_3, array</column>
</table>
</item>
</section>
</profile>
