#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Sep 19 22:03:05 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Analyzing module control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v(line number: 3)] Analyzing module mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/mem.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Analyzing module Seven_Seg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v} successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.295s wall, 0.000s user + 0.094s system = 0.094s CPU (4.1%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Elaborating module top
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 21)] Elaborating instance ctrl
W: Verilog-2009: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Create black box for empty module control
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Elaborating module control
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 23)] Elaborating instance ss
W: Verilog-2009: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Create black box for empty module Seven_Seg
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Elaborating module Seven_Seg
W: Verilog-2036: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 23)] Net data connected to input port of module instance top.ss has no driver, tie it to 0
W: Verilog-2024: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Give an initial value for the no drive output pin led in graph of sdm module top
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Sep 19 22:03:08 2024
Action compile: Peak memory pool usage is 130 MB
