timestamp 1676458286
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_6743645_0_0_1676446838 INV_6743645_0_0_1676446838_0 -1 0 516 0 -1 3024
use PMOS_S_36030836_X1_Y1_1676446841 PMOS_S_36030836_X1_Y1_1676446841_2 -1 0 1032 0 -1 1512
use NMOS_S_96839798_X1_Y1_1676446840 NMOS_S_96839798_X1_Y1_1676446840_2 1 0 1032 0 -1 1512
use DP_PMOS_90543401_X1_Y1_1676446839 DP_PMOS_90543401_X1_Y1_1676446839_0 1 0 2064 0 -1 1512
use NMOS_S_96839798_X1_Y1_1676446840 NMOS_S_96839798_X1_Y1_1676446840_1 -1 0 2064 0 -1 1512
use NMOS_S_96839798_X1_Y1_1676446840 NMOS_S_96839798_X1_Y1_1676446840_0 -1 0 1892 0 1 1512
use PMOS_S_36030836_X1_Y1_1676446841 PMOS_S_36030836_X1_Y1_1676446841_1 1 0 1892 0 1 1512
use PMOS_S_36030836_X1_Y1_1676446841 PMOS_S_36030836_X1_Y1_1676446841_0 -1 0 2924 0 1 1512
use NMOS_S_96839798_X1_Y1_1676446840 NMOS_S_96839798_X1_Y1_1676446840_4 1 0 2752 0 -1 1512
use NMOS_S_96839798_X1_Y1_1676446840 NMOS_S_96839798_X1_Y1_1676446840_3 1 0 2924 0 1 1512
node "C" 0 0 1720 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "F" 0 0 860 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D" 0 0 2752 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 0 1376 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 2580 714 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "B" 0 0 2408 504 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 0 0 1892 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 0 0 172 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "E" 0 0 172 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1344_224#" 5 177.958 1344 224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99904 3680 7168 480 0 0 0 0 0 0 0 0
node "m1_312_224#" 2 236.896 312 224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 7168 480 0 0 0 0 0 0 0 0
node "m1_1978_560#" 0 58.3015 1978 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_946_560#" 0 71.6036 946 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_2634_1400#" 2 457.1 2634 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11424 520 17416 846 161920 2344 0 0 0 0 0 0
node "m1_2204_1400#" 1 53.6451 2204 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 15904 680 0 0 0 0 0 0 0 0
node "m1_258_1400#" 1 90.9257 258 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_3064_1484#" 2 229.492 3064 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13216 584 22400 1024 0 0 0 0 0 0 0 0
node "m1_2462_1316#" 2 109.536 2462 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11984 652 24192 1088 0 0 0 0 0 0 0 0
node "m1_1516_1484#" 2 117.038 1516 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13216 584 22400 1024 0 0 0 0 0 0 0 0
node "m1_2978_1400#" 1 77.4548 2978 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_2150_1568#" 1 -24.8316 2150 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_1946_1568#" 2 491.085 1946 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 20048 940 216960 3032 0 0 0 0 0 0
node "m1_1774_1400#" 1 64.884 1774 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_2838_2408#" 0 85.4369 2838 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_1806_2408#" 0 77.1296 1806 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "li_2813_487#" 32 124.514 2813 487 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 24976 1116 0 0 0 0 0 0 0 0 0 0
node "li_1093_1411#" 33 46.4428 1093 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 50848 2040 11200 512 0 0 0 0 0 0 0 0
node "li_921_1411#" 54 184.642 921 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 44240 1804 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_2150_1568#" "m1_2204_1400#" 93.5747
cap "m1_1516_1484#" "m1_2462_1316#" 6.63401
cap "m1_2462_1316#" "li_921_1411#" 0.059633
cap "m1_1344_224#" "m1_2634_1400#" 46.2218
cap "m1_946_560#" "li_921_1411#" 1.8001
cap "m1_2462_1316#" "m1_2204_1400#" 42.245
cap "m1_2634_1400#" "m1_1774_1400#" 10.2916
cap "m1_2150_1568#" "m1_1344_224#" 8.15546
cap "m1_1774_1400#" "li_1093_1411#" 3.34895
cap "li_1093_1411#" "m1_258_1400#" 267.106
cap "m1_2150_1568#" "m1_1774_1400#" 0.281309
cap "m1_1344_224#" "m1_2462_1316#" 1.37625
cap "m1_1344_224#" "m1_1978_560#" 34.4
cap "m1_2634_1400#" "li_1093_1411#" 0.0224856
cap "m1_2462_1316#" "m1_1774_1400#" 0.207761
cap "m1_2150_1568#" "m1_2634_1400#" 51.3682
cap "m1_312_224#" "m1_1946_1568#" 2.61308
cap "m1_1946_1568#" "m1_1806_2408#" 3.06647
cap "m1_2634_1400#" "m1_2462_1316#" 96.874
cap "m1_2634_1400#" "m1_1978_560#" 3.86331
cap "m1_1946_1568#" "m1_3064_1484#" 0.943761
cap "m1_2462_1316#" "li_1093_1411#" 0.141978
cap "m1_2150_1568#" "m1_2462_1316#" 195.415
cap "m1_946_560#" "li_1093_1411#" 6.78485
cap "m1_2838_2408#" "m1_1806_2408#" 2.70769
cap "m1_2978_1400#" "m1_3064_1484#" 87.5422
cap "m1_2978_1400#" "m1_1946_1568#" 0.814649
cap "m1_946_560#" "m1_1978_560#" 2.70769
cap "m1_2838_2408#" "m1_2978_1400#" 1.72834
cap "m1_1516_1484#" "m1_3064_1484#" 0.00367437
cap "m1_1516_1484#" "m1_1946_1568#" 161.816
cap "m1_1946_1568#" "li_921_1411#" 108.542
cap "m1_2204_1400#" "m1_3064_1484#" 0.0790779
cap "m1_312_224#" "m1_1344_224#" 8.29781
cap "m1_1946_1568#" "m1_2204_1400#" 29.4566
cap "m1_1516_1484#" "m1_2978_1400#" 0.11233
cap "m1_2978_1400#" "li_921_1411#" 0.00371597
cap "m1_1344_224#" "li_2813_487#" 101.554
cap "m1_312_224#" "m1_258_1400#" 23.0616
cap "m1_1344_224#" "m1_3064_1484#" 4.87723
cap "m1_1774_1400#" "m1_1806_2408#" 1.72834
cap "m1_1344_224#" "m1_1946_1568#" 9.2397
cap "m1_1774_1400#" "m1_3064_1484#" 0.0612344
cap "m1_1774_1400#" "m1_1946_1568#" 147.637
cap "m1_1946_1568#" "m1_258_1400#" 59.0864
cap "m1_2634_1400#" "m1_1806_2408#" 0.484745
cap "m1_312_224#" "li_1093_1411#" 2.2293
cap "li_2813_487#" "m1_2634_1400#" 15.787
cap "m1_1516_1484#" "li_921_1411#" 124.047
cap "m1_1344_224#" "m1_2978_1400#" 3.65241
cap "m1_2634_1400#" "m1_3064_1484#" 7.64566
cap "m1_2978_1400#" "m1_1774_1400#" 0.00147079
cap "m1_1516_1484#" "m1_2204_1400#" 4.56302
cap "m1_2150_1568#" "li_2813_487#" 0.891344
cap "m1_2204_1400#" "li_921_1411#" 0.918851
cap "m1_2634_1400#" "m1_1946_1568#" 145.278
cap "m1_2150_1568#" "m1_3064_1484#" 0.728934
cap "m1_1946_1568#" "li_1093_1411#" 114.116
cap "m1_2150_1568#" "m1_1946_1568#" 13.1922
cap "m1_2634_1400#" "m1_2978_1400#" 24.891
cap "li_2813_487#" "m1_2462_1316#" 5.55984
cap "li_2813_487#" "m1_1978_560#" 3.63334
cap "m1_1516_1484#" "m1_1344_224#" 12.6273
cap "m1_1344_224#" "li_921_1411#" 5.68672
cap "m1_2462_1316#" "m1_3064_1484#" 8.73704
cap "m1_2150_1568#" "m1_2978_1400#" 7.28574
cap "m1_1516_1484#" "m1_1774_1400#" 108.122
cap "m1_1516_1484#" "m1_258_1400#" 0.0574392
cap "m1_2462_1316#" "m1_1946_1568#" 3.40138
cap "m1_1774_1400#" "li_921_1411#" 9.67561
cap "m1_1946_1568#" "m1_1978_560#" 1.63362
cap "m1_1344_224#" "m1_2204_1400#" 3.65241
cap "li_921_1411#" "m1_258_1400#" 15.1239
cap "m1_946_560#" "m1_1946_1568#" 0.889173
cap "m1_1774_1400#" "m1_2204_1400#" 15.4179
cap "m1_2462_1316#" "m1_2978_1400#" 15.0812
cap "m1_1516_1484#" "m1_2634_1400#" 38.8911
cap "m1_1516_1484#" "li_1093_1411#" 11.7557
cap "li_1093_1411#" "li_921_1411#" 267.154
cap "m1_2150_1568#" "m1_1516_1484#" 0.097858
cap "m1_2634_1400#" "m1_2204_1400#" 26.3348
cap "m1_2150_1568#" "li_921_1411#" 0.122342
cap "m1_1344_224#" "m1_1774_1400#" 3.65241
cap "m1_2204_1400#" "li_1093_1411#" 0.369199
cap "F" "Y" 4.79942
cap "VSS" "Y" 10.5856
cap "F" "A" 19.1687
cap "E" "Y" 1.03067
cap "F" "VSS" 18.559
cap "F" "E" 37.5017
cap "VSS" "E" 1.30329
cap "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" "Y" 79.4472
cap "F" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 253.348
cap "VSS" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 331.767
cap "E" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 40.1306
cap "VSS" "F" 12.4352
cap "VSS" "B" 56.1023
cap "Y" "VSS" 29.5612
cap "VDD" "VSS" 1486.22
cap "C" "A" 0.0444203
cap "F" "B" 0.053429
cap "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" "VSS" 53.3175
cap "E" "VSS" 1.35425
cap "VSS" "A" 76.1966
cap "VDD" "F" 1.20646
cap "VDD" "B" 214.383
cap "VDD" "Y" 3.51828
cap "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" "B" 0.710543
cap "F" "A" 19.1687
cap "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" "Y" 10.1157
cap "B" "A" 1.51516
cap "VSS" "C" 6.16349
cap "Y" "A" 5.43017
cap "VDD" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 16.8472
cap "D" "VSS" 3.28729
cap "VDD" "A" 182.998
cap "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" "A" 2.22555
cap "D" "B" 0.0444203
cap "VSS" "NMOS_S_96839798_X1_Y1_1676446840_2/a_230_525#" 0.0158717
cap "VSS" "B" 14.5208
cap "VSS" "NMOS_S_96839798_X1_Y1_1676446840_2/a_200_252#" 0.0762029
cap "VSS" "VDD" 220.648
cap "VDD" "B" 50.0776
cap "VSS" "NMOS_S_96839798_X1_Y1_1676446840_1/a_230_525#" 0.209969
cap "PMOS_S_36030836_X1_Y1_1676446841_1/a_230_483#" "B" 0.00876241
cap "VSS" "A" 1.61937
cap "A" "B" 1.53136
cap "Y" "E" 37.2792
cap "E" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 9.20835
cap "VSS" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 185.299
cap "Y" "VSS" 139.227
cap "F" "VSS" 0.00633256
cap "VSS" "VDD" 1.39935
cap "Y" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 117.303
cap "F" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 15.4634
cap "Y" "F" 0.00633256
cap "E" "VSS" 33.5246
cap "E" "C" 6.78293
cap "Y" "VDD" 0.76517
cap "VSS" "VDD" 392.944
cap "D" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 0.247499
cap "E" "VSS" 0.0250991
cap "B" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" -0.0330613
cap "C" "VSS" 11.306
cap "A" "VDD" 0.0273825
cap "VSS" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 77.8258
cap "B" "D" 0.0243389
cap "VSS" "D" 1.93413
cap "Y" "VDD" 44.5172
cap "C" "A" 0.0427474
cap "A" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 1.62118
cap "Y" "E" 0.355976
cap "C" "Y" 3.18104
cap "Y" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 111.399
cap "C" "VDD" 248.008
cap "VDD" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 1265.07
cap "C" "E" 6.6416
cap "VDD" "D" 43.7956
cap "Y" "VSS" 305.297
cap "C" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" 14.7325
cap "VDD" "B" -1.91715
cap "C" "D" 36.8005
cap "C" "D" -0.884572
cap "NMOS_S_96839798_X1_Y1_1676446840_1/a_230_525#" "VSS" 0.370759
cap "VSS" "D" 13.4637
cap "PMOS_S_36030836_X1_Y1_1676446841_1/a_230_483#" "VSS" 37.2662
cap "VDD" "VSS" 278.91
cap "PMOS_S_36030836_X1_Y1_1676446841_1/a_230_483#" "D" 0.199109
cap "VDD" "D" 114.728
cap "VSS" "C" 1.05058
cap "PMOS_S_36030836_X1_Y1_1676446841_1/a_230_483#" "VDD" -1.77636e-15
cap "DP_PMOS_90543401_X1_Y1_1676446839_0/a_402_483#" "INV_6743645_0_0_1676446838_0/NMOS_S_96839798_X1_Y1_1676446837_1676446838_0/a_147_525#" 46.8159
cap "NMOS_S_96839798_X1_Y1_1676446840_1/a_147_525#" "DP_PMOS_90543401_X1_Y1_1676446839_0/a_402_483#" 22.8257
merge "NMOS_S_96839798_X1_Y1_1676446840_3/a_147_525#" "VSS" -5294.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12880 -1006 -16944 -1452 0 0 0 0 0 0 0 0
merge "VSS" "m1_3064_1484#"
merge "m1_3064_1484#" "NMOS_S_96839798_X1_Y1_1676446840_3/a_230_525#"
merge "NMOS_S_96839798_X1_Y1_1676446840_3/a_230_525#" "NMOS_S_96839798_X1_Y1_1676446840_4/a_147_525#"
merge "NMOS_S_96839798_X1_Y1_1676446840_4/a_147_525#" "NMOS_S_96839798_X1_Y1_1676446840_4/a_230_525#"
merge "NMOS_S_96839798_X1_Y1_1676446840_4/a_230_525#" "m1_2978_1400#"
merge "m1_2978_1400#" "PMOS_S_36030836_X1_Y1_1676446841_0/VSUBS"
merge "PMOS_S_36030836_X1_Y1_1676446841_0/VSUBS" "PMOS_S_36030836_X1_Y1_1676446841_1/VSUBS"
merge "PMOS_S_36030836_X1_Y1_1676446841_1/VSUBS" "NMOS_S_96839798_X1_Y1_1676446840_0/a_147_525#"
merge "NMOS_S_96839798_X1_Y1_1676446840_0/a_147_525#" "NMOS_S_96839798_X1_Y1_1676446840_1/a_147_525#"
merge "NMOS_S_96839798_X1_Y1_1676446840_1/a_147_525#" "m1_2634_1400#"
merge "m1_2634_1400#" "m1_1516_1484#"
merge "m1_1516_1484#" "DP_PMOS_90543401_X1_Y1_1676446839_0/VSUBS"
merge "DP_PMOS_90543401_X1_Y1_1676446839_0/VSUBS" "NMOS_S_96839798_X1_Y1_1676446840_2/a_147_525#"
merge "NMOS_S_96839798_X1_Y1_1676446840_2/a_147_525#" "m1_1344_224#"
merge "m1_1344_224#" "PMOS_S_36030836_X1_Y1_1676446841_2/VSUBS"
merge "PMOS_S_36030836_X1_Y1_1676446841_2/VSUBS" "INV_6743645_0_0_1676446838_0/VSUBS"
merge "INV_6743645_0_0_1676446838_0/VSUBS" "VSUBS"
merge "NMOS_S_96839798_X1_Y1_1676446840_0/a_230_525#" "NMOS_S_96839798_X1_Y1_1676446840_1/a_230_525#" -845.166 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16688 -1468 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1676446840_1/a_230_525#" "m1_1774_1400#"
merge "m1_1774_1400#" "PMOS_S_36030836_X1_Y1_1676446841_2/a_230_483#"
merge "PMOS_S_36030836_X1_Y1_1676446841_2/a_230_483#" "li_921_1411#"
merge "li_921_1411#" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/a_230_483#"
merge "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/a_230_483#" "Y"
merge "Y" "m1_258_1400#"
merge "PMOS_S_36030836_X1_Y1_1676446841_0/w_0_0#" "DP_PMOS_90543401_X1_Y1_1676446839_0/w_0_0#" -2168.13 0 0 0 0 0 -4400 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -544 -3584 -352 0 0 0 0 0 0 0 0
merge "DP_PMOS_90543401_X1_Y1_1676446839_0/w_0_0#" "DP_PMOS_90543401_X1_Y1_1676446839_0/a_402_483#"
merge "DP_PMOS_90543401_X1_Y1_1676446839_0/a_402_483#" "m1_2462_1316#"
merge "m1_2462_1316#" "PMOS_S_36030836_X1_Y1_1676446841_1/w_0_0#"
merge "PMOS_S_36030836_X1_Y1_1676446841_1/w_0_0#" "VDD"
merge "VDD" "DP_PMOS_90543401_X1_Y1_1676446839_0/a_230_483#"
merge "DP_PMOS_90543401_X1_Y1_1676446839_0/a_230_483#" "m1_2204_1400#"
merge "PMOS_S_36030836_X1_Y1_1676446841_0/a_200_252#" "m1_2838_2408#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1676446840_1/a_200_252#" "DP_PMOS_90543401_X1_Y1_1676446839_0/a_200_252#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "DP_PMOS_90543401_X1_Y1_1676446839_0/a_200_252#" "m1_1978_560#"
merge "PMOS_S_36030836_X1_Y1_1676446841_0/a_230_483#" "PMOS_S_36030836_X1_Y1_1676446841_1/a_230_483#" -3206 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -600 -8960 -656 0 0 0 0 0 0 0 0
merge "PMOS_S_36030836_X1_Y1_1676446841_1/a_230_483#" "m1_2150_1568#"
merge "m1_2150_1568#" "PMOS_S_36030836_X1_Y1_1676446841_2/w_0_0#"
merge "PMOS_S_36030836_X1_Y1_1676446841_2/w_0_0#" "m1_1946_1568#"
merge "m1_1946_1568#" "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#"
merge "INV_6743645_0_0_1676446838_0/PMOS_S_36030836_X1_Y1_1676446838_1676446838_0/w_0_0#" "m1_312_224#"
merge "PMOS_S_36030836_X1_Y1_1676446841_2/a_200_252#" "m1_946_560#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1676446840_4/a_200_252#" "B" -517.231 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5712 -428 0 0 0 0 0 0 0 0 0 0
merge "INV_6743645_0_0_1676446838_0/m1_398_560#" "E" -191.813 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1676446840_3/a_200_252#" "D" -376.346 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "DP_PMOS_90543401_X1_Y1_1676446839_0/a_372_252#" "li_2813_487#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1676446840_2/a_200_252#" "F" -568.013 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1676446840_2/a_230_525#" "INV_6743645_0_0_1676446838_0/NMOS_S_96839798_X1_Y1_1676446837_1676446838_0/a_147_525#" -60.2021 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_6743645_0_0_1676446838_0/NMOS_S_96839798_X1_Y1_1676446837_1676446838_0/a_147_525#" "li_1093_1411#"
merge "PMOS_S_36030836_X1_Y1_1676446841_1/a_200_252#" "C" -547.111 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_96839798_X1_Y1_1676446840_0/a_200_252#" "m1_1806_2408#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
