module mux4_1( I, S, Y);
input [1:0] S;
input   [3:0] I;
output Y;



assign Y= (~S[2] & ~S[1] & I[0]) |(~S[2] & S[1] & I[1]) |(S[2] & ~S[1] & I[2]) |(S[2] & S[1] & I[3]);

endmodule