@cmd_header hierarchy@
<h1>hierarchy - check, expand and clean up design hierarchy</h1>
<pre>
    hierarchy [-check] [-top &lt;module&gt;]
    hierarchy -generate &lt;cell-types&gt; &lt;port-decls&gt;

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design an re-runs the language frontends for the parametric modules as
needed.

    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.

    -simcheck
        like -check, but also thow an error if blackbox modules are
        instantiated, and throw an error if the design has no top module

    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.

    -libdir &lt;directory&gt;
        search for files named &lt;module_name&gt;.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.

    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. this option disables this behavior.

    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. this
        option disables this behavior.

    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more $assert cells. this
        option disables this behavior.

    -top &lt;module&gt;
        use the specified top module to built a design hierarchy. modules
        outside this tree (unused modules) are removed.

        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.

    -auto-top
        automatically determine the top of the design hierarchy and mark it.

In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:

    {i|o|io}[@&lt;num&gt;]:&lt;portname&gt;

Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional &lt;num&gt; specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When &lt;num&gt; is not specified, the &lt;portname&gt; can
also contain wildcard characters.

This pass ignores the current selection and always operates on all modules
in the current design.

</pre>
@footer@
