#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000172e2d6a3c0 .scope module, "mini_cpu_interactive_tb" "mini_cpu_interactive_tb" 2 1;
 .timescale 0 0;
v00000172e2d5c060_0 .net "eax", 7 0, L_00000172e2d6c530;  1 drivers
v00000172e2d5c100_0 .net "ebx", 7 0, L_00000172e2d6bf80;  1 drivers
v00000172e2d64090_0 .var/i "i", 31 0;
v00000172e2dbe490 .array "instr_mem", 15 0, 7 0;
v00000172e2dbe210_0 .net "mem0", 7 0, L_00000172e2d6c0d0;  1 drivers
v00000172e2dbddb0_0 .net "mem1", 7 0, L_00000172e2d6c140;  1 drivers
v00000172e2dbdc70_0 .net "mem2", 7 0, L_00000172e2d6c3e0;  1 drivers
v00000172e2dbe710_0 .net "mem3", 7 0, L_00000172e2d6c220;  1 drivers
v00000172e2dbe030_0 .net "pc", 3 0, L_00000172e2d6c450;  1 drivers
v00000172e2dbe2b0_0 .var "step", 0 0;
S_00000172e2d6a550 .scope module, "dut" "mini_cpu" 2 7, 3 1 0, S_00000172e2d6a3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "step";
    .port_info 1 /OUTPUT 8 "eax";
    .port_info 2 /OUTPUT 8 "ebx";
    .port_info 3 /OUTPUT 4 "pc";
    .port_info 4 /OUTPUT 8 "mem0";
    .port_info 5 /OUTPUT 8 "mem1";
    .port_info 6 /OUTPUT 8 "mem2";
    .port_info 7 /OUTPUT 8 "mem3";
L_00000172e2d6c530 .functor BUFZ 8, v00000172e2d33120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000172e2d6bf80 .functor BUFZ 8, v00000172e2d6a6e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000172e2d6c450 .functor BUFZ 4, v00000172e2d5bf20_0, C4<0000>, C4<0000>, C4<0000>;
v00000172e2d5bb60_0 .array/port v00000172e2d5bb60, 0;
L_00000172e2d6c0d0 .functor BUFZ 8, v00000172e2d5bb60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000172e2d5bb60_1 .array/port v00000172e2d5bb60, 1;
L_00000172e2d6c140 .functor BUFZ 8, v00000172e2d5bb60_1, C4<00000000>, C4<00000000>, C4<00000000>;
v00000172e2d5bb60_2 .array/port v00000172e2d5bb60, 2;
L_00000172e2d6c3e0 .functor BUFZ 8, v00000172e2d5bb60_2, C4<00000000>, C4<00000000>, C4<00000000>;
v00000172e2d5bb60_3 .array/port v00000172e2d5bb60, 3;
L_00000172e2d6c220 .functor BUFZ 8, v00000172e2d5bb60_3, C4<00000000>, C4<00000000>, C4<00000000>;
v00000172e2d333a0_0 .net "eax", 7 0, L_00000172e2d6c530;  alias, 1 drivers
v00000172e2d33120_0 .var "eax_r", 7 0;
v00000172e2d33730_0 .net "ebx", 7 0, L_00000172e2d6bf80;  alias, 1 drivers
v00000172e2d6a6e0_0 .var "ebx_r", 7 0;
v00000172e2d6a780_0 .var "instr", 7 0;
v00000172e2d5bb60 .array "mem", 15 0, 7 0;
v00000172e2d5bc00_0 .net "mem0", 7 0, L_00000172e2d6c0d0;  alias, 1 drivers
v00000172e2d5bca0_0 .net "mem1", 7 0, L_00000172e2d6c140;  alias, 1 drivers
v00000172e2d5bd40_0 .net "mem2", 7 0, L_00000172e2d6c3e0;  alias, 1 drivers
v00000172e2d5bde0_0 .net "mem3", 7 0, L_00000172e2d6c220;  alias, 1 drivers
v00000172e2d5be80_0 .net "pc", 3 0, L_00000172e2d6c450;  alias, 1 drivers
v00000172e2d5bf20_0 .var "pc_r", 3 0;
v00000172e2d5bfc0_0 .net "step", 0 0, v00000172e2dbe2b0_0;  1 drivers
E_00000172e2d5d3e0 .event posedge, v00000172e2d5bfc0_0;
    .scope S_00000172e2d6a550;
T_0 ;
    %wait E_00000172e2d5d3e0;
    %load/vec4 v00000172e2d5bf20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000172e2d5bb60, 4;
    %store/vec4 v00000172e2d6a780_0, 0, 8;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 2, 6, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000172e2d5bb60, 4;
    %assign/vec4 v00000172e2d6a6e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000172e2d5bb60, 4;
    %assign/vec4 v00000172e2d33120_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v00000172e2d33120_0;
    %load/vec4 v00000172e2d6a6e0_0;
    %add;
    %assign/vec4 v00000172e2d6a6e0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000172e2d33120_0;
    %load/vec4 v00000172e2d6a6e0_0;
    %add;
    %assign/vec4 v00000172e2d33120_0, 0;
T_0.7 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v00000172e2d6a6e0_0;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172e2d5bb60, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000172e2d33120_0;
    %load/vec4 v00000172e2d6a780_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000172e2d5bb60, 0, 4;
T_0.9 ;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %load/vec4 v00000172e2d5bf20_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000172e2d5bf20_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000172e2d6a3c0;
T_1 ;
    %vpi_call 2 23 "$readmemh", "program.mem", v00000172e2dbe490 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172e2d64090_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000172e2d64090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v00000172e2d64090_0;
    %load/vec4a v00000172e2dbe490, 4;
    %ix/getv/s 4, v00000172e2d64090_0;
    %store/vec4a v00000172e2d5bb60, 4, 0;
    %load/vec4 v00000172e2d64090_0;
    %addi 1, 0, 32;
    %store/vec4 v00000172e2d64090_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000172e2dbe2b0_0, 0, 1;
    %vpi_call 2 28 "$display", "Step-by-step CPU simulation. State after each step:" {0 0 0};
    %vpi_call 2 29 "$display", " pc  eax  ebx  mem0 mem1 mem2 mem3" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000172e2d64090_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000172e2d64090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000172e2dbe2b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000172e2dbe2b0_0, 0, 1;
    %vpi_call 2 33 "$display", "%3d %4d %4d %5d %5d %5d %5d", v00000172e2dbe030_0, v00000172e2d5c060_0, v00000172e2d5c100_0, v00000172e2dbe210_0, v00000172e2dbddb0_0, v00000172e2dbdc70_0, v00000172e2dbe710_0 {0 0 0};
    %load/vec4 v00000172e2d64090_0;
    %addi 1, 0, 32;
    %store/vec4 v00000172e2d64090_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mini_cpu_interactive_tb.v";
    "mini_cpu.v";
