Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\mario\MyMC14495.v" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "D:\mario\dispsync.v" into library work
Parsing module <dispsync>.
Analyzing Verilog file "D:\mario\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "D:\mario\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "D:\mario\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\title_rom.v" into library work
Parsing module <title_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\pipe_head_rom.v" into library work
Parsing module <pipe_head_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\pipe_body_rom.v" into library work
Parsing module <pipe_body_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\mode_rom.v" into library work
Parsing module <mode_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\mario_up_rom.v" into library work
Parsing module <mario_up_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\mario_rom.v" into library work
Parsing module <mario_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\coin_rom.v" into library work
Parsing module <coin_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\back_rom.v" into library work
Parsing module <back_rom>.
Analyzing Verilog file "D:\mario\DispNum.v" into library work
Parsing module <DispNum>.
Analyzing Verilog file "D:\mario\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\mario\clk_100ms.v" into library work
Parsing module <clk_100ms>.
Analyzing Verilog file "D:\mario\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "D:\mario\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "D:\mario\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\mario\top.v" Line 21: Port mode is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\mario\top.v" Line 33: Port coin is not connected to this instance

Elaborating module <top>.

Elaborating module <control>.

Elaborating module <clk_div>.

Elaborating module <pbdebounce>.

Elaborating module <clk_100ms>.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 84: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 94: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 95: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 96: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 97: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 98: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 110: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:295 - "D:\mario\control.v" Line 111: case condition never applies
WARNING:HDLCompiler:295 - "D:\mario\control.v" Line 112: case condition never applies
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 117: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:295 - "D:\mario\control.v" Line 118: case condition never applies
WARNING:HDLCompiler:295 - "D:\mario\control.v" Line 119: case condition never applies
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 132: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 135: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 136: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 143: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 144: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 145: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 146: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 150: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 154: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 155: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 160: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 163: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 167: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 170: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 180: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 184: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 188: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 195: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "D:\mario\top.v" Line 25: Assignment to coin ignored, since the identifier is never used

Elaborating module <display>.
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 29: Using initial value of clr since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 35: Using initial value of back_width since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 36: Using initial value of character_width since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 37: Using initial value of pipes_width since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 38: Using initial value of coin_width since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 39: Using initial value of ignore since it is never assigned

Elaborating module <DispNum>.

Elaborating module <clkdiv>.

Elaborating module <dispsync>.

Elaborating module <MyMC14495>.

Elaborating module <INV>.

Elaborating module <back_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\back_rom.v" Line 39: Empty module <back_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 59: Size mismatch in connection of port <a>. Formal port size is 13-bit while actual signal size is 32-bit.

Elaborating module <mario_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\mario_rom.v" Line 39: Empty module <mario_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 67: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <mario_up_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\mario_up_rom.v" Line 39: Empty module <mario_up_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 71: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <pipe_head_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\pipe_head_rom.v" Line 39: Empty module <pipe_head_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 79: Size mismatch in connection of port <a>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <pipe_body_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\pipe_body_rom.v" Line 39: Empty module <pipe_body_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 86: Size mismatch in connection of port <a>. Formal port size is 6-bit while actual signal size is 10-bit.

Elaborating module <coin_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\coin_rom.v" Line 39: Empty module <coin_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 90: Size mismatch in connection of port <a>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <title_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\title_rom.v" Line 39: Empty module <title_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 94: Size mismatch in connection of port <a>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <mode_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\mode_rom.v" Line 39: Empty module <mode_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 98: Size mismatch in connection of port <a>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:552 - "D:\mario\top.v" Line 21: Input port mode is not connected on this instance
WARNING:HDLCompiler:552 - "D:\mario\top.v" Line 33: Input port coin[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\mario\top.v".
WARNING:Xst:2898 - Port 'mode', unconnected in block instance 'control', is tied to GND.
WARNING:Xst:2898 - Port 'pipe_up', unconnected in block instance 'control', is tied to GND.
WARNING:Xst:2898 - Port 'pipe_down', unconnected in block instance 'control', is tied to GND.
WARNING:Xst:2898 - Port 'coin', unconnected in block instance 'display', is tied to GND.
INFO:Xst:3210 - "D:\mario\top.v" line 21: Output port <coin> of the instance <control> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.
WARNING:Xst:2972 - "D:\mario\control.v" line 58. All outputs of instance <m3> of block <pbdebounce> are unconnected in block <control>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\mario\control.v" line 63. All outputs of instance <m4> of block <pbdebounce> are unconnected in block <control>. Underlying logic will be removed.

Synthesizing Unit <control>.
    Related source file is "D:\mario\control.v".
WARNING:Xst:653 - Signal <coin<30:20>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <pipe1_x>.
    Found 10-bit register for signal <pipe2_x>.
    Found 10-bit register for signal <pipe3_x>.
    Found 16-bit register for signal <score>.
    Found 16-bit register for signal <bird_flying>.
    Found 2-bit register for signal <status>.
    Found 1-bit register for signal <bird_y<6>>.
    Found 1-bit register for signal <bird_y<5>>.
    Found 1-bit register for signal <bird_y<4>>.
    Found 1-bit register for signal <cnt>.
    Found 1-bit register for signal <coin<31>>.
    Found 1-bit register for signal <bird_y<7>>.
    Found 1-bit register for signal <bird_y<15>>.
    Found 1-bit register for signal <bird_y<14>>.
    Found 1-bit register for signal <bird_y<13>>.
    Found 1-bit register for signal <bird_y<12>>.
    Found 1-bit register for signal <bird_y<11>>.
    Found 1-bit register for signal <bird_y<10>>.
    Found 1-bit register for signal <bird_y<9>>.
    Found 1-bit register for signal <bird_y<8>>.
    Found 1-bit register for signal <bird_y<3>>.
    Found 1-bit register for signal <bird_y<2>>.
    Found 1-bit register for signal <bird_y<1>>.
    Found 1-bit register for signal <bird_y<0>>.
    Found 1-bit register for signal <pass1>.
    Found 1-bit register for signal <pass2>.
    Found 1-bit register for signal <pass3>.
    Found 1-bit register for signal <bird_falltime>.
    Found 1-bit register for signal <longpress>.
    Found 1-bit register for signal <fail>.
    Found 1-bit register for signal <coin_19>.
    Found 1-bit register for signal <coin_18>.
    Found 1-bit register for signal <coin_17>.
    Found 1-bit register for signal <coin_16>.
    Found 1-bit register for signal <coin_15>.
    Found 1-bit register for signal <coin_14>.
    Found 1-bit register for signal <coin_13>.
    Found 1-bit register for signal <coin_12>.
    Found 1-bit register for signal <coin_11>.
    Found 1-bit register for signal <coin_10>.
    Found 1-bit register for signal <coin_9>.
    Found 1-bit register for signal <coin_8>.
    Found 1-bit register for signal <coin_7>.
    Found 1-bit register for signal <coin_6>.
    Found 1-bit register for signal <coin_5>.
    Found 1-bit register for signal <coin_4>.
    Found 1-bit register for signal <coin_3>.
    Found 1-bit register for signal <coin_2>.
    Found 1-bit register for signal <coin_1>.
    Found 1-bit register for signal <coin_0>.
    Found 1-bit register for signal <pipe1_y<9>>.
    Found 1-bit register for signal <pipe1_y<8>>.
    Found 1-bit register for signal <pipe1_y<7>>.
    Found 1-bit register for signal <pipe1_y<6>>.
    Found 1-bit register for signal <pipe1_y<5>>.
    Found 1-bit register for signal <pipe1_y<4>>.
    Found 1-bit register for signal <pipe1_y<3>>.
    Found 1-bit register for signal <pipe1_y<2>>.
    Found 1-bit register for signal <pipe1_y<1>>.
    Found 1-bit register for signal <pipe1_y<0>>.
    Found 1-bit register for signal <pipe2_y<9>>.
    Found 1-bit register for signal <pipe2_y<8>>.
    Found 1-bit register for signal <pipe2_y<7>>.
    Found 1-bit register for signal <pipe2_y<6>>.
    Found 1-bit register for signal <pipe2_y<5>>.
    Found 1-bit register for signal <pipe2_y<4>>.
    Found 1-bit register for signal <pipe2_y<3>>.
    Found 1-bit register for signal <pipe2_y<2>>.
    Found 1-bit register for signal <pipe2_y<1>>.
    Found 1-bit register for signal <pipe2_y<0>>.
    Found 1-bit register for signal <pipe3_y<9>>.
    Found 1-bit register for signal <pipe3_y<8>>.
    Found 1-bit register for signal <pipe3_y<7>>.
    Found 1-bit register for signal <pipe3_y<6>>.
    Found 1-bit register for signal <pipe3_y<5>>.
    Found 1-bit register for signal <pipe3_y<4>>.
    Found 1-bit register for signal <pipe3_y<3>>.
    Found 1-bit register for signal <pipe3_y<2>>.
    Found 1-bit register for signal <pipe3_y<1>>.
    Found 1-bit register for signal <pipe3_y<0>>.
    Found 1-bit register for signal <gap1<7>>.
    Found 1-bit register for signal <gap1<6>>.
    Found 1-bit register for signal <gap1<5>>.
    Found 1-bit register for signal <gap1<4>>.
    Found 1-bit register for signal <gap1<3>>.
    Found 1-bit register for signal <gap1<2>>.
    Found 1-bit register for signal <gap1<1>>.
    Found 1-bit register for signal <gap1<0>>.
    Found 1-bit register for signal <gap2<7>>.
    Found 1-bit register for signal <gap2<6>>.
    Found 1-bit register for signal <gap2<5>>.
    Found 1-bit register for signal <gap2<4>>.
    Found 1-bit register for signal <gap2<3>>.
    Found 1-bit register for signal <gap2<2>>.
    Found 1-bit register for signal <gap2<1>>.
    Found 1-bit register for signal <gap2<0>>.
    Found 1-bit register for signal <gap3<7>>.
    Found 1-bit register for signal <gap3<6>>.
    Found 1-bit register for signal <gap3<5>>.
    Found 1-bit register for signal <gap3<4>>.
    Found 1-bit register for signal <gap3<3>>.
    Found 1-bit register for signal <gap3<2>>.
    Found 1-bit register for signal <gap3<1>>.
    Found 1-bit register for signal <gap3<0>>.
    Found 1-bit register for signal <pipe1<27>>.
    Found 1-bit register for signal <pipe1<26>>.
    Found 1-bit register for signal <pipe1<25>>.
    Found 1-bit register for signal <pipe1<24>>.
    Found 1-bit register for signal <pipe1<23>>.
    Found 1-bit register for signal <pipe1<22>>.
    Found 1-bit register for signal <pipe1<21>>.
    Found 1-bit register for signal <pipe1<20>>.
    Found 1-bit register for signal <pipe1<19>>.
    Found 1-bit register for signal <pipe1<18>>.
    Found 1-bit register for signal <pipe1<17>>.
    Found 1-bit register for signal <pipe1<16>>.
    Found 1-bit register for signal <pipe1<15>>.
    Found 1-bit register for signal <pipe1<14>>.
    Found 1-bit register for signal <pipe1<13>>.
    Found 1-bit register for signal <pipe1<12>>.
    Found 1-bit register for signal <pipe1<11>>.
    Found 1-bit register for signal <pipe1<10>>.
    Found 1-bit register for signal <pipe1<9>>.
    Found 1-bit register for signal <pipe1<8>>.
    Found 1-bit register for signal <pipe1<7>>.
    Found 1-bit register for signal <pipe1<6>>.
    Found 1-bit register for signal <pipe1<5>>.
    Found 1-bit register for signal <pipe1<4>>.
    Found 1-bit register for signal <pipe1<3>>.
    Found 1-bit register for signal <pipe1<2>>.
    Found 1-bit register for signal <pipe1<1>>.
    Found 1-bit register for signal <pipe1<0>>.
    Found 1-bit register for signal <pipe3<27>>.
    Found 1-bit register for signal <pipe3<26>>.
    Found 1-bit register for signal <pipe3<25>>.
    Found 1-bit register for signal <pipe3<24>>.
    Found 1-bit register for signal <pipe3<23>>.
    Found 1-bit register for signal <pipe3<22>>.
    Found 1-bit register for signal <pipe3<21>>.
    Found 1-bit register for signal <pipe3<20>>.
    Found 1-bit register for signal <pipe3<19>>.
    Found 1-bit register for signal <pipe3<18>>.
    Found 1-bit register for signal <pipe3<17>>.
    Found 1-bit register for signal <pipe3<16>>.
    Found 1-bit register for signal <pipe3<15>>.
    Found 1-bit register for signal <pipe3<14>>.
    Found 1-bit register for signal <pipe3<13>>.
    Found 1-bit register for signal <pipe3<12>>.
    Found 1-bit register for signal <pipe3<11>>.
    Found 1-bit register for signal <pipe3<10>>.
    Found 1-bit register for signal <pipe3<9>>.
    Found 1-bit register for signal <pipe3<8>>.
    Found 1-bit register for signal <pipe3<7>>.
    Found 1-bit register for signal <pipe3<6>>.
    Found 1-bit register for signal <pipe3<5>>.
    Found 1-bit register for signal <pipe3<4>>.
    Found 1-bit register for signal <pipe3<3>>.
    Found 1-bit register for signal <pipe3<2>>.
    Found 1-bit register for signal <pipe3<1>>.
    Found 1-bit register for signal <pipe3<0>>.
    Found 1-bit register for signal <pipe2<27>>.
    Found 1-bit register for signal <pipe2<26>>.
    Found 1-bit register for signal <pipe2<25>>.
    Found 1-bit register for signal <pipe2<24>>.
    Found 1-bit register for signal <pipe2<23>>.
    Found 1-bit register for signal <pipe2<22>>.
    Found 1-bit register for signal <pipe2<21>>.
    Found 1-bit register for signal <pipe2<20>>.
    Found 1-bit register for signal <pipe2<19>>.
    Found 1-bit register for signal <pipe2<18>>.
    Found 1-bit register for signal <pipe2<17>>.
    Found 1-bit register for signal <pipe2<16>>.
    Found 1-bit register for signal <pipe2<15>>.
    Found 1-bit register for signal <pipe2<14>>.
    Found 1-bit register for signal <pipe2<13>>.
    Found 1-bit register for signal <pipe2<12>>.
    Found 1-bit register for signal <pipe2<11>>.
    Found 1-bit register for signal <pipe2<10>>.
    Found 1-bit register for signal <pipe2<9>>.
    Found 1-bit register for signal <pipe2<8>>.
    Found 1-bit register for signal <pipe2<7>>.
    Found 1-bit register for signal <pipe2<6>>.
    Found 1-bit register for signal <pipe2<5>>.
    Found 1-bit register for signal <pipe2<4>>.
    Found 1-bit register for signal <pipe2<3>>.
    Found 1-bit register for signal <pipe2<2>>.
    Found 1-bit register for signal <pipe2<1>>.
    Found 1-bit register for signal <pipe2<0>>.
INFO:Xst:1799 - State 11 is never reached in FSM <status>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 2                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_100ms (rising_edge)                        |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clk_div[31]_GND_2_o_add_19_OUT> created at line 97.
    Found 32-bit adder for signal <n0768> created at line 97.
    Found 32-bit adder for signal <clk_div[31]_GND_2_o_add_24_OUT> created at line 98.
    Found 32-bit adder for signal <n0771> created at line 98.
    Found 8-bit adder for signal <n0926> created at line 100.
    Found 8-bit adder for signal <n0928> created at line 101.
    Found 16-bit adder for signal <n0784> created at line 130.
    Found 1-bit adder for signal <bird_falltime_PWR_2_o_add_53_OUT<0>> created at line 132.
    Found 32-bit adder for signal <n0803> created at line 150.
    Found 8-bit adder for signal <n0862> created at line 151.
    Found 11-bit adder for signal <n0808> created at line 154.
    Found 32-bit adder for signal <clk_div[31]_GND_2_o_add_78_OUT> created at line 155.
    Found 32-bit adder for signal <n0812> created at line 155.
    Found 16-bit adder for signal <bird_y[15]_GND_2_o_add_106_OUT> created at line 172.
    Found 11-bit adder for signal <n0951[10:0]> created at line 172.
    Found 11-bit adder for signal <n0957[10:0]> created at line 173.
    Found 11-bit adder for signal <n0960[10:0]> created at line 174.
    Found 10-bit adder for signal <pipe1_x[9]_pipe_width[9]_add_129_OUT> created at line 179.
    Found 16-bit adder for signal <score[15]_GND_2_o_add_131_OUT> created at line 180.
    Found 10-bit adder for signal <pipe2_x[9]_pipe_width[9]_add_133_OUT> created at line 183.
    Found 10-bit adder for signal <pipe3_x[9]_pipe_width[9]_add_137_OUT> created at line 187.
    Found 11-bit adder for signal <n0973[10:0]> created at line 193.
    Found 10-bit adder for signal <coin[9]_GND_2_o_add_147_OUT> created at line 193.
    Found 16-bit adder for signal <score[15]_GND_2_o_add_151_OUT> created at line 195.
    Found 16-bit subtractor for signal <GND_2_o_GND_2_o_sub_56_OUT<15:0>> created at line 135.
    Found 16-bit subtractor for signal <GND_2_o_GND_2_o_sub_57_OUT<15:0>> created at line 136.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_62_OUT<9:0>> created at line 143.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_63_OUT<9:0>> created at line 144.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_64_OUT<9:0>> created at line 145.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_65_OUT<9:0>> created at line 146.
    Found 16-bit comparator lessequal for signal <n0033> created at line 129
    Found 10-bit comparator greater for signal <n0065> created at line 148
    Found 10-bit comparator greater for signal <n0102> created at line 158
    Found 10-bit comparator greater for signal <n0109> created at line 165
    Found 16-bit comparator lessequal for signal <n0116> created at line 172
    Found 16-bit comparator lessequal for signal <n0120> created at line 172
    Found 10-bit comparator lessequal for signal <n0123> created at line 172
    Found 10-bit comparator lessequal for signal <n0127> created at line 172
    Found 16-bit comparator lessequal for signal <n0130> created at line 173
    Found 16-bit comparator lessequal for signal <n0133> created at line 173
    Found 10-bit comparator lessequal for signal <n0136> created at line 173
    Found 10-bit comparator lessequal for signal <n0139> created at line 173
    Found 16-bit comparator lessequal for signal <n0143> created at line 174
    Found 16-bit comparator lessequal for signal <n0146> created at line 174
    Found 10-bit comparator lessequal for signal <n0149> created at line 174
    Found 10-bit comparator lessequal for signal <n0152> created at line 174
    Found 10-bit comparator lessequal for signal <n0159> created at line 179
    Found 10-bit comparator lessequal for signal <n0167> created at line 183
    Found 10-bit comparator lessequal for signal <n0174> created at line 187
    Found 16-bit comparator lessequal for signal <n0189> created at line 193
    Found 16-bit comparator lessequal for signal <n0191> created at line 193
    Found 10-bit comparator lessequal for signal <n0195> created at line 193
    Found 10-bit comparator lessequal for signal <n0198> created at line 193
    WARNING:Xst:2404 -  FFs/Latches <pipe1<31:28>> (without init value) have a constant value of 0 in block <control>.
    WARNING:Xst:2404 -  FFs/Latches <pipe3<31:28>> (without init value) have a constant value of 0 in block <control>.
    WARNING:Xst:2404 -  FFs/Latches <pipe2<31:28>> (without init value) have a constant value of 0 in block <control>.
    Summary:
	inferred  29 Adder/Subtractor(s).
	inferred 243 D-type flip-flop(s).
	inferred  23 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\mario\clk_div.v".
    Found 32-bit register for signal <clk_div>.
    Found 32-bit adder for signal <clk_div[31]_GND_3_o_add_0_OUT> created at line 14.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "D:\mario\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clk_100ms>.
    Related source file is "D:\mario\clk_100ms.v".
    Found 1-bit register for signal <clk_100ms>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_5_o_add_2_OUT> created at line 8.
    Found 32-bit comparator greater for signal <cnt[31]_GND_5_o_LessThan_2_o> created at line 7
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_100ms> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_7_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_7_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_7_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_7_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_7_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_7_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_7_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_7_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_7_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_7_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_7_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_7_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_7_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_7_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_7_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_7_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_7_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_7_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_7_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_7_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_7_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_7_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_7_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_7_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_7_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_7_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_7_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_7_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_7_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_7_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_7_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_7_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <mod_32u_6u>.
    Related source file is "".
    Found 38-bit adder for signal <n2423> created at line 0.
    Found 38-bit adder for signal <GND_8_o_b[5]_add_1_OUT> created at line 0.
    Found 37-bit adder for signal <n2427> created at line 0.
    Found 37-bit adder for signal <GND_8_o_b[5]_add_3_OUT> created at line 0.
    Found 36-bit adder for signal <n2431> created at line 0.
    Found 36-bit adder for signal <GND_8_o_b[5]_add_5_OUT> created at line 0.
    Found 35-bit adder for signal <n2435> created at line 0.
    Found 35-bit adder for signal <GND_8_o_b[5]_add_7_OUT> created at line 0.
    Found 34-bit adder for signal <n2439> created at line 0.
    Found 34-bit adder for signal <GND_8_o_b[5]_add_9_OUT> created at line 0.
    Found 33-bit adder for signal <n2443> created at line 0.
    Found 33-bit adder for signal <GND_8_o_b[5]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2447> created at line 0.
    Found 32-bit adder for signal <a[31]_b[5]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2451> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2455> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2459> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2463> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2467> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2471> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2475> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2479> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2483> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2487> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2491> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2495> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2499> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2503> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2507> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2511> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2515> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2519> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2523> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2527> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2531> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2535> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2539> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2543> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2547> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2551> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_65_OUT> created at line 0.
    Found 38-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_6u> synthesized.

Synthesizing Unit <div_16u_7u>.
    Related source file is "".
    Found 23-bit adder for signal <GND_9_o_b[6]_add_1_OUT> created at line 0.
    Found 22-bit adder for signal <GND_9_o_b[6]_add_3_OUT> created at line 0.
    Found 21-bit adder for signal <GND_9_o_b[6]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <GND_9_o_b[6]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <GND_9_o_b[6]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <GND_9_o_b[6]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <GND_9_o_b[6]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[6]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_9_o_add_31_OUT[15:0]> created at line 0.
    Found 23-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_7u> synthesized.

Synthesizing Unit <mod_32u_5u>.
    Related source file is "".
    Found 37-bit adder for signal <GND_6_o_b[4]_add_1_OUT> created at line 0.
    Found 36-bit adder for signal <GND_6_o_b[4]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <GND_6_o_b[4]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <GND_6_o_b[4]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <GND_6_o_b[4]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_65_OUT> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_5u> synthesized.

Synthesizing Unit <display>.
    Related source file is "D:\mario\display.v".
WARNING:Xst:647 - Input <mario<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_1<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_2<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_3<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coin<30:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <coin_status>.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_8_OUT> created at line 67.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_9_OUT> created at line 67.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_17_OUT> created at line 80.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_22_OUT> created at line 80.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_25_OUT> created at line 81.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_32_OUT> created at line 94.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_35_OUT> created at line 94.
    Found 11-bit subtractor for signal <n0196> created at line 98.
    Found 11-bit subtractor for signal <n0198> created at line 98.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_67_OUT> created at line 125.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_70_OUT> created at line 126.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_73_OUT> created at line 127.
    Found 11-bit subtractor for signal <GND_11_o_GND_11_o_sub_95_OUT> created at line 132.
    Found 13-bit subtractor for signal <GND_11_o_GND_11_o_sub_99_OUT> created at line 132.
    Found 23-bit adder for signal <n0175> created at line 59.
    Found 32-bit adder for signal <n0178> created at line 67.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_17_OUT> created at line 80.
    Found 32-bit adder for signal <n0185> created at line 79.
    Found 32-bit adder for signal <n0318> created at line 90.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_29_OUT> created at line 90.
    Found 32-bit adder for signal <n0195> created at line 94.
    Found 32-bit adder for signal <n0199> created at line 98.
    Found 32-bit adder for signal <coin_status[31]_GND_11_o_add_42_OUT> created at line 117.
    Found 11-bit adder for signal <n0339[10:0]> created at line 132.
    Found 12-bit adder for signal <n0341[11:0]> created at line 132.
    Found 11-bit adder for signal <n0296> created at line 133.
    Found 6-bit subtractor for signal <x[9]_pipe_address[9]_sub_27_OUT<5:0>> created at line 86.
    Found 32-bit adder for signal <_n0359> created at line 131.
    Found 32-bit subtractor for signal <_n0360> created at line 131.
    Found 32-bit adder for signal <GND_11_o_GND_11_o_add_90_OUT> created at line 131.
    Found 10x6-bit multiplier for signal <y[9]_PWR_14_o_MuLt_1_OUT> created at line 59.
    Found 16x7-bit multiplier for signal <n0304> created at line 59.
    Found 10x7-bit multiplier for signal <x[9]_PWR_14_o_MuLt_4_OUT> created at line 59.
    Found 32x6-bit multiplier for signal <n0183> created at line 79.
    Found 32x8-bit multiplier for signal <n0192> created at line 94.
    Found 31x7-bit multiplier for signal <n0197> created at line 98.
    Found 10-bit comparator lessequal for signal <n0035> created at line 121
    Found 10-bit comparator lessequal for signal <n0037> created at line 121
    Found 10-bit comparator lessequal for signal <n0040> created at line 121
    Found 10-bit comparator lessequal for signal <n0042> created at line 121
    Found 10-bit comparator lessequal for signal <n0053> created at line 123
    Found 10-bit comparator lessequal for signal <n0055> created at line 123
    Found 10-bit comparator lessequal for signal <n0058> created at line 123
    Found 10-bit comparator lessequal for signal <n0060> created at line 123
    Found 10-bit comparator lessequal for signal <n0065> created at line 123
    Found 10-bit comparator lessequal for signal <n0067> created at line 123
    Found 32-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_68_o> created at line 125
    Found 32-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_71_o> created at line 126
    Found 32-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_74_o> created at line 127
    Found 32-bit comparator greater for signal <n0083> created at line 130
    Found 10-bit comparator greater for signal <y[9]_pipe_height[9]_LessThan_81_o> created at line 130
    Found 32-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_92_o> created at line 131
    Found 32-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_100_o> created at line 132
    Found 10-bit comparator lessequal for signal <n0107> created at line 133
    Found 10-bit comparator greater for signal <x[9]_GND_11_o_LessThan_104_o> created at line 133
    Found 10-bit comparator lessequal for signal <n0111> created at line 133
    Found 11-bit comparator greater for signal <GND_11_o_BUS_0021_LessThan_107_o> created at line 133
    Summary:
	inferred   6 Multiplier(s).
	inferred  29 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <DispNum>.
    Related source file is "D:\mario\DispNum.v".
    Summary:
	no macro.
Unit <DispNum> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "D:\mario\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_13_o_add_0_OUT> created at line 9.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <dispsync>.
    Related source file is "D:\mario\dispsync.v".
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 4-bit 4-to-1 multiplexer for signal <Hex> created at line 12.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <dispsync> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "D:\mario\MyMC14495.v".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <div_16u_9u>.
    Related source file is "".
    Found 25-bit adder for signal <GND_19_o_b[8]_add_1_OUT> created at line 0.
    Found 24-bit adder for signal <GND_19_o_b[8]_add_3_OUT> created at line 0.
    Found 23-bit adder for signal <GND_19_o_b[8]_add_5_OUT> created at line 0.
    Found 22-bit adder for signal <GND_19_o_b[8]_add_7_OUT> created at line 0.
    Found 21-bit adder for signal <GND_19_o_b[8]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <GND_19_o_b[8]_add_11_OUT> created at line 0.
    Found 19-bit adder for signal <GND_19_o_b[8]_add_13_OUT> created at line 0.
    Found 18-bit adder for signal <GND_19_o_b[8]_add_15_OUT> created at line 0.
    Found 17-bit adder for signal <GND_19_o_b[8]_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[8]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_19_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_19_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_19_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_19_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_19_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_19_o_add_31_OUT[15:0]> created at line 0.
    Found 25-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_9u> synthesized.

Synthesizing Unit <div_17u_10u>.
    Related source file is "".
    Found 27-bit adder for signal <GND_22_o_b[9]_add_1_OUT> created at line 0.
    Found 26-bit adder for signal <GND_22_o_b[9]_add_3_OUT> created at line 0.
    Found 25-bit adder for signal <GND_22_o_b[9]_add_5_OUT> created at line 0.
    Found 24-bit adder for signal <GND_22_o_b[9]_add_7_OUT> created at line 0.
    Found 23-bit adder for signal <GND_22_o_b[9]_add_9_OUT> created at line 0.
    Found 22-bit adder for signal <GND_22_o_b[9]_add_11_OUT> created at line 0.
    Found 21-bit adder for signal <GND_22_o_b[9]_add_13_OUT> created at line 0.
    Found 20-bit adder for signal <GND_22_o_b[9]_add_15_OUT> created at line 0.
    Found 19-bit adder for signal <GND_22_o_b[9]_add_17_OUT> created at line 0.
    Found 18-bit adder for signal <GND_22_o_b[9]_add_19_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_b[9]_add_21_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_22_o_add_23_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_22_o_add_25_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_22_o_add_27_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_22_o_add_29_OUT[16:0]> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_22_o_add_31_OUT[16:0]> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_22_o_add_33_OUT[16:0]> created at line 0.
    Found 27-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0018> created at line 0
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_17u_10u> synthesized.

Synthesizing Unit <div_32u_2u>.
    Related source file is "".
    Found 34-bit adder for signal <n2387> created at line 0.
    Found 34-bit adder for signal <GND_30_o_b[1]_add_1_OUT> created at line 0.
    Found 33-bit adder for signal <n2391> created at line 0.
    Found 33-bit adder for signal <GND_30_o_b[1]_add_3_OUT> created at line 0.
    Found 32-bit adder for signal <n2395> created at line 0.
    Found 32-bit adder for signal <a[31]_b[1]_add_5_OUT> created at line 0.
    Found 32-bit adder for signal <n2399> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <n2403> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n2407> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2411> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2415> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2419> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2423> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2427> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2431> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2435> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2439> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2443> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2447> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2451> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2455> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2459> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2463> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2467> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2471> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2475> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2479> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2483> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2487> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2491> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2495> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2499> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2503> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2507> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2511> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_30_o_add_63_OUT[31:0]> created at line 0.
    Found 34-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_2u> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "D:\mario\vga_sync.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 62.
    Found 10-bit adder for signal <h_count[9]_GND_34_o_add_2_OUT> created at line 40.
    Found 10-bit adder for signal <v_count[9]_GND_34_o_add_8_OUT> created at line 56.
    Found 9-bit subtractor for signal <row<8:0>> created at line 61.
    Found 10-bit comparator greater for signal <h_sync> created at line 63
    Found 10-bit comparator greater for signal <v_sync> created at line 64
    Found 10-bit comparator greater for signal <GND_34_o_h_count[9]_LessThan_17_o> created at line 65
    Found 10-bit comparator greater for signal <h_count[9]_PWR_32_o_LessThan_18_o> created at line 66
    Found 10-bit comparator greater for signal <GND_34_o_v_count[9]_LessThan_19_o> created at line 67
    Found 10-bit comparator greater for signal <v_count[9]_PWR_32_o_LessThan_20_o> created at line 68
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 6
 10x6-bit multiplier                                   : 1
 10x7-bit multiplier                                   : 1
 16x7-bit multiplier                                   : 1
 31x7-bit multiplier                                   : 1
 32x6-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 738
 1-bit adder                                           : 1
 10-bit adder                                          : 6
 10-bit subtractor                                     : 5
 11-bit adder                                          : 7
 11-bit subtractor                                     : 12
 12-bit adder                                          : 1
 13-bit subtractor                                     : 1
 16-bit adder                                          : 19
 16-bit subtractor                                     : 2
 17-bit adder                                          : 9
 18-bit adder                                          : 3
 19-bit adder                                          : 3
 20-bit adder                                          : 3
 21-bit adder                                          : 3
 22-bit adder                                          : 3
 23-bit adder                                          : 4
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 338
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 19
 34-bit adder                                          : 19
 35-bit adder                                          : 15
 36-bit adder                                          : 15
 37-bit adder                                          : 15
 38-bit adder                                          : 14
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 8
 58-bit adder                                          : 8
 59-bit adder                                          : 8
 6-bit subtractor                                      : 1
 60-bit adder                                          : 8
 61-bit adder                                          : 8
 62-bit adder                                          : 8
 63-bit adder                                          : 8
 64-bit adder                                          : 8
 8-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 204
 1-bit register                                        : 186
 10-bit register                                       : 6
 16-bit register                                       : 2
 32-bit register                                       : 5
 4-bit register                                        : 3
 7-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 433
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 23
 11-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 27
 17-bit comparator lessequal                           : 10
 18-bit comparator lessequal                           : 3
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 175
 33-bit comparator lessequal                           : 10
 34-bit comparator lessequal                           : 10
 35-bit comparator lessequal                           : 8
 36-bit comparator lessequal                           : 8
 37-bit comparator lessequal                           : 8
 38-bit comparator lessequal                           : 7
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 4
 58-bit comparator lessequal                           : 4
 59-bit comparator lessequal                           : 4
 60-bit comparator lessequal                           : 4
 61-bit comparator lessequal                           : 4
 62-bit comparator lessequal                           : 4
 63-bit comparator lessequal                           : 4
 64-bit comparator lessequal                           : 4
# Multiplexers                                         : 10645
 1-bit 2-to-1 multiplexer                              : 10592
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 9
 17-bit 2-to-1 multiplexer                             : 3
 29-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 4
 12-bit xor2                                           : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/pipe_body_rom.ngc>.
Reading core <ipcore_dir/mario_rom.ngc>.
Reading core <ipcore_dir/mario_up_rom.ngc>.
Reading core <ipcore_dir/coin_rom.ngc>.
Reading core <ipcore_dir/pipe_head_rom.ngc>.
Reading core <ipcore_dir/back_rom.ngc>.
Reading core <ipcore_dir/title_rom.ngc>.
Reading core <ipcore_dir/mode_rom.ngc>.
Loading core <pipe_body_rom> for timing and area information for instance <d_5>.
Loading core <mario_rom> for timing and area information for instance <d_3>.
Loading core <mario_up_rom> for timing and area information for instance <d_6>.
Loading core <coin_rom> for timing and area information for instance <d_7>.
Loading core <pipe_head_rom> for timing and area information for instance <d_4>.
Loading core <back_rom> for timing and area information for instance <d_2>.
Loading core <title_rom> for timing and area information for instance <d_8>.
Loading core <mode_rom> for timing and area information for instance <d_9>.

Synthesizing (advanced) Unit <clk_100ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_100ms> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
The following registers are absorbed into accumulator <score>: 1 register on signal <score>.
The following registers are absorbed into counter <bird_flying>: 1 register on signal <bird_flying>.
The following registers are absorbed into counter <bird_falltime>: 1 register on signal <bird_falltime>.
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <coin_status>: 1 register on signal <coin_status>.
	Multiplier <Mmult_n0304> in block <display> and adder/subtractor <Madd_n0175_Madd> in block <display> are combined into a MAC<Maddsub_n0304>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <dispsync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <dispsync> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 16x7-to-13-bit MAC                                    : 1
# Multipliers                                          : 5
 10x6-bit multiplier                                   : 1
 10x7-bit multiplier                                   : 1
 31x7-bit multiplier                                   : 1
 32x6-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 432
 10-bit adder                                          : 11
 10-bit subtractor                                     : 5
 11-bit adder                                          : 7
 11-bit subtractor                                     : 10
 12-bit adder                                          : 3
 13-bit subtractor                                     : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 33
 16-bit subtractor                                     : 1
 17-bit adder                                          : 17
 32-bit adder                                          : 37
 32-bit adder carry in                                 : 292
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit adder carry in                                  : 3
 6-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Counters                                             : 9
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 16-bit down counter                                   : 1
 32-bit up counter                                     : 5
# Accumulators                                         : 1
 16-bit up accumulator                                 : 1
# Registers                                            : 253
 Flip-Flops                                            : 253
# Comparators                                          : 433
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 23
 11-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 27
 17-bit comparator lessequal                           : 10
 18-bit comparator lessequal                           : 3
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 175
 33-bit comparator lessequal                           : 10
 34-bit comparator lessequal                           : 10
 35-bit comparator lessequal                           : 8
 36-bit comparator lessequal                           : 8
 37-bit comparator lessequal                           : 8
 38-bit comparator lessequal                           : 7
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 4
 58-bit comparator lessequal                           : 4
 59-bit comparator lessequal                           : 4
 60-bit comparator lessequal                           : 4
 61-bit comparator lessequal                           : 4
 62-bit comparator lessequal                           : 4
 63-bit comparator lessequal                           : 4
 64-bit comparator lessequal                           : 4
# Multiplexers                                         : 10643
 1-bit 2-to-1 multiplexer                              : 10591
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 8
 17-bit 2-to-1 multiplexer                             : 3
 29-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 4
 12-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <control/FSM_0> on signal <status[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 00    | 00
 11    | unreached
-------------------
INFO:Xst:2146 - In block <display>, Counter <d_0/d0/clkdiv> <d_1/clkdiv> are equivalent, XST will keep only <d_0/d0/clkdiv>.
WARNING:Xst:2677 - Node <Mmult_n01971> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <Mmult_n01921> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <Mmult_n01831> of sequential type is unconnected in block <display>.
WARNING:Xst:1710 - FF/Latch <pipe1_x_0> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe2_x_0> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe3_x_0> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pipe1_10> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pipe3_10> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pipe2_10> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_23> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_24> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_25> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_26> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_27> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_28> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_29> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_30> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_0/d0/clkdiv_31> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_6> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_7> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_8> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_9> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_10> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_11> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_12> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_13> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_14> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_15> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_16> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_17> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_18> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_19> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_20> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_21> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_22> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_23> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_24> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_25> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_26> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_27> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_28> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_29> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_30> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <coin_status_31> of sequential type is unconnected in block <display>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    pipe2_9 in unit <control>
    pipe2_27 in unit <control>
    pipe3_9 in unit <control>
    pipe3_27 in unit <control>
    pipe1_9 in unit <control>
    pipe1_27 in unit <control>
    coin_10 in unit <control>
    coin_11 in unit <control>
    coin_12 in unit <control>
    coin_13 in unit <control>
    coin_14 in unit <control>
    coin_15 in unit <control>
    coin_16 in unit <control>
    coin_17 in unit <control>
    coin_18 in unit <control>
    coin_19 in unit <control>
    gap3_7 in unit <control>
    gap2_7 in unit <control>
    gap1_7 in unit <control>
    pipe3_y_9 in unit <control>
    pipe2_y_9 in unit <control>
    pipe1_y_9 in unit <control>
    coin_0 in unit <control>
    coin_1 in unit <control>
    coin_2 in unit <control>
    coin_3 in unit <control>
    coin_4 in unit <control>
    coin_5 in unit <control>
    coin_6 in unit <control>
    pipe2_11 in unit <control>
    pipe2_12 in unit <control>
    pipe2_13 in unit <control>
    pipe2_14 in unit <control>
    pipe2_15 in unit <control>
    pipe2_16 in unit <control>
    pipe2_17 in unit <control>
    pipe2_19 in unit <control>
    pipe2_18 in unit <control>
    pipe3_11 in unit <control>
    pipe3_12 in unit <control>
    pipe3_13 in unit <control>
    pipe3_14 in unit <control>
    pipe3_15 in unit <control>
    pipe3_16 in unit <control>
    pipe3_17 in unit <control>
    pipe3_18 in unit <control>
    pipe3_19 in unit <control>
    pipe1_11 in unit <control>
    pipe1_12 in unit <control>
    pipe1_13 in unit <control>
    pipe1_14 in unit <control>
    pipe1_15 in unit <control>
    pipe1_16 in unit <control>
    pipe1_17 in unit <control>
    pipe1_18 in unit <control>
    pipe1_19 in unit <control>
    pipe2_0 in unit <control>
    pipe2_1 in unit <control>
    pipe2_2 in unit <control>
    pipe2_4 in unit <control>
    pipe2_5 in unit <control>
    pipe2_3 in unit <control>
    pipe2_6 in unit <control>
    pipe2_7 in unit <control>
    pipe2_8 in unit <control>
    pipe2_20 in unit <control>
    pipe2_21 in unit <control>
    pipe2_22 in unit <control>
    pipe2_23 in unit <control>
    pipe2_24 in unit <control>
    pipe2_25 in unit <control>
    pipe2_26 in unit <control>
    pipe3_0 in unit <control>
    pipe3_1 in unit <control>
    pipe3_2 in unit <control>
    pipe3_3 in unit <control>
    pipe3_4 in unit <control>
    pipe3_5 in unit <control>
    pipe3_6 in unit <control>
    pipe3_7 in unit <control>
    pipe3_8 in unit <control>
    pipe3_20 in unit <control>
    pipe3_22 in unit <control>
    pipe3_23 in unit <control>
    pipe3_21 in unit <control>
    pipe3_24 in unit <control>
    pipe3_25 in unit <control>
    pipe3_26 in unit <control>
    pipe1_0 in unit <control>
    pipe1_1 in unit <control>
    pipe1_2 in unit <control>
    pipe1_3 in unit <control>
    pipe1_4 in unit <control>
    pipe1_5 in unit <control>
    pipe1_6 in unit <control>
    pipe1_7 in unit <control>
    pipe1_8 in unit <control>
    pipe1_20 in unit <control>
    pipe1_21 in unit <control>
    pipe1_22 in unit <control>
    pipe1_24 in unit <control>
    pipe1_25 in unit <control>
    pipe1_23 in unit <control>
    pipe1_26 in unit <control>
    gap3_0 in unit <control>
    gap3_1 in unit <control>
    gap3_2 in unit <control>
    gap3_3 in unit <control>
    gap3_4 in unit <control>
    gap3_5 in unit <control>
    gap3_6 in unit <control>
    gap2_0 in unit <control>
    gap2_1 in unit <control>
    gap2_2 in unit <control>
    gap2_3 in unit <control>
    gap2_4 in unit <control>
    gap2_5 in unit <control>
    gap2_6 in unit <control>
    gap1_0 in unit <control>
    gap1_1 in unit <control>
    gap1_2 in unit <control>
    gap1_3 in unit <control>
    gap1_4 in unit <control>
    gap1_5 in unit <control>
    gap1_6 in unit <control>
    pipe3_y_0 in unit <control>
    pipe3_y_1 in unit <control>
    pipe3_y_3 in unit <control>
    pipe3_y_4 in unit <control>
    pipe3_y_2 in unit <control>
    pipe3_y_5 in unit <control>
    pipe3_y_6 in unit <control>
    pipe3_y_7 in unit <control>
    pipe3_y_8 in unit <control>
    pipe2_y_0 in unit <control>
    pipe2_y_1 in unit <control>
    pipe2_y_2 in unit <control>
    pipe2_y_3 in unit <control>
    pipe2_y_4 in unit <control>
    pipe2_y_5 in unit <control>
    pipe2_y_6 in unit <control>
    pipe2_y_8 in unit <control>
    pipe2_y_7 in unit <control>
    pipe1_y_0 in unit <control>
    pipe1_y_1 in unit <control>
    pipe1_y_2 in unit <control>
    pipe1_y_3 in unit <control>
    pipe1_y_4 in unit <control>
    pipe1_y_5 in unit <control>
    pipe1_y_6 in unit <control>
    pipe1_y_7 in unit <control>
    pipe1_y_8 in unit <control>


Optimizing unit <top> ...

Optimizing unit <control> ...

Optimizing unit <pbdebounce> ...

Optimizing unit <mod_32u_5u> ...

Optimizing unit <div_16u_7u> ...

Optimizing unit <display> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <vga_sync> ...

Optimizing unit <div_17u_10u> ...

Optimizing unit <div_16u_9u> ...
WARNING:Xst:1710 - FF/Latch <control/bird_flying_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control/bird_flying_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control/bird_flying_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <control/pipe2_y_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/gap2_0> 
INFO:Xst:2261 - The FF/Latch <control/pipe3_y_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/gap3_0> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_0> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_1> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_2> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_3> 
INFO:Xst:2261 - The FF/Latch <control/coin_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/gap1_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <control/pipe3_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/pipe3_20> 
INFO:Xst:2261 - The FF/Latch <control/pipe2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/pipe2_20> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 16.
FlipFlop display/vga_sync/col_addr_4 has been replicated 1 time(s)
FlipFlop display/vga_sync/col_addr_5 has been replicated 1 time(s)
FlipFlop display/vga_sync/col_addr_7 has been replicated 1 time(s)
FlipFlop display/vga_sync/col_addr_8 has been replicated 1 time(s)
FlipFlop display/vga_sync/col_addr_9 has been replicated 1 time(s)
FlipFlop display/vga_sync/h_count_0 has been replicated 1 time(s)
FlipFlop display/vga_sync/h_count_1 has been replicated 1 time(s)
FlipFlop display/vga_sync/h_count_2 has been replicated 1 time(s)
FlipFlop display/vga_sync/h_count_3 has been replicated 1 time(s)
FlipFlop display/vga_sync/row_addr_3 has been replicated 4 time(s)
FlipFlop display/vga_sync/row_addr_4 has been replicated 4 time(s)
FlipFlop display/vga_sync/row_addr_5 has been replicated 3 time(s)
FlipFlop display/vga_sync/row_addr_6 has been replicated 3 time(s)
FlipFlop display/vga_sync/row_addr_7 has been replicated 3 time(s)
FlipFlop display/vga_sync/row_addr_8 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 550
 Flip-Flops                                            : 550

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 24500
#      GND                         : 5
#      INV                         : 64
#      LUT1                        : 372
#      LUT2                        : 443
#      LUT3                        : 2541
#      LUT4                        : 1078
#      LUT5                        : 5491
#      LUT6                        : 4801
#      MUXCY                       : 4905
#      MUXF7                       : 285
#      MUXF8                       : 24
#      VCC                         : 4
#      XORCY                       : 4487
# FlipFlops/Latches                : 693
#      FD                          : 105
#      FDC                         : 131
#      FDCE                        : 77
#      FDE                         : 1
#      FDP                         : 131
#      FDPE                        : 38
#      FDR                         : 57
#      FDRE                        : 10
#      LDC                         : 143
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 2
#      OBUF                        : 27
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             693  out of  202800     0%  
 Number of Slice LUTs:                14790  out of  101400    14%  
    Number used as Logic:             14790  out of  101400    14%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15098
   Number with an unused Flip Flop:   14405  out of  15098    95%  
   Number with an unused LUT:           308  out of  15098     2%  
   Number of fully used LUT-FF pairs:   385  out of  15098     2%  
   Number of unique control sets:       450

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    400     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      4  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)         | Load  |
---------------------------------------------------------------------+-------------------------------+-------+
clk                                                                  | BUFGP                         | 79    |
control/m2/clk_100ms                                                 | BUFG                          | 377   |
control/m0/clk_div_17                                                | NONE(control/m1/pbshift_6)    | 8     |
display/d_0/d0/clkdiv_22                                             | NONE(display/coin_status_5)   | 6     |
display/d_0/d0/clkdiv_1                                              | BUFG                          | 80    |
control/rst_pipe2_y[9]_AND_266_o(control/rst_pipe2_y[9]_AND_266_o1:O)| NONE(*)(control/pipe2_9_LDC)  | 1     |
control/rst_gap2[7]_AND_230_o(control/rst_gap2[7]_AND_230_o1:O)      | NONE(*)(control/pipe2_27_LDC) | 1     |
control/rst_pipe3_y[9]_AND_322_o(control/rst_pipe3_y[9]_AND_322_o1:O)| NONE(*)(control/pipe3_9_LDC)  | 1     |
control/rst_gap3[7]_AND_286_o(control/rst_gap3[7]_AND_286_o1:O)      | NONE(*)(control/pipe3_27_LDC) | 1     |
control/rst_pipe1_y[9]_AND_210_o(control/rst_pipe1_y[9]_AND_210_o1:O)| NONE(*)(control/pipe1_9_LDC)  | 1     |
control/rst_gap1[7]_AND_174_o(control/rst_gap1[7]_AND_174_o1:O)      | NONE(*)(control/pipe1_27_LDC) | 1     |
control/rst_GND_2_o_AND_104_o(control/rst_GND_2_o_AND_104_o1:O)      | NONE(*)(control/coin_10_LDC)  | 1     |
control/rst_GND_2_o_AND_42_o(control/rst_GND_2_o_AND_42_o1:O)        | NONE(*)(control/coin_11_LDC)  | 1     |
control/rst_GND_2_o_AND_40_o(control/rst_GND_2_o_AND_40_o1:O)        | NONE(*)(control/coin_12_LDC)  | 1     |
control/rst_GND_2_o_AND_38_o(control/rst_GND_2_o_AND_38_o1:O)        | NONE(*)(control/coin_13_LDC)  | 1     |
control/rst_GND_2_o_AND_36_o(control/rst_GND_2_o_AND_36_o1:O)        | NONE(*)(control/coin_14_LDC)  | 1     |
control/rst_GND_2_o_AND_34_o(control/rst_GND_2_o_AND_34_o1:O)        | NONE(*)(control/coin_15_LDC)  | 1     |
control/rst_GND_2_o_AND_32_o(control/rst_GND_2_o_AND_32_o1:O)        | NONE(*)(control/coin_16_LDC)  | 1     |
control/rst_GND_2_o_AND_30_o(control/rst_GND_2_o_AND_30_o1:O)        | NONE(*)(control/coin_17_LDC)  | 1     |
control/rst_GND_2_o_AND_28_o(control/rst_GND_2_o_AND_28_o1:O)        | NONE(*)(control/coin_18_LDC)  | 1     |
control/rst_GND_2_o_AND_26_o(control/rst_GND_2_o_AND_26_o1:O)        | NONE(*)(control/coin_19_LDC)  | 1     |
control/rst_BUS_0014_AND_158_o(control/rst_BUS_0014_AND_158_o1:O)    | NONE(*)(control/gap3_7_LDC)   | 1     |
control/rst_BUS_0012_AND_142_o(control/rst_BUS_0012_AND_142_o1:O)    | NONE(*)(control/gap2_7_LDC)   | 1     |
control/rst_BUS_0010_AND_126_o(control/rst_BUS_0010_AND_126_o1:O)    | NONE(*)(control/gap1_7_LDC)   | 1     |
control/rst_GND_2_o_AND_106_o(control/rst_GND_2_o_AND_106_o1:O)      | NONE(*)(control/pipe3_y_9_LDC)| 1     |
control/rst_GND_2_o_AND_86_o(control/rst_GND_2_o_AND_86_o1:O)        | NONE(*)(control/pipe2_y_9_LDC)| 1     |
control/rst_GND_2_o_AND_66_o(control/rst_GND_2_o_AND_66_o1:O)        | NONE(*)(control/pipe1_y_9_LDC)| 1     |
control/rst_BUS_0001_AND_62_o(control/rst_BUS_0001_AND_62_o1:O)      | NONE(*)(control/coin_1_LDC)   | 1     |
control/rst_BUS_0001_AND_60_o(control/rst_BUS_0001_AND_60_o1:O)      | NONE(*)(control/coin_2_LDC)   | 1     |
control/rst_BUS_0001_AND_58_o(control/rst_BUS_0001_AND_58_o1:O)      | NONE(*)(control/coin_3_LDC)   | 1     |
control/rst_BUS_0001_AND_56_o(control/rst_BUS_0001_AND_56_o1:O)      | NONE(*)(control/coin_4_LDC)   | 1     |
control/rst_BUS_0001_AND_53_o(control/rst_BUS_0001_AND_53_o1:O)      | NONE(*)(control/coin_5_LDC)   | 1     |
control/rst_BUS_0001_AND_52_o(control/rst_BUS_0001_AND_52_o1:O)      | NONE(*)(control/coin_6_LDC)   | 1     |
control/rst_pipe2_x[1]_AND_262_o(control/rst_pipe2_x[1]_AND_262_o1:O)| NONE(*)(control/pipe2_11_LDC) | 1     |
control/rst_pipe2_x[2]_AND_260_o(control/rst_pipe2_x[2]_AND_260_o1:O)| NONE(*)(control/pipe2_12_LDC) | 1     |
control/rst_pipe2_x[3]_AND_258_o(control/rst_pipe2_x[3]_AND_258_o1:O)| NONE(*)(control/pipe2_13_LDC) | 1     |
control/rst_pipe2_x[4]_AND_256_o(control/rst_pipe2_x[4]_AND_256_o1:O)| NONE(*)(control/pipe2_14_LDC) | 1     |
control/rst_pipe2_x[5]_AND_254_o(control/rst_pipe2_x[5]_AND_254_o1:O)| NONE(*)(control/pipe2_15_LDC) | 1     |
control/rst_pipe2_x[6]_AND_252_o(control/rst_pipe2_x[6]_AND_252_o1:O)| NONE(*)(control/pipe2_16_LDC) | 1     |
control/rst_pipe2_x[7]_AND_250_o(control/rst_pipe2_x[7]_AND_250_o1:O)| NONE(*)(control/pipe2_17_LDC) | 1     |
control/rst_pipe2_x[9]_AND_246_o(control/rst_pipe2_x[9]_AND_246_o1:O)| NONE(*)(control/pipe2_19_LDC) | 1     |
control/rst_pipe2_x[8]_AND_248_o(control/rst_pipe2_x[8]_AND_248_o1:O)| NONE(*)(control/pipe2_18_LDC) | 1     |
control/rst_pipe3_x[1]_AND_318_o(control/rst_pipe3_x[1]_AND_318_o1:O)| NONE(*)(control/pipe3_11_LDC) | 1     |
control/rst_pipe3_x[2]_AND_316_o(control/rst_pipe3_x[2]_AND_316_o1:O)| NONE(*)(control/pipe3_12_LDC) | 1     |
control/rst_pipe3_x[3]_AND_314_o(control/rst_pipe3_x[3]_AND_314_o1:O)| NONE(*)(control/pipe3_13_LDC) | 1     |
control/rst_pipe3_x[4]_AND_312_o(control/rst_pipe3_x[4]_AND_312_o1:O)| NONE(*)(control/pipe3_14_LDC) | 1     |
control/rst_pipe3_x[5]_AND_310_o(control/rst_pipe3_x[5]_AND_310_o1:O)| NONE(*)(control/pipe3_15_LDC) | 1     |
control/rst_pipe3_x[6]_AND_308_o(control/rst_pipe3_x[6]_AND_308_o1:O)| NONE(*)(control/pipe3_16_LDC) | 1     |
control/rst_pipe3_x[7]_AND_306_o(control/rst_pipe3_x[7]_AND_306_o1:O)| NONE(*)(control/pipe3_17_LDC) | 1     |
control/rst_pipe3_x[8]_AND_304_o(control/rst_pipe3_x[8]_AND_304_o1:O)| NONE(*)(control/pipe3_18_LDC) | 1     |
control/rst_pipe3_x[9]_AND_302_o(control/rst_pipe3_x[9]_AND_302_o1:O)| NONE(*)(control/pipe3_19_LDC) | 1     |
control/rst_pipe1_x[1]_AND_206_o(control/rst_pipe1_x[1]_AND_206_o1:O)| NONE(*)(control/pipe1_11_LDC) | 1     |
control/rst_pipe1_x[2]_AND_204_o(control/rst_pipe1_x[2]_AND_204_o1:O)| NONE(*)(control/pipe1_12_LDC) | 1     |
control/rst_pipe1_x[3]_AND_202_o(control/rst_pipe1_x[3]_AND_202_o1:O)| NONE(*)(control/pipe1_13_LDC) | 1     |
control/rst_pipe1_x[4]_AND_200_o(control/rst_pipe1_x[4]_AND_200_o1:O)| NONE(*)(control/pipe1_14_LDC) | 1     |
control/rst_pipe1_x[5]_AND_198_o(control/rst_pipe1_x[5]_AND_198_o1:O)| NONE(*)(control/pipe1_15_LDC) | 1     |
control/rst_pipe1_x[6]_AND_196_o(control/rst_pipe1_x[6]_AND_196_o1:O)| NONE(*)(control/pipe1_16_LDC) | 1     |
control/rst_pipe1_x[7]_AND_194_o(control/rst_pipe1_x[7]_AND_194_o1:O)| NONE(*)(control/pipe1_17_LDC) | 1     |
control/rst_pipe1_x[8]_AND_192_o(control/rst_pipe1_x[8]_AND_192_o1:O)| NONE(*)(control/pipe1_18_LDC) | 1     |
control/rst_pipe1_x[9]_AND_190_o(control/rst_pipe1_x[9]_AND_190_o1:O)| NONE(*)(control/pipe1_19_LDC) | 1     |
control/rst_pipe2_y[0]_AND_284_o(control/rst_pipe2_y[0]_AND_284_o1:O)| NONE(*)(control/pipe2_0_LDC)  | 1     |
control/rst_pipe2_y[1]_AND_282_o(control/rst_pipe2_y[1]_AND_282_o1:O)| NONE(*)(control/pipe2_1_LDC)  | 1     |
control/rst_pipe2_y[2]_AND_280_o(control/rst_pipe2_y[2]_AND_280_o1:O)| NONE(*)(control/pipe2_2_LDC)  | 1     |
control/rst_pipe2_y[4]_AND_276_o(control/rst_pipe2_y[4]_AND_276_o1:O)| NONE(*)(control/pipe2_4_LDC)  | 1     |
control/rst_pipe2_y[5]_AND_274_o(control/rst_pipe2_y[5]_AND_274_o1:O)| NONE(*)(control/pipe2_5_LDC)  | 1     |
control/rst_pipe2_y[3]_AND_278_o(control/rst_pipe2_y[3]_AND_278_o1:O)| NONE(*)(control/pipe2_3_LDC)  | 1     |
control/rst_pipe2_y[6]_AND_272_o(control/rst_pipe2_y[6]_AND_272_o1:O)| NONE(*)(control/pipe2_6_LDC)  | 1     |
control/rst_pipe2_y[7]_AND_270_o(control/rst_pipe2_y[7]_AND_270_o1:O)| NONE(*)(control/pipe2_7_LDC)  | 1     |
control/rst_pipe2_y[8]_AND_268_o(control/rst_pipe2_y[8]_AND_268_o1:O)| NONE(*)(control/pipe2_8_LDC)  | 1     |
control/rst_gap2[1]_AND_242_o(control/rst_gap2[1]_AND_242_o1:O)      | NONE(*)(control/pipe2_21_LDC) | 1     |
control/rst_gap2[2]_AND_240_o(control/rst_gap2[2]_AND_240_o1:O)      | NONE(*)(control/pipe2_22_LDC) | 1     |
control/rst_gap2[3]_AND_238_o(control/rst_gap2[3]_AND_238_o1:O)      | NONE(*)(control/pipe2_23_LDC) | 1     |
control/rst_gap2[4]_AND_236_o(control/rst_gap2[4]_AND_236_o1:O)      | NONE(*)(control/pipe2_24_LDC) | 1     |
control/rst_gap2[5]_AND_234_o(control/rst_gap2[5]_AND_234_o1:O)      | NONE(*)(control/pipe2_25_LDC) | 1     |
control/rst_gap2[6]_AND_232_o(control/rst_gap2[6]_AND_232_o1:O)      | NONE(*)(control/pipe2_26_LDC) | 1     |
control/rst_pipe3_y[0]_AND_340_o(control/rst_pipe3_y[0]_AND_340_o1:O)| NONE(*)(control/pipe3_0_LDC)  | 1     |
control/rst_pipe3_y[1]_AND_338_o(control/rst_pipe3_y[1]_AND_338_o1:O)| NONE(*)(control/pipe3_1_LDC)  | 1     |
control/rst_pipe3_y[2]_AND_336_o(control/rst_pipe3_y[2]_AND_336_o1:O)| NONE(*)(control/pipe3_2_LDC)  | 1     |
control/rst_pipe3_y[3]_AND_334_o(control/rst_pipe3_y[3]_AND_334_o1:O)| NONE(*)(control/pipe3_3_LDC)  | 1     |
control/rst_pipe3_y[4]_AND_332_o(control/rst_pipe3_y[4]_AND_332_o1:O)| NONE(*)(control/pipe3_4_LDC)  | 1     |
control/rst_pipe3_y[5]_AND_330_o(control/rst_pipe3_y[5]_AND_330_o1:O)| NONE(*)(control/pipe3_5_LDC)  | 1     |
control/rst_pipe3_y[6]_AND_328_o(control/rst_pipe3_y[6]_AND_328_o1:O)| NONE(*)(control/pipe3_6_LDC)  | 1     |
control/rst_pipe3_y[7]_AND_326_o(control/rst_pipe3_y[7]_AND_326_o1:O)| NONE(*)(control/pipe3_7_LDC)  | 1     |
control/rst_pipe3_y[8]_AND_324_o(control/rst_pipe3_y[8]_AND_324_o1:O)| NONE(*)(control/pipe3_8_LDC)  | 1     |
control/rst_gap3[2]_AND_296_o(control/rst_gap3[2]_AND_296_o1:O)      | NONE(*)(control/pipe3_22_LDC) | 1     |
control/rst_gap3[3]_AND_294_o(control/rst_gap3[3]_AND_294_o1:O)      | NONE(*)(control/pipe3_23_LDC) | 1     |
control/rst_gap3[1]_AND_298_o(control/rst_gap3[1]_AND_298_o1:O)      | NONE(*)(control/pipe3_21_LDC) | 1     |
control/rst_gap3[4]_AND_292_o(control/rst_gap3[4]_AND_292_o1:O)      | NONE(*)(control/pipe3_24_LDC) | 1     |
control/rst_gap3[5]_AND_290_o(control/rst_gap3[5]_AND_290_o1:O)      | NONE(*)(control/pipe3_25_LDC) | 1     |
control/rst_gap3[6]_AND_288_o(control/rst_gap3[6]_AND_288_o1:O)      | NONE(*)(control/pipe3_26_LDC) | 1     |
control/rst_pipe1_y[0]_AND_228_o(control/rst_pipe1_y[0]_AND_228_o1:O)| NONE(*)(control/pipe1_0_LDC)  | 1     |
control/rst_pipe1_y[1]_AND_226_o(control/rst_pipe1_y[1]_AND_226_o1:O)| NONE(*)(control/pipe1_1_LDC)  | 1     |
control/rst_pipe1_y[2]_AND_224_o(control/rst_pipe1_y[2]_AND_224_o1:O)| NONE(*)(control/pipe1_2_LDC)  | 1     |
control/rst_pipe1_y[3]_AND_222_o(control/rst_pipe1_y[3]_AND_222_o1:O)| NONE(*)(control/pipe1_3_LDC)  | 1     |
control/rst_pipe1_y[4]_AND_220_o(control/rst_pipe1_y[4]_AND_220_o1:O)| NONE(*)(control/pipe1_4_LDC)  | 1     |
control/rst_pipe1_y[5]_AND_218_o(control/rst_pipe1_y[5]_AND_218_o1:O)| NONE(*)(control/pipe1_5_LDC)  | 1     |
control/rst_pipe1_y[6]_AND_216_o(control/rst_pipe1_y[6]_AND_216_o1:O)| NONE(*)(control/pipe1_6_LDC)  | 1     |
control/rst_pipe1_y[7]_AND_214_o(control/rst_pipe1_y[7]_AND_214_o1:O)| NONE(*)(control/pipe1_7_LDC)  | 1     |
control/rst_pipe1_y[8]_AND_212_o(control/rst_pipe1_y[8]_AND_212_o1:O)| NONE(*)(control/pipe1_8_LDC)  | 1     |
control/rst_gap1[0]_AND_188_o(control/rst_gap1[0]_AND_188_o1:O)      | NONE(*)(control/pipe1_20_LDC) | 1     |
control/rst_gap1[1]_AND_186_o(control/rst_gap1[1]_AND_186_o1:O)      | NONE(*)(control/pipe1_21_LDC) | 1     |
control/rst_gap1[2]_AND_184_o(control/rst_gap1[2]_AND_184_o1:O)      | NONE(*)(control/pipe1_22_LDC) | 1     |
control/rst_gap1[4]_AND_180_o(control/rst_gap1[4]_AND_180_o1:O)      | NONE(*)(control/pipe1_24_LDC) | 1     |
control/rst_gap1[5]_AND_178_o(control/rst_gap1[5]_AND_178_o1:O)      | NONE(*)(control/pipe1_25_LDC) | 1     |
control/rst_gap1[3]_AND_182_o(control/rst_gap1[3]_AND_182_o1:O)      | NONE(*)(control/pipe1_23_LDC) | 1     |
control/rst_gap1[6]_AND_176_o(control/rst_gap1[6]_AND_176_o1:O)      | NONE(*)(control/pipe1_26_LDC) | 1     |
control/rst_PWR_2_o_AND_170_o(control/rst_PWR_2_o_AND_170_o1:O)      | NONE(*)(control/gap3_1_LDC)   | 1     |
control/rst_PWR_2_o_AND_168_o(control/rst_PWR_2_o_AND_168_o1:O)      | NONE(*)(control/gap3_2_LDC)   | 1     |
control/rst_PWR_2_o_AND_166_o(control/rst_PWR_2_o_AND_166_o1:O)      | NONE(*)(control/gap3_3_LDC)   | 1     |
control/rst_PWR_2_o_AND_164_o(control/rst_PWR_2_o_AND_164_o1:O)      | NONE(*)(control/gap3_4_LDC)   | 1     |
control/rst_PWR_2_o_AND_162_o(control/rst_PWR_2_o_AND_162_o1:O)      | NONE(*)(control/gap3_5_LDC)   | 1     |
control/rst_BUS_0014_AND_159_o(control/rst_BUS_0014_AND_159_o1:O)    | NONE(*)(control/gap3_6_LDC)   | 1     |
control/rst_PWR_2_o_AND_154_o(control/rst_PWR_2_o_AND_154_o1:O)      | NONE(*)(control/gap2_1_LDC)   | 1     |
control/rst_PWR_2_o_AND_152_o(control/rst_PWR_2_o_AND_152_o1:O)      | NONE(*)(control/gap2_2_LDC)   | 1     |
control/rst_PWR_2_o_AND_150_o(control/rst_PWR_2_o_AND_150_o1:O)      | NONE(*)(control/gap2_3_LDC)   | 1     |
control/rst_PWR_2_o_AND_148_o(control/rst_PWR_2_o_AND_148_o1:O)      | NONE(*)(control/gap2_4_LDC)   | 1     |
control/rst_PWR_2_o_AND_146_o(control/rst_PWR_2_o_AND_146_o1:O)      | NONE(*)(control/gap2_5_LDC)   | 1     |
control/rst_BUS_0012_AND_143_o(control/rst_BUS_0012_AND_143_o1:O)    | NONE(*)(control/gap2_6_LDC)   | 1     |
control/rst_PWR_2_o_AND_138_o(control/rst_PWR_2_o_AND_138_o1:O)      | NONE(*)(control/gap1_1_LDC)   | 1     |
control/rst_PWR_2_o_AND_136_o(control/rst_PWR_2_o_AND_136_o1:O)      | NONE(*)(control/gap1_2_LDC)   | 1     |
control/rst_PWR_2_o_AND_134_o(control/rst_PWR_2_o_AND_134_o1:O)      | NONE(*)(control/gap1_3_LDC)   | 1     |
control/rst_PWR_2_o_AND_132_o(control/rst_PWR_2_o_AND_132_o1:O)      | NONE(*)(control/gap1_4_LDC)   | 1     |
control/rst_PWR_2_o_AND_130_o(control/rst_PWR_2_o_AND_130_o1:O)      | NONE(*)(control/gap1_5_LDC)   | 1     |
control/rst_BUS_0010_AND_127_o(control/rst_BUS_0010_AND_127_o1:O)    | NONE(*)(control/gap1_6_LDC)   | 1     |
control/rst_GND_2_o_AND_122_o(control/rst_GND_2_o_AND_122_o1:O)      | NONE(*)(control/pipe3_y_1_LDC)| 1     |
control/rst_GND_2_o_AND_118_o(control/rst_GND_2_o_AND_118_o1:O)      | NONE(*)(control/pipe3_y_3_LDC)| 1     |
control/rst_GND_2_o_AND_116_o(control/rst_GND_2_o_AND_116_o1:O)      | NONE(*)(control/pipe3_y_4_LDC)| 1     |
control/rst_GND_2_o_AND_120_o(control/rst_GND_2_o_AND_120_o1:O)      | NONE(*)(control/pipe3_y_2_LDC)| 1     |
control/rst_GND_2_o_AND_114_o(control/rst_GND_2_o_AND_114_o1:O)      | NONE(*)(control/pipe3_y_5_LDC)| 1     |
control/rst_GND_2_o_AND_112_o(control/rst_GND_2_o_AND_112_o1:O)      | NONE(*)(control/pipe3_y_6_LDC)| 1     |
control/rst_GND_2_o_AND_110_o(control/rst_GND_2_o_AND_110_o1:O)      | NONE(*)(control/pipe3_y_7_LDC)| 1     |
control/rst_GND_2_o_AND_108_o(control/rst_GND_2_o_AND_108_o1:O)      | NONE(*)(control/pipe3_y_8_LDC)| 1     |
control/rst_GND_2_o_AND_102_o(control/rst_GND_2_o_AND_102_o1:O)      | NONE(*)(control/pipe2_y_1_LDC)| 1     |
control/rst_GND_2_o_AND_100_o(control/rst_GND_2_o_AND_100_o1:O)      | NONE(*)(control/pipe2_y_2_LDC)| 1     |
control/rst_GND_2_o_AND_98_o(control/rst_GND_2_o_AND_98_o1:O)        | NONE(*)(control/pipe2_y_3_LDC)| 1     |
control/rst_GND_2_o_AND_96_o(control/rst_GND_2_o_AND_96_o1:O)        | NONE(*)(control/pipe2_y_4_LDC)| 1     |
control/rst_GND_2_o_AND_94_o(control/rst_GND_2_o_AND_94_o1:O)        | NONE(*)(control/pipe2_y_5_LDC)| 1     |
control/rst_GND_2_o_AND_92_o(control/rst_GND_2_o_AND_92_o1:O)        | NONE(*)(control/pipe2_y_6_LDC)| 1     |
control/rst_GND_2_o_AND_88_o(control/rst_GND_2_o_AND_88_o1:O)        | NONE(*)(control/pipe2_y_8_LDC)| 1     |
control/rst_GND_2_o_AND_90_o(control/rst_GND_2_o_AND_90_o1:O)        | NONE(*)(control/pipe2_y_7_LDC)| 1     |
control/rst_GND_2_o_AND_82_o(control/rst_GND_2_o_AND_82_o1:O)        | NONE(*)(control/pipe1_y_1_LDC)| 1     |
control/rst_GND_2_o_AND_80_o(control/rst_GND_2_o_AND_80_o1:O)        | NONE(*)(control/pipe1_y_2_LDC)| 1     |
control/rst_GND_2_o_AND_78_o(control/rst_GND_2_o_AND_78_o1:O)        | NONE(*)(control/pipe1_y_3_LDC)| 1     |
control/rst_GND_2_o_AND_76_o(control/rst_GND_2_o_AND_76_o1:O)        | NONE(*)(control/pipe1_y_4_LDC)| 1     |
control/rst_GND_2_o_AND_74_o(control/rst_GND_2_o_AND_74_o1:O)        | NONE(*)(control/pipe1_y_5_LDC)| 1     |
control/rst_GND_2_o_AND_72_o(control/rst_GND_2_o_AND_72_o1:O)        | NONE(*)(control/pipe1_y_6_LDC)| 1     |
control/rst_GND_2_o_AND_70_o(control/rst_GND_2_o_AND_70_o1:O)        | NONE(*)(control/pipe1_y_7_LDC)| 1     |
control/rst_GND_2_o_AND_68_o(control/rst_GND_2_o_AND_68_o1:O)        | NONE(*)(control/pipe1_y_8_LDC)| 1     |
---------------------------------------------------------------------+-------------------------------+-------+
(*) These 143 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 45.696ns (Maximum Frequency: 21.884MHz)
   Minimum input arrival time before clock: 1.743ns
   Maximum output required time after clock: 3.741ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.499ns (frequency: 400.160MHz)
  Total number of paths / destination ports: 1849 / 103
-------------------------------------------------------------------------
Delay:               2.499ns (Levels of Logic = 7)
  Source:            control/m2/cnt_7 (FF)
  Destination:       control/m2/cnt_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: control/m2/cnt_7 to control/m2/cnt_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  control/m2/cnt_7 (control/m2/cnt_7)
     LUT5:I0->O            1   0.053   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_lut<0> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<0> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<1> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<2> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<3> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<4> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O          24   0.204   0.545  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<5> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<5>)
     FDR:R                     0.325          control/m2/cnt_0
    ----------------------------------------
    Total                      2.499ns (1.215ns logic, 1.284ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control/m2/clk_100ms'
  Clock period: 13.585ns (frequency: 73.612MHz)
  Total number of paths / destination ports: 45202218 / 627
-------------------------------------------------------------------------
Delay:               13.585ns (Levels of Logic = 34)
  Source:            control/bird_flying_10 (FF)
  Destination:       control/bird_y_15 (FF)
  Source Clock:      control/m2/clk_100ms rising
  Destination Clock: control/m2/clk_100ms rising

  Data Path: control/bird_flying_10 to control/bird_y_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.282   0.778  control/bird_flying_10 (control/bird_flying_10)
     LUT5:I0->O            7   0.053   0.675  control/bird_flying[15]_PWR_2_o_div_54/Mmux_a[0]_a[15]_MUX_5723_o111 (control/bird_flying[15]_PWR_2_o_div_54/Madd_a[15]_GND_9_o_add_23_OUT_lut<10>)
     LUT4:I0->O            9   0.053   0.778  control/bird_flying[15]_PWR_2_o_div_54/Madd_a[15]_GND_9_o_add_23_OUT_cy<14>1 (control/bird_flying[15]_PWR_2_o_div_54_OUT<5>)
     LUT5:I0->O           10   0.053   0.661  control/bird_flying[15]_PWR_2_o_div_54/Madd_a[15]_GND_9_o_add_25_OUT_cy<8>11 (control/bird_flying[15]_PWR_2_o_div_54/Madd_a[15]_GND_9_o_add_25_OUT_cy<8>)
     LUT6:I3->O           19   0.053   0.858  control/bird_flying[15]_PWR_2_o_div_54/o<0>2111 (control/bird_flying[15]_PWR_2_o_div_54/o<0>211)
     LUT6:I0->O            7   0.053   0.453  control/bird_flying[15]_PWR_2_o_div_54/o<4>11 (control/bird_flying[15]_PWR_2_o_div_54_OUT<4>)
     LUT6:I5->O           13   0.053   0.819  control/bird_flying[15]_PWR_2_o_div_54/Mmux_a[0]_a[15]_MUX_5755_o1141 (control/bird_flying[15]_PWR_2_o_div_54/Madd_a[15]_GND_9_o_add_27_OUT[15:0]_lut<8>)
     LUT6:I0->O            9   0.053   0.778  control/bird_flying[15]_PWR_2_o_div_54/o<3>121 (control/bird_flying[15]_PWR_2_o_div_54/Mmux_n079541)
     LUT6:I1->O           28   0.053   0.565  control/bird_flying[15]_PWR_2_o_div_54/o<3>11 (control/bird_flying[15]_PWR_2_o_div_54_OUT<3>)
     LUT6:I5->O            3   0.053   0.499  control/bird_flying[15]_PWR_2_o_div_54/Mmux_n079552 (control/bird_flying[15]_PWR_2_o_div_54/Mmux_n079551)
     LUT6:I4->O            2   0.053   0.419  control/bird_flying[15]_PWR_2_o_div_54/o<0>1312 (control/bird_flying[15]_PWR_2_o_div_54/o<0>131)
     LUT4:I3->O            2   0.053   0.608  control/bird_flying[15]_PWR_2_o_div_54/o<2>131 (control/bird_flying[15]_PWR_2_o_div_54/o<2>13)
     LUT6:I3->O           18   0.053   0.851  control/bird_flying[15]_PWR_2_o_div_54/o<2>17 (control/bird_flying[15]_PWR_2_o_div_54_OUT<2>)
     LUT6:I0->O            2   0.053   0.745  control/bird_flying[15]_PWR_2_o_div_54/Mmux_n0799131 (control/bird_flying[15]_PWR_2_o_div_54/n0799<6>)
     LUT6:I0->O            1   0.053   0.000  control/bird_flying[15]_PWR_2_o_div_54/o<1>24_F (N1753)
     MUXF7:I0->O           2   0.214   0.419  control/bird_flying[15]_PWR_2_o_div_54/o<1>24 (control/bird_flying[15]_PWR_2_o_div_54/o<1>23)
     LUT5:I4->O            1   0.053   0.725  control/bird_flying[15]_PWR_2_o_div_54/o<1>25 (control/bird_flying[15]_PWR_2_o_div_54_OUT<1>)
     LUT6:I1->O            1   0.053   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_lut<0> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<0> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<1> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<2> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<3> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<4> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<5> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<6> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<7> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<8> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<9> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<10> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<11> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<12> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<13> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<13>)
     MUXCY:CI->O           0   0.015   0.000  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<14> (control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_cy<14>)
     XORCY:CI->O           1   0.320   0.725  control/Msub_GND_2_o_GND_2_o_sub_56_OUT<15:0>_xor<15> (control/GND_2_o_GND_2_o_sub_56_OUT<15>)
     LUT6:I1->O            1   0.053   0.000  control/Mmux_GND_2_o_PWR_2_o_mux_60_OUT<15>11 (control/GND_2_o_PWR_2_o_mux_60_OUT<15>)
     FDC:D                     0.011          control/bird_y_15
    ----------------------------------------
    Total                     13.585ns (2.229ns logic, 11.356ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control/m0/clk_div_17'
  Clock period: 2.141ns (frequency: 467.071MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               2.141ns (Levels of Logic = 2)
  Source:            control/m1/pbshift_3 (FF)
  Destination:       control/m1/pbreg (FF)
  Source Clock:      control/m0/clk_div_17 rising
  Destination Clock: control/m0/clk_div_17 rising

  Data Path: control/m1/pbshift_3 to control/m1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  control/m1/pbshift_3 (control/m1/pbshift_3)
     LUT3:I0->O            1   0.053   0.413  control/m1/pbshift[6]_GND_4_o_equal_2_o<6>_SW0 (N68)
     LUT6:I5->O            1   0.053   0.399  control/m1/pbshift[6]_GND_4_o_equal_2_o<6> (control/m1/pbshift[6]_GND_4_o_equal_2_o)
     FDR:R                     0.325          control/m1/pbreg
    ----------------------------------------
    Total                      2.141ns (0.713ns logic, 1.428ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'display/d_0/d0/clkdiv_22'
  Clock period: 1.597ns (frequency: 626.174MHz)
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Delay:               1.597ns (Levels of Logic = 1)
  Source:            display/coin_status_0 (FF)
  Destination:       display/coin_status_5 (FF)
  Source Clock:      display/d_0/d0/clkdiv_22 rising
  Destination Clock: display/d_0/d0/clkdiv_22 rising

  Data Path: display/coin_status_0 to display/coin_status_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.282   0.505  display/coin_status_0 (display/coin_status_0)
     LUT2:I0->O            6   0.053   0.432  display/coin_status[0]_coin_status[1]_AND_3872_o1 (display/coin_status[0]_coin_status[1]_AND_3872_o)
     FDR:R                     0.325          display/coin_status_0
    ----------------------------------------
    Total                      1.597ns (0.660ns logic, 0.937ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'display/d_0/d0/clkdiv_1'
  Clock period: 45.696ns (frequency: 21.884MHz)
  Total number of paths / destination ports: 35895772426441869000000000000000000000 / 126
-------------------------------------------------------------------------
Delay:               45.696ns (Levels of Logic = 128)
  Source:            display/vga_sync/row_addr_6_1 (FF)
  Destination:       display/vga_sync/b_3 (FF)
  Source Clock:      display/d_0/d0/clkdiv_1 rising
  Destination Clock: display/d_0/d0/clkdiv_1 rising

  Data Path: display/vga_sync/row_addr_6_1 to display/vga_sync/b_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  display/vga_sync/row_addr_6_1 (display/vga_sync/row_addr_6_1)
     LUT6:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Madd_a[31]_GND_30_o_add_11_OUT_Madd_cy<27>113 (display/GND_11_o_PWR_14_o_div_32/Madd_a[31]_GND_30_o_add_11_OUT_Madd_cy<27>112)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Madd_a[31]_GND_30_o_add_25_OUT_Madd_cy<20> (display/GND_11_o_PWR_14_o_div_32/Madd_a[31]_GND_30_o_add_25_OUT_Madd_cy<20>)
     XORCY:CI->O           7   0.320   0.453  display/GND_11_o_PWR_14_o_div_32/Madd_a[31]_GND_30_o_add_25_OUT_Madd_xor<21> (display/GND_11_o_PWR_14_o_div_32/a[31]_GND_30_o_add_25_OUT<21>)
     LUT2:I1->O            9   0.053   0.466  display/GND_11_o_PWR_14_o_div_32_OUT<19>22_SW0 (N134)
     LUT6:I5->O           30   0.053   0.565  display/GND_11_o_PWR_14_o_div_32_OUT<19>22 (display/GND_11_o_PWR_14_o_div_32_OUT<19>21)
     LUT6:I5->O            5   0.053   0.629  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7139_o1131 (display/GND_11_o_PWR_14_o_div_32/a[21]_a[31]_MUX_7118_o)
     LUT6:I3->O           29   0.053   0.565  display/GND_11_o_PWR_14_o_div_32_OUT<18>24_SW0 (N118)
     LUT6:I5->O           43   0.053   0.568  display/GND_11_o_PWR_14_o_div_32_OUT<18>24 (display/GND_11_o_PWR_14_o_div_32_OUT<18>)
     LUT6:I5->O           18   0.053   0.597  display/GND_11_o_PWR_14_o_div_32_OUT<17>23 (display/GND_11_o_PWR_14_o_div_32_OUT<17>22)
     LUT6:I4->O           45   0.053   0.568  display/GND_11_o_PWR_14_o_div_32_OUT<17>24 (display/GND_11_o_PWR_14_o_div_32_OUT<17>)
     LUT5:I4->O           16   0.053   0.511  display/GND_11_o_PWR_14_o_div_32_OUT<16>22 (display/GND_11_o_PWR_14_o_div_32_OUT<16>21)
     LUT5:I4->O            8   0.053   0.531  display/GND_11_o_PWR_14_o_div_32_OUT<16>21_SW0 (N805)
     LUT6:I4->O           70   0.053   0.574  display/GND_11_o_PWR_14_o_div_32_OUT<16>24 (display/GND_11_o_PWR_14_o_div_32_OUT<16>)
     LUT6:I5->O           22   0.053   0.621  display/GND_11_o_PWR_14_o_div_32_OUT<15>22 (display/GND_11_o_PWR_14_o_div_32_OUT<15>21)
     LUT5:I3->O            7   0.053   0.453  display/GND_11_o_PWR_14_o_div_32_OUT<15>24_SW5 (N1079)
     LUT6:I5->O            4   0.053   0.433  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7267_o1181 (display/GND_11_o_PWR_14_o_div_32/a[26]_a[31]_MUX_7241_o)
     LUT5:I4->O           26   0.053   0.564  display/GND_11_o_PWR_14_o_div_32_OUT<14>26_SW0 (N114)
     LUT6:I5->O           51   0.053   0.570  display/GND_11_o_PWR_14_o_div_32_OUT<14>26 (display/GND_11_o_PWR_14_o_div_32_OUT<14>)
     LUT6:I5->O           36   0.053   0.566  display/GND_11_o_PWR_14_o_div_32_OUT<13>31 (display/GND_11_o_PWR_14_o_div_32_OUT<13>3)
     LUT6:I5->O            2   0.053   0.491  display/GND_11_o_PWR_14_o_div_32_OUT<13>34_SW5_SW0 (N1017)
     LUT6:I4->O            4   0.053   0.745  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7331_o1151 (display/GND_11_o_PWR_14_o_div_32/a[23]_a[31]_MUX_7308_o)
     LUT6:I1->O            7   0.053   0.453  display/GND_11_o_PWR_14_o_div_32_OUT<12>32 (display/GND_11_o_PWR_14_o_div_32_OUT<12>31)
     LUT6:I5->O           71   0.053   0.574  display/GND_11_o_PWR_14_o_div_32_OUT<12>36 (display/GND_11_o_PWR_14_o_div_32_OUT<12>)
     LUT3:I2->O            3   0.053   0.739  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7363_o171 (display/GND_11_o_PWR_14_o_div_32/a[16]_a[31]_MUX_7347_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_lut<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          68   0.178   0.573  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<11>_cy<4> (display/GND_11_o_PWR_14_o_div_32_OUT<11>)
     LUT5:I4->O            5   0.053   0.752  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7395_o131 (display/GND_11_o_PWR_14_o_div_32/a[12]_a[31]_MUX_7383_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          89   0.178   0.578  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<10>_cy<4> (display/GND_11_o_PWR_14_o_div_32_OUT<10>)
     LUT5:I4->O            3   0.053   0.739  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7427_o122 (display/GND_11_o_PWR_14_o_div_32/a[11]_a[31]_MUX_7416_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O          71   0.178   0.574  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<9>_cy<4> (display/GND_11_o_PWR_14_o_div_32_OUT<9>)
     LUT5:I4->O            5   0.053   0.752  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7459_o111 (display/GND_11_o_PWR_14_o_div_32/a[10]_a[31]_MUX_7449_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O          98   0.178   0.580  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<8>_cy<4> (display/GND_11_o_PWR_14_o_div_32_OUT<8>)
     LUT5:I4->O            3   0.053   0.739  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7491_o1311 (display/GND_11_o_PWR_14_o_div_32/a[9]_a[31]_MUX_7482_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O          76   0.178   0.575  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<7>_cy<4> (display/GND_11_o_PWR_14_o_div_32_OUT<7>)
     LUT5:I4->O            5   0.053   0.752  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7523_o1301 (display/GND_11_o_PWR_14_o_div_32/a[8]_a[31]_MUX_7515_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<4> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O         103   0.178   0.581  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<6>_cy<5> (display/GND_11_o_PWR_14_o_div_32_OUT<6>)
     LUT3:I2->O            3   0.053   0.739  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7555_o1291 (display/GND_11_o_PWR_14_o_div_32/a[7]_a[31]_MUX_7548_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<4> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O          83   0.178   0.577  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<5>_cy<5> (display/GND_11_o_PWR_14_o_div_32_OUT<5>)
     LUT3:I2->O            4   0.053   0.745  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7587_o1281 (display/GND_11_o_PWR_14_o_div_32/a[6]_a[31]_MUX_7581_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<4> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O         113   0.178   0.583  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<4>_cy<5> (display/GND_11_o_PWR_14_o_div_32_OUT<4>)
     LUT3:I2->O            4   0.053   0.745  display/GND_11_o_PWR_14_o_div_32/Mmux_a[0]_a[31]_MUX_7619_o1271 (display/GND_11_o_PWR_14_o_div_32/a[5]_a[31]_MUX_7614_o)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<4> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O         118   0.178   0.584  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<3>_cy<5> (display/GND_11_o_PWR_14_o_div_32_OUT<3>)
     LUT6:I5->O            3   0.053   0.739  display/GND_11_o_PWR_14_o_div_32/Mmux_n2505271 (display/GND_11_o_PWR_14_o_div_32/n2505<4>)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<4> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O          92   0.178   0.579  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<2>_cy<5> (display/GND_11_o_PWR_14_o_div_32_OUT<2>)
     LUT5:I4->O            2   0.053   0.731  display/GND_11_o_PWR_14_o_div_32/Mmux_n2509261 (display/GND_11_o_PWR_14_o_div_32/n2509<3>)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<4> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<5> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O          32   0.178   0.566  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<1>_cy<6> (display/GND_11_o_PWR_14_o_div_32_OUT<1>)
     LUT5:I4->O            2   0.053   0.731  display/GND_11_o_PWR_14_o_div_32/Mmux_n2380231 (display/GND_11_o_PWR_14_o_div_32/n2380<2>)
     LUT5:I0->O            1   0.053   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_lut<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<0> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<1> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<2> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<3> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<4> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<5> (display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.178   0.399  display/GND_11_o_PWR_14_o_div_32/Mcompar_o<0>_cy<6> (display/GND_11_o_PWR_14_o_div_32_OUT<0>)
     DSP48E1:A0->P0        1   3.255   0.413  display/Mmult_n0192 (display/n0192<0>)
     LUT2:I1->O            1   0.053   0.000  display/Madd_n0195_Madd_lut<0> (display/Madd_n0195_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  display/Madd_n0195_Madd_cy<0> (display/Madd_n0195_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  display/Madd_n0195_Madd_cy<1> (display/Madd_n0195_Madd_cy<1>)
     XORCY:CI->O          37   0.320   0.893  display/Madd_n0195_Madd_xor<2> (display/n0195<2>)
     begin scope: 'display/d_8:a<2>'
     LUT6:I0->O            1   0.053   0.485  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int1131 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int113)
     LUT3:I1->O            1   0.053   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int821_12_G (N19)
     MUXF7:I1->O           1   0.217   0.602  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int821_12 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int1231_12)
     LUT6:I3->O            2   0.053   0.491  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int821_6 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int1231_6)
     LUT3:I1->O            1   0.053   0.413  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int821_5_f71 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int1231_5_f7)
     LUT6:I5->O            8   0.053   0.459  a<11> (spo<1>)
     end scope: 'display/d_8:spo<11>'
     LUT6:I5->O            1   0.053   0.000  display/Mmux_rgb_temp74 (display/rgb_temp<11>)
     FDR:D                     0.011          display/vga_sync/b_3
    ----------------------------------------
    Total                     45.696ns (14.046ns logic, 31.650ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/m2/clk_100ms'
  Total number of paths / destination ports: 377 / 377
-------------------------------------------------------------------------
Offset:              1.743ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_7_P_7 (FF)
  Destination Clock: control/m2/clk_100ms rising

  Data Path: clr to control/gap3_7_P_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0014_AND_158_o1 (control/rst_BUS_0014_AND_158_o)
     FDP:PRE                   0.325          control/gap3_7_P_7
    ----------------------------------------
    Total                      1.743ns (0.378ns logic, 1.365ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/m0/clk_div_17'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.670ns (Levels of Logic = 3)
  Source:            up (PAD)
  Destination:       control/m1/pbreg (FF)
  Destination Clock: control/m0/clk_div_17 rising

  Data Path: up to control/m1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  up_IBUF (up_IBUF)
     LUT3:I2->O            1   0.053   0.413  control/m1/pbshift[6]_GND_4_o_equal_2_o<6>_SW0 (N68)
     LUT6:I5->O            1   0.053   0.399  control/m1/pbshift[6]_GND_4_o_equal_2_o<6> (control/m1/pbshift[6]_GND_4_o_equal_2_o)
     FDR:R                     0.325          control/m1/pbreg
    ----------------------------------------
    Total                      1.670ns (0.431ns logic, 1.239ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[9]_AND_266_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_9_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[9]_AND_266_o falling

  Data Path: clr to control/pipe2_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[9]_AND_267_o1 (control/rst_pipe2_y[9]_AND_267_o)
     LDC:CLR                   0.325          control/pipe2_9_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[7]_AND_230_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_27_LDC (LATCH)
  Destination Clock: control/rst_gap2[7]_AND_230_o falling

  Data Path: clr to control/pipe2_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[7]_AND_231_o1 (control/rst_gap2[7]_AND_231_o)
     LDC:CLR                   0.325          control/pipe2_27_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[9]_AND_322_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_9_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[9]_AND_322_o falling

  Data Path: clr to control/pipe3_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[9]_AND_323_o1 (control/rst_pipe3_y[9]_AND_323_o)
     LDC:CLR                   0.325          control/pipe3_9_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[7]_AND_286_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_27_LDC (LATCH)
  Destination Clock: control/rst_gap3[7]_AND_286_o falling

  Data Path: clr to control/pipe3_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[7]_AND_287_o1 (control/rst_gap3[7]_AND_287_o)
     LDC:CLR                   0.325          control/pipe3_27_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[9]_AND_210_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_9_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[9]_AND_210_o falling

  Data Path: clr to control/pipe1_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[9]_AND_211_o1 (control/rst_pipe1_y[9]_AND_211_o)
     LDC:CLR                   0.325          control/pipe1_9_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[7]_AND_174_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_27_LDC (LATCH)
  Destination Clock: control/rst_gap1[7]_AND_174_o falling

  Data Path: clr to control/pipe1_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[7]_AND_175_o1 (control/rst_gap1[7]_AND_175_o)
     LDC:CLR                   0.325          control/pipe1_27_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_104_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.502ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_10_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_104_o falling

  Data Path: clr to control/coin_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            6   0.053   0.432  control/rst_GND_2_o_AND_105_o1 (control/rst_GND_2_o_AND_105_o)
     LDC:CLR                   0.325          control/coin_10_LDC
    ----------------------------------------
    Total                      1.502ns (0.378ns logic, 1.124ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_11_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_42_o falling

  Data Path: clr to control/coin_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_43_o1 (control/rst_GND_2_o_AND_43_o)
     LDC:CLR                   0.325          control/coin_11_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_40_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.403ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_12_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_40_o falling

  Data Path: clr to control/coin_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.620  clr_IBUF (clr_IBUF)
     LUT2:I1->O            2   0.053   0.405  control/rst_GND_2_o_AND_41_o1 (control/rst_GND_2_o_AND_41_o)
     LDC:CLR                   0.325          control/coin_12_LDC
    ----------------------------------------
    Total                      1.403ns (0.378ns logic, 1.025ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_38_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_13_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_38_o falling

  Data Path: clr to control/coin_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_39_o1 (control/rst_GND_2_o_AND_39_o)
     LDC:CLR                   0.325          control/coin_13_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_36_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_14_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_36_o falling

  Data Path: clr to control/coin_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_37_o1 (control/rst_GND_2_o_AND_37_o)
     LDC:CLR                   0.325          control/coin_14_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_15_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_34_o falling

  Data Path: clr to control/coin_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_35_o1 (control/rst_GND_2_o_AND_35_o)
     LDC:CLR                   0.325          control/coin_15_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_16_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_32_o falling

  Data Path: clr to control/coin_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_33_o1 (control/rst_GND_2_o_AND_33_o)
     LDC:CLR                   0.325          control/coin_16_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_17_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_30_o falling

  Data Path: clr to control/coin_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_31_o1 (control/rst_GND_2_o_AND_31_o)
     LDC:CLR                   0.325          control/coin_17_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_18_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_28_o falling

  Data Path: clr to control/coin_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_29_o1 (control/rst_GND_2_o_AND_29_o)
     LDC:CLR                   0.325          control/coin_18_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_19_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_26_o falling

  Data Path: clr to control/coin_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_27_o1 (control/rst_GND_2_o_AND_27_o)
     LDC:CLR                   0.325          control/coin_19_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0014_AND_158_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_7_LDC (LATCH)
  Destination Clock: control/rst_BUS_0014_AND_158_o falling

  Data Path: clr to control/gap3_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT6:I1->O            4   0.053   0.419  control/rst_BUS_0014_AND_159_o1 (control/rst_BUS_0014_AND_159_o)
     LDC:CLR                   0.325          control/gap3_7_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0012_AND_142_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_7_LDC (LATCH)
  Destination Clock: control/rst_BUS_0012_AND_142_o falling

  Data Path: clr to control/gap2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT6:I1->O            4   0.053   0.419  control/rst_BUS_0012_AND_143_o1 (control/rst_BUS_0012_AND_143_o)
     LDC:CLR                   0.325          control/gap2_7_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0010_AND_126_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.489ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_7_LDC (LATCH)
  Destination Clock: control/rst_BUS_0010_AND_126_o falling

  Data Path: clr to control/gap1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            4   0.053   0.419  control/rst_BUS_0010_AND_127_o1 (control/rst_BUS_0010_AND_127_o)
     LDC:CLR                   0.325          control/gap1_7_LDC
    ----------------------------------------
    Total                      1.489ns (0.378ns logic, 1.111ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_106_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_9_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_106_o falling

  Data Path: clr to control/pipe3_y_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_107_o1 (control/rst_GND_2_o_AND_107_o)
     LDC:CLR                   0.325          control/pipe3_y_9_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_86_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_9_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_86_o falling

  Data Path: clr to control/pipe2_y_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_87_o1 (control/rst_GND_2_o_AND_87_o)
     LDC:CLR                   0.325          control/pipe2_y_9_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_9_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_66_o falling

  Data Path: clr to control/pipe1_y_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_67_o1 (control/rst_GND_2_o_AND_67_o)
     LDC:CLR                   0.325          control/pipe1_y_9_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0001_AND_62_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_1_LDC (LATCH)
  Destination Clock: control/rst_BUS_0001_AND_62_o falling

  Data Path: clr to control/coin_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_BUS_0001_AND_63_o1 (control/rst_BUS_0001_AND_63_o)
     LDC:CLR                   0.325          control/coin_1_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0001_AND_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.592ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_2_LDC (LATCH)
  Destination Clock: control/rst_BUS_0001_AND_60_o falling

  Data Path: clr to control/coin_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.809  clr_IBUF (clr_IBUF)
     LUT3:I0->O            2   0.053   0.405  control/rst_BUS_0001_AND_61_o1 (control/rst_BUS_0001_AND_61_o)
     LDC:CLR                   0.325          control/coin_2_LDC
    ----------------------------------------
    Total                      1.592ns (0.378ns logic, 1.214ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0001_AND_58_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_3_LDC (LATCH)
  Destination Clock: control/rst_BUS_0001_AND_58_o falling

  Data Path: clr to control/coin_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_BUS_0001_AND_59_o1 (control/rst_BUS_0001_AND_59_o)
     LDC:CLR                   0.325          control/coin_3_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0001_AND_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_4_LDC (LATCH)
  Destination Clock: control/rst_BUS_0001_AND_56_o falling

  Data Path: clr to control/coin_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_BUS_0001_AND_57_o1 (control/rst_BUS_0001_AND_57_o)
     LDC:CLR                   0.325          control/coin_4_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0001_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.743ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_5_LDC (LATCH)
  Destination Clock: control/rst_BUS_0001_AND_53_o falling

  Data Path: clr to control/coin_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0001_AND_52_o1 (control/rst_BUS_0001_AND_52_o)
     LDC:CLR                   0.325          control/coin_5_LDC
    ----------------------------------------
    Total                      1.743ns (0.378ns logic, 1.365ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0001_AND_52_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.743ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/coin_6_LDC (LATCH)
  Destination Clock: control/rst_BUS_0001_AND_52_o falling

  Data Path: clr to control/coin_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0001_AND_53_o1 (control/rst_BUS_0001_AND_53_o)
     LDC:CLR                   0.325          control/coin_6_LDC
    ----------------------------------------
    Total                      1.743ns (0.378ns logic, 1.365ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[1]_AND_262_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_11_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[1]_AND_262_o falling

  Data Path: clr to control/pipe2_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[1]_AND_263_o1 (control/rst_pipe2_x[1]_AND_263_o)
     LDC:CLR                   0.325          control/pipe2_11_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[2]_AND_260_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_12_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[2]_AND_260_o falling

  Data Path: clr to control/pipe2_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[2]_AND_261_o1 (control/rst_pipe2_x[2]_AND_261_o)
     LDC:CLR                   0.325          control/pipe2_12_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[3]_AND_258_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_13_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[3]_AND_258_o falling

  Data Path: clr to control/pipe2_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[3]_AND_259_o1 (control/rst_pipe2_x[3]_AND_259_o)
     LDC:CLR                   0.325          control/pipe2_13_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[4]_AND_256_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_14_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[4]_AND_256_o falling

  Data Path: clr to control/pipe2_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[4]_AND_257_o1 (control/rst_pipe2_x[4]_AND_257_o)
     LDC:CLR                   0.325          control/pipe2_14_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[5]_AND_254_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_15_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[5]_AND_254_o falling

  Data Path: clr to control/pipe2_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[5]_AND_255_o1 (control/rst_pipe2_x[5]_AND_255_o)
     LDC:CLR                   0.325          control/pipe2_15_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[6]_AND_252_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_16_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[6]_AND_252_o falling

  Data Path: clr to control/pipe2_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[6]_AND_253_o1 (control/rst_pipe2_x[6]_AND_253_o)
     LDC:CLR                   0.325          control/pipe2_16_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[7]_AND_250_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_17_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[7]_AND_250_o falling

  Data Path: clr to control/pipe2_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[7]_AND_251_o1 (control/rst_pipe2_x[7]_AND_251_o)
     LDC:CLR                   0.325          control/pipe2_17_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[9]_AND_246_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_19_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[9]_AND_246_o falling

  Data Path: clr to control/pipe2_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[9]_AND_247_o1 (control/rst_pipe2_x[9]_AND_247_o)
     LDC:CLR                   0.325          control/pipe2_19_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[8]_AND_248_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_18_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[8]_AND_248_o falling

  Data Path: clr to control/pipe2_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[8]_AND_249_o1 (control/rst_pipe2_x[8]_AND_249_o)
     LDC:CLR                   0.325          control/pipe2_18_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[1]_AND_318_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_11_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[1]_AND_318_o falling

  Data Path: clr to control/pipe3_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[1]_AND_319_o1 (control/rst_pipe3_x[1]_AND_319_o)
     LDC:CLR                   0.325          control/pipe3_11_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[2]_AND_316_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_12_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[2]_AND_316_o falling

  Data Path: clr to control/pipe3_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[2]_AND_317_o1 (control/rst_pipe3_x[2]_AND_317_o)
     LDC:CLR                   0.325          control/pipe3_12_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[3]_AND_314_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_13_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[3]_AND_314_o falling

  Data Path: clr to control/pipe3_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[3]_AND_315_o1 (control/rst_pipe3_x[3]_AND_315_o)
     LDC:CLR                   0.325          control/pipe3_13_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[4]_AND_312_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_14_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[4]_AND_312_o falling

  Data Path: clr to control/pipe3_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[4]_AND_313_o1 (control/rst_pipe3_x[4]_AND_313_o)
     LDC:CLR                   0.325          control/pipe3_14_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[5]_AND_310_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_15_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[5]_AND_310_o falling

  Data Path: clr to control/pipe3_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[5]_AND_311_o1 (control/rst_pipe3_x[5]_AND_311_o)
     LDC:CLR                   0.325          control/pipe3_15_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[6]_AND_308_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_16_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[6]_AND_308_o falling

  Data Path: clr to control/pipe3_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[6]_AND_309_o1 (control/rst_pipe3_x[6]_AND_309_o)
     LDC:CLR                   0.325          control/pipe3_16_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[7]_AND_306_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_17_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[7]_AND_306_o falling

  Data Path: clr to control/pipe3_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[7]_AND_307_o1 (control/rst_pipe3_x[7]_AND_307_o)
     LDC:CLR                   0.325          control/pipe3_17_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[8]_AND_304_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_18_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[8]_AND_304_o falling

  Data Path: clr to control/pipe3_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[8]_AND_305_o1 (control/rst_pipe3_x[8]_AND_305_o)
     LDC:CLR                   0.325          control/pipe3_18_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[9]_AND_302_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_19_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[9]_AND_302_o falling

  Data Path: clr to control/pipe3_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[9]_AND_303_o1 (control/rst_pipe3_x[9]_AND_303_o)
     LDC:CLR                   0.325          control/pipe3_19_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[1]_AND_206_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_11_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[1]_AND_206_o falling

  Data Path: clr to control/pipe1_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[1]_AND_207_o1 (control/rst_pipe1_x[1]_AND_207_o)
     LDC:CLR                   0.325          control/pipe1_11_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[2]_AND_204_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_12_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[2]_AND_204_o falling

  Data Path: clr to control/pipe1_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[2]_AND_205_o1 (control/rst_pipe1_x[2]_AND_205_o)
     LDC:CLR                   0.325          control/pipe1_12_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[3]_AND_202_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_13_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[3]_AND_202_o falling

  Data Path: clr to control/pipe1_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[3]_AND_203_o1 (control/rst_pipe1_x[3]_AND_203_o)
     LDC:CLR                   0.325          control/pipe1_13_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[4]_AND_200_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_14_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[4]_AND_200_o falling

  Data Path: clr to control/pipe1_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[4]_AND_201_o1 (control/rst_pipe1_x[4]_AND_201_o)
     LDC:CLR                   0.325          control/pipe1_14_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[5]_AND_198_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_15_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[5]_AND_198_o falling

  Data Path: clr to control/pipe1_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[5]_AND_199_o1 (control/rst_pipe1_x[5]_AND_199_o)
     LDC:CLR                   0.325          control/pipe1_15_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[6]_AND_196_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_16_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[6]_AND_196_o falling

  Data Path: clr to control/pipe1_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[6]_AND_197_o1 (control/rst_pipe1_x[6]_AND_197_o)
     LDC:CLR                   0.325          control/pipe1_16_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[7]_AND_194_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_17_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[7]_AND_194_o falling

  Data Path: clr to control/pipe1_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[7]_AND_195_o1 (control/rst_pipe1_x[7]_AND_195_o)
     LDC:CLR                   0.325          control/pipe1_17_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[8]_AND_192_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_18_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[8]_AND_192_o falling

  Data Path: clr to control/pipe1_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[8]_AND_193_o1 (control/rst_pipe1_x[8]_AND_193_o)
     LDC:CLR                   0.325          control/pipe1_18_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[9]_AND_190_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_19_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[9]_AND_190_o falling

  Data Path: clr to control/pipe1_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[9]_AND_191_o1 (control/rst_pipe1_x[9]_AND_191_o)
     LDC:CLR                   0.325          control/pipe1_19_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[0]_AND_284_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_0_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[0]_AND_284_o falling

  Data Path: clr to control/pipe2_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[0]_AND_285_o1 (control/rst_pipe2_y[0]_AND_285_o)
     LDC:CLR                   0.325          control/pipe2_0_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[1]_AND_282_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_1_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[1]_AND_282_o falling

  Data Path: clr to control/pipe2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[1]_AND_283_o1 (control/rst_pipe2_y[1]_AND_283_o)
     LDC:CLR                   0.325          control/pipe2_1_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[2]_AND_280_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_2_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[2]_AND_280_o falling

  Data Path: clr to control/pipe2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[2]_AND_281_o1 (control/rst_pipe2_y[2]_AND_281_o)
     LDC:CLR                   0.325          control/pipe2_2_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[4]_AND_276_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_4_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[4]_AND_276_o falling

  Data Path: clr to control/pipe2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[4]_AND_277_o1 (control/rst_pipe2_y[4]_AND_277_o)
     LDC:CLR                   0.325          control/pipe2_4_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[5]_AND_274_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_5_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[5]_AND_274_o falling

  Data Path: clr to control/pipe2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[5]_AND_275_o1 (control/rst_pipe2_y[5]_AND_275_o)
     LDC:CLR                   0.325          control/pipe2_5_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[3]_AND_278_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_3_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[3]_AND_278_o falling

  Data Path: clr to control/pipe2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[3]_AND_279_o1 (control/rst_pipe2_y[3]_AND_279_o)
     LDC:CLR                   0.325          control/pipe2_3_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[6]_AND_272_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_6_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[6]_AND_272_o falling

  Data Path: clr to control/pipe2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[6]_AND_273_o1 (control/rst_pipe2_y[6]_AND_273_o)
     LDC:CLR                   0.325          control/pipe2_6_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[7]_AND_270_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_7_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[7]_AND_270_o falling

  Data Path: clr to control/pipe2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[7]_AND_271_o1 (control/rst_pipe2_y[7]_AND_271_o)
     LDC:CLR                   0.325          control/pipe2_7_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[8]_AND_268_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_8_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[8]_AND_268_o falling

  Data Path: clr to control/pipe2_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[8]_AND_269_o1 (control/rst_pipe2_y[8]_AND_269_o)
     LDC:CLR                   0.325          control/pipe2_8_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[1]_AND_242_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_21_LDC (LATCH)
  Destination Clock: control/rst_gap2[1]_AND_242_o falling

  Data Path: clr to control/pipe2_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[1]_AND_243_o1 (control/rst_gap2[1]_AND_243_o)
     LDC:CLR                   0.325          control/pipe2_21_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[2]_AND_240_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_22_LDC (LATCH)
  Destination Clock: control/rst_gap2[2]_AND_240_o falling

  Data Path: clr to control/pipe2_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[2]_AND_241_o1 (control/rst_gap2[2]_AND_241_o)
     LDC:CLR                   0.325          control/pipe2_22_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[3]_AND_238_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_23_LDC (LATCH)
  Destination Clock: control/rst_gap2[3]_AND_238_o falling

  Data Path: clr to control/pipe2_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[3]_AND_239_o1 (control/rst_gap2[3]_AND_239_o)
     LDC:CLR                   0.325          control/pipe2_23_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[4]_AND_236_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_24_LDC (LATCH)
  Destination Clock: control/rst_gap2[4]_AND_236_o falling

  Data Path: clr to control/pipe2_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[4]_AND_237_o1 (control/rst_gap2[4]_AND_237_o)
     LDC:CLR                   0.325          control/pipe2_24_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[5]_AND_234_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_25_LDC (LATCH)
  Destination Clock: control/rst_gap2[5]_AND_234_o falling

  Data Path: clr to control/pipe2_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[5]_AND_235_o1 (control/rst_gap2[5]_AND_235_o)
     LDC:CLR                   0.325          control/pipe2_25_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[6]_AND_232_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_26_LDC (LATCH)
  Destination Clock: control/rst_gap2[6]_AND_232_o falling

  Data Path: clr to control/pipe2_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[6]_AND_233_o1 (control/rst_gap2[6]_AND_233_o)
     LDC:CLR                   0.325          control/pipe2_26_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[0]_AND_340_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_0_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[0]_AND_340_o falling

  Data Path: clr to control/pipe3_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[0]_AND_341_o1 (control/rst_pipe3_y[0]_AND_341_o)
     LDC:CLR                   0.325          control/pipe3_0_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[1]_AND_338_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_1_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[1]_AND_338_o falling

  Data Path: clr to control/pipe3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[1]_AND_339_o1 (control/rst_pipe3_y[1]_AND_339_o)
     LDC:CLR                   0.325          control/pipe3_1_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[2]_AND_336_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_2_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[2]_AND_336_o falling

  Data Path: clr to control/pipe3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[2]_AND_337_o1 (control/rst_pipe3_y[2]_AND_337_o)
     LDC:CLR                   0.325          control/pipe3_2_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[3]_AND_334_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_3_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[3]_AND_334_o falling

  Data Path: clr to control/pipe3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[3]_AND_335_o1 (control/rst_pipe3_y[3]_AND_335_o)
     LDC:CLR                   0.325          control/pipe3_3_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[4]_AND_332_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_4_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[4]_AND_332_o falling

  Data Path: clr to control/pipe3_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[4]_AND_333_o1 (control/rst_pipe3_y[4]_AND_333_o)
     LDC:CLR                   0.325          control/pipe3_4_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[5]_AND_330_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_5_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[5]_AND_330_o falling

  Data Path: clr to control/pipe3_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[5]_AND_331_o1 (control/rst_pipe3_y[5]_AND_331_o)
     LDC:CLR                   0.325          control/pipe3_5_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[6]_AND_328_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_6_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[6]_AND_328_o falling

  Data Path: clr to control/pipe3_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[6]_AND_329_o1 (control/rst_pipe3_y[6]_AND_329_o)
     LDC:CLR                   0.325          control/pipe3_6_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[7]_AND_326_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_7_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[7]_AND_326_o falling

  Data Path: clr to control/pipe3_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[7]_AND_327_o1 (control/rst_pipe3_y[7]_AND_327_o)
     LDC:CLR                   0.325          control/pipe3_7_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[8]_AND_324_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_8_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[8]_AND_324_o falling

  Data Path: clr to control/pipe3_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[8]_AND_325_o1 (control/rst_pipe3_y[8]_AND_325_o)
     LDC:CLR                   0.325          control/pipe3_8_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[2]_AND_296_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_22_LDC (LATCH)
  Destination Clock: control/rst_gap3[2]_AND_296_o falling

  Data Path: clr to control/pipe3_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[2]_AND_297_o1 (control/rst_gap3[2]_AND_297_o)
     LDC:CLR                   0.325          control/pipe3_22_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[3]_AND_294_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_23_LDC (LATCH)
  Destination Clock: control/rst_gap3[3]_AND_294_o falling

  Data Path: clr to control/pipe3_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[3]_AND_295_o1 (control/rst_gap3[3]_AND_295_o)
     LDC:CLR                   0.325          control/pipe3_23_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[1]_AND_298_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_21_LDC (LATCH)
  Destination Clock: control/rst_gap3[1]_AND_298_o falling

  Data Path: clr to control/pipe3_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[1]_AND_299_o1 (control/rst_gap3[1]_AND_299_o)
     LDC:CLR                   0.325          control/pipe3_21_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[4]_AND_292_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_24_LDC (LATCH)
  Destination Clock: control/rst_gap3[4]_AND_292_o falling

  Data Path: clr to control/pipe3_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[4]_AND_293_o1 (control/rst_gap3[4]_AND_293_o)
     LDC:CLR                   0.325          control/pipe3_24_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[5]_AND_290_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_25_LDC (LATCH)
  Destination Clock: control/rst_gap3[5]_AND_290_o falling

  Data Path: clr to control/pipe3_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[5]_AND_291_o1 (control/rst_gap3[5]_AND_291_o)
     LDC:CLR                   0.325          control/pipe3_25_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[6]_AND_288_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_26_LDC (LATCH)
  Destination Clock: control/rst_gap3[6]_AND_288_o falling

  Data Path: clr to control/pipe3_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[6]_AND_289_o1 (control/rst_gap3[6]_AND_289_o)
     LDC:CLR                   0.325          control/pipe3_26_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[0]_AND_228_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_0_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[0]_AND_228_o falling

  Data Path: clr to control/pipe1_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[0]_AND_229_o1 (control/rst_pipe1_y[0]_AND_229_o)
     LDC:CLR                   0.325          control/pipe1_0_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[1]_AND_226_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_1_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[1]_AND_226_o falling

  Data Path: clr to control/pipe1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[1]_AND_227_o1 (control/rst_pipe1_y[1]_AND_227_o)
     LDC:CLR                   0.325          control/pipe1_1_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[2]_AND_224_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_2_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[2]_AND_224_o falling

  Data Path: clr to control/pipe1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[2]_AND_225_o1 (control/rst_pipe1_y[2]_AND_225_o)
     LDC:CLR                   0.325          control/pipe1_2_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[3]_AND_222_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_3_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[3]_AND_222_o falling

  Data Path: clr to control/pipe1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[3]_AND_223_o1 (control/rst_pipe1_y[3]_AND_223_o)
     LDC:CLR                   0.325          control/pipe1_3_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[4]_AND_220_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_4_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[4]_AND_220_o falling

  Data Path: clr to control/pipe1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[4]_AND_221_o1 (control/rst_pipe1_y[4]_AND_221_o)
     LDC:CLR                   0.325          control/pipe1_4_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[5]_AND_218_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_5_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[5]_AND_218_o falling

  Data Path: clr to control/pipe1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[5]_AND_219_o1 (control/rst_pipe1_y[5]_AND_219_o)
     LDC:CLR                   0.325          control/pipe1_5_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[6]_AND_216_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_6_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[6]_AND_216_o falling

  Data Path: clr to control/pipe1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[6]_AND_217_o1 (control/rst_pipe1_y[6]_AND_217_o)
     LDC:CLR                   0.325          control/pipe1_6_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[7]_AND_214_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_7_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[7]_AND_214_o falling

  Data Path: clr to control/pipe1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[7]_AND_215_o1 (control/rst_pipe1_y[7]_AND_215_o)
     LDC:CLR                   0.325          control/pipe1_7_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[8]_AND_212_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_8_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[8]_AND_212_o falling

  Data Path: clr to control/pipe1_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[8]_AND_213_o1 (control/rst_pipe1_y[8]_AND_213_o)
     LDC:CLR                   0.325          control/pipe1_8_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[0]_AND_188_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_20_LDC (LATCH)
  Destination Clock: control/rst_gap1[0]_AND_188_o falling

  Data Path: clr to control/pipe1_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[0]_AND_189_o1 (control/rst_gap1[0]_AND_189_o)
     LDC:CLR                   0.325          control/pipe1_20_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[1]_AND_186_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_21_LDC (LATCH)
  Destination Clock: control/rst_gap1[1]_AND_186_o falling

  Data Path: clr to control/pipe1_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[1]_AND_187_o1 (control/rst_gap1[1]_AND_187_o)
     LDC:CLR                   0.325          control/pipe1_21_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[2]_AND_184_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_22_LDC (LATCH)
  Destination Clock: control/rst_gap1[2]_AND_184_o falling

  Data Path: clr to control/pipe1_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[2]_AND_185_o1 (control/rst_gap1[2]_AND_185_o)
     LDC:CLR                   0.325          control/pipe1_22_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[4]_AND_180_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_24_LDC (LATCH)
  Destination Clock: control/rst_gap1[4]_AND_180_o falling

  Data Path: clr to control/pipe1_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[4]_AND_181_o1 (control/rst_gap1[4]_AND_181_o)
     LDC:CLR                   0.325          control/pipe1_24_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[5]_AND_178_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_25_LDC (LATCH)
  Destination Clock: control/rst_gap1[5]_AND_178_o falling

  Data Path: clr to control/pipe1_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[5]_AND_179_o1 (control/rst_gap1[5]_AND_179_o)
     LDC:CLR                   0.325          control/pipe1_25_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[3]_AND_182_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_23_LDC (LATCH)
  Destination Clock: control/rst_gap1[3]_AND_182_o falling

  Data Path: clr to control/pipe1_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[3]_AND_183_o1 (control/rst_gap1[3]_AND_183_o)
     LDC:CLR                   0.325          control/pipe1_23_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[6]_AND_176_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_26_LDC (LATCH)
  Destination Clock: control/rst_gap1[6]_AND_176_o falling

  Data Path: clr to control/pipe1_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[6]_AND_177_o1 (control/rst_gap1[6]_AND_177_o)
     LDC:CLR                   0.325          control/pipe1_26_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_170_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_1_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_170_o falling

  Data Path: clr to control/gap3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_171_o1 (control/rst_PWR_2_o_AND_171_o)
     LDC:CLR                   0.325          control/gap3_1_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_168_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_2_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_168_o falling

  Data Path: clr to control/gap3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_169_o1 (control/rst_PWR_2_o_AND_169_o)
     LDC:CLR                   0.325          control/gap3_2_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_166_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_3_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_166_o falling

  Data Path: clr to control/gap3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_167_o1 (control/rst_PWR_2_o_AND_167_o)
     LDC:CLR                   0.325          control/gap3_3_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_164_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_4_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_164_o falling

  Data Path: clr to control/gap3_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_165_o1 (control/rst_PWR_2_o_AND_165_o)
     LDC:CLR                   0.325          control/gap3_4_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_162_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_5_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_162_o falling

  Data Path: clr to control/gap3_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_163_o1 (control/rst_PWR_2_o_AND_163_o)
     LDC:CLR                   0.325          control/gap3_5_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0014_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.743ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_6_LDC (LATCH)
  Destination Clock: control/rst_BUS_0014_AND_159_o falling

  Data Path: clr to control/gap3_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0014_AND_158_o1 (control/rst_BUS_0014_AND_158_o)
     LDC:CLR                   0.325          control/gap3_6_LDC
    ----------------------------------------
    Total                      1.743ns (0.378ns logic, 1.365ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_154_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.592ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_1_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_154_o falling

  Data Path: clr to control/gap2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.809  clr_IBUF (clr_IBUF)
     LUT3:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_155_o1 (control/rst_PWR_2_o_AND_155_o)
     LDC:CLR                   0.325          control/gap2_1_LDC
    ----------------------------------------
    Total                      1.592ns (0.378ns logic, 1.214ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_152_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_2_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_152_o falling

  Data Path: clr to control/gap2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_153_o1 (control/rst_PWR_2_o_AND_153_o)
     LDC:CLR                   0.325          control/gap2_2_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_150_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_3_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_150_o falling

  Data Path: clr to control/gap2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_151_o1 (control/rst_PWR_2_o_AND_151_o)
     LDC:CLR                   0.325          control/gap2_3_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_148_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_4_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_148_o falling

  Data Path: clr to control/gap2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_149_o1 (control/rst_PWR_2_o_AND_149_o)
     LDC:CLR                   0.325          control/gap2_4_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_146_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_5_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_146_o falling

  Data Path: clr to control/gap2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_147_o1 (control/rst_PWR_2_o_AND_147_o)
     LDC:CLR                   0.325          control/gap2_5_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0012_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.743ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_6_LDC (LATCH)
  Destination Clock: control/rst_BUS_0012_AND_143_o falling

  Data Path: clr to control/gap2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0012_AND_142_o1 (control/rst_BUS_0012_AND_142_o)
     LDC:CLR                   0.325          control/gap2_6_LDC
    ----------------------------------------
    Total                      1.743ns (0.378ns logic, 1.365ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_138_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_1_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_138_o falling

  Data Path: clr to control/gap1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_139_o1 (control/rst_PWR_2_o_AND_139_o)
     LDC:CLR                   0.325          control/gap1_1_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_136_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_2_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_136_o falling

  Data Path: clr to control/gap1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_137_o1 (control/rst_PWR_2_o_AND_137_o)
     LDC:CLR                   0.325          control/gap1_2_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_134_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_3_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_134_o falling

  Data Path: clr to control/gap1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_135_o1 (control/rst_PWR_2_o_AND_135_o)
     LDC:CLR                   0.325          control/gap1_3_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_132_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_4_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_132_o falling

  Data Path: clr to control/gap1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_133_o1 (control/rst_PWR_2_o_AND_133_o)
     LDC:CLR                   0.325          control/gap1_4_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_130_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_5_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_130_o falling

  Data Path: clr to control/gap1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_131_o1 (control/rst_PWR_2_o_AND_131_o)
     LDC:CLR                   0.325          control/gap1_5_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0010_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.417ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_6_LDC (LATCH)
  Destination Clock: control/rst_BUS_0010_AND_127_o falling

  Data Path: clr to control/gap1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.620  clr_IBUF (clr_IBUF)
     LUT2:I1->O            4   0.053   0.419  control/rst_BUS_0010_AND_126_o1 (control/rst_BUS_0010_AND_126_o)
     LDC:CLR                   0.325          control/gap1_6_LDC
    ----------------------------------------
    Total                      1.417ns (0.378ns logic, 1.039ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_122_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.625ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_1_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_122_o falling

  Data Path: clr to control/pipe3_y_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.842  clr_IBUF (clr_IBUF)
     LUT4:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_123_o1 (control/rst_GND_2_o_AND_123_o)
     LDC:CLR                   0.325          control/pipe3_y_1_LDC
    ----------------------------------------
    Total                      1.625ns (0.378ns logic, 1.247ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_118_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_3_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_118_o falling

  Data Path: clr to control/pipe3_y_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_119_o1 (control/rst_GND_2_o_AND_119_o)
     LDC:CLR                   0.325          control/pipe3_y_3_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_116_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_4_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_116_o falling

  Data Path: clr to control/pipe3_y_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_117_o1 (control/rst_GND_2_o_AND_117_o)
     LDC:CLR                   0.325          control/pipe3_y_4_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_120_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_2_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_120_o falling

  Data Path: clr to control/pipe3_y_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_121_o1 (control/rst_GND_2_o_AND_121_o)
     LDC:CLR                   0.325          control/pipe3_y_2_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_114_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_5_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_114_o falling

  Data Path: clr to control/pipe3_y_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_115_o1 (control/rst_GND_2_o_AND_115_o)
     LDC:CLR                   0.325          control/pipe3_y_5_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_112_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_6_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_112_o falling

  Data Path: clr to control/pipe3_y_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_113_o1 (control/rst_GND_2_o_AND_113_o)
     LDC:CLR                   0.325          control/pipe3_y_6_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_110_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_7_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_110_o falling

  Data Path: clr to control/pipe3_y_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_111_o1 (control/rst_GND_2_o_AND_111_o)
     LDC:CLR                   0.325          control/pipe3_y_7_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_108_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_8_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_108_o falling

  Data Path: clr to control/pipe3_y_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_109_o1 (control/rst_GND_2_o_AND_109_o)
     LDC:CLR                   0.325          control/pipe3_y_8_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_102_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.625ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_1_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_102_o falling

  Data Path: clr to control/pipe2_y_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.842  clr_IBUF (clr_IBUF)
     LUT4:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_103_o1 (control/rst_GND_2_o_AND_103_o)
     LDC:CLR                   0.325          control/pipe2_y_1_LDC
    ----------------------------------------
    Total                      1.625ns (0.378ns logic, 1.247ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_100_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_2_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_100_o falling

  Data Path: clr to control/pipe2_y_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_101_o1 (control/rst_GND_2_o_AND_101_o)
     LDC:CLR                   0.325          control/pipe2_y_2_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_3_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_98_o falling

  Data Path: clr to control/pipe2_y_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_99_o1 (control/rst_GND_2_o_AND_99_o)
     LDC:CLR                   0.325          control/pipe2_y_3_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_96_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_4_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_96_o falling

  Data Path: clr to control/pipe2_y_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_97_o1 (control/rst_GND_2_o_AND_97_o)
     LDC:CLR                   0.325          control/pipe2_y_4_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_94_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_5_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_94_o falling

  Data Path: clr to control/pipe2_y_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_95_o1 (control/rst_GND_2_o_AND_95_o)
     LDC:CLR                   0.325          control/pipe2_y_5_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_92_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_6_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_92_o falling

  Data Path: clr to control/pipe2_y_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_93_o1 (control/rst_GND_2_o_AND_93_o)
     LDC:CLR                   0.325          control/pipe2_y_6_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_8_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_88_o falling

  Data Path: clr to control/pipe2_y_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_89_o1 (control/rst_GND_2_o_AND_89_o)
     LDC:CLR                   0.325          control/pipe2_y_8_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_90_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_7_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_90_o falling

  Data Path: clr to control/pipe2_y_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_91_o1 (control/rst_GND_2_o_AND_91_o)
     LDC:CLR                   0.325          control/pipe2_y_7_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_82_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.625ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_1_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_82_o falling

  Data Path: clr to control/pipe1_y_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.842  clr_IBUF (clr_IBUF)
     LUT4:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_83_o1 (control/rst_GND_2_o_AND_83_o)
     LDC:CLR                   0.325          control/pipe1_y_1_LDC
    ----------------------------------------
    Total                      1.625ns (0.378ns logic, 1.247ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_80_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_2_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_80_o falling

  Data Path: clr to control/pipe1_y_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_81_o1 (control/rst_GND_2_o_AND_81_o)
     LDC:CLR                   0.325          control/pipe1_y_2_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_78_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_3_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_78_o falling

  Data Path: clr to control/pipe1_y_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_79_o1 (control/rst_GND_2_o_AND_79_o)
     LDC:CLR                   0.325          control/pipe1_y_3_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_76_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_4_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_76_o falling

  Data Path: clr to control/pipe1_y_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_77_o1 (control/rst_GND_2_o_AND_77_o)
     LDC:CLR                   0.325          control/pipe1_y_4_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_74_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_5_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_74_o falling

  Data Path: clr to control/pipe1_y_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.946  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_75_o1 (control/rst_GND_2_o_AND_75_o)
     LDC:CLR                   0.325          control/pipe1_y_5_LDC
    ----------------------------------------
    Total                      1.729ns (0.378ns logic, 1.351ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_72_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_6_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_72_o falling

  Data Path: clr to control/pipe1_y_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.692  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_73_o1 (control/rst_GND_2_o_AND_73_o)
     LDC:CLR                   0.325          control/pipe1_y_6_LDC
    ----------------------------------------
    Total                      1.475ns (0.378ns logic, 1.097ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_7_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_70_o falling

  Data Path: clr to control/pipe1_y_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_71_o1 (control/rst_GND_2_o_AND_71_o)
     LDC:CLR                   0.325          control/pipe1_y_7_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_68_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.715ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_8_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_68_o falling

  Data Path: clr to control/pipe1_y_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           279   0.000   0.932  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_69_o1 (control/rst_GND_2_o_AND_69_o)
     LDC:CLR                   0.325          control/pipe1_y_8_LDC
    ----------------------------------------
    Total                      1.715ns (0.378ns logic, 1.337ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 126 / 11
-------------------------------------------------------------------------
Offset:              3.741ns (Levels of Logic = 5)
  Source:            display/d_0/d0/clkdiv_16 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: display/d_0/d0/clkdiv_16 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.792  display/d_0/d0/clkdiv_16 (display/d_0/d0/clkdiv_16)
     LUT6:I0->O            7   0.053   0.439  display/d_0/d1/Mmux_Hex41 (display/d_0/HEX<3>)
     INV:I->O              9   0.393   0.792  display/d_0/d2/d_1_5 (display/d_0/d2/D3_N)
     LUT6:I0->O            1   0.053   0.485  display/d_0/d2/g1 (display/d_0/d2/g)
     LUT5:I3->O            1   0.053   0.399  display/d_0/d2/g2 (seg_6_OBUF)
     OBUF:I->O                 0.000          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.741ns (0.834ns logic, 2.907ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control/m2/clk_100ms'
  Total number of paths / destination ports: 236 / 7
-------------------------------------------------------------------------
Offset:              3.590ns (Levels of Logic = 5)
  Source:            control/score_7 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      control/m2/clk_100ms rising

  Data Path: control/score_7 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.282   0.641  control/score_7 (control/score_7)
     LUT6:I2->O            7   0.053   0.439  display/d_0/d1/Mmux_Hex41 (display/d_0/HEX<3>)
     INV:I->O              9   0.393   0.792  display/d_0/d2/d_1_5 (display/d_0/d2/D3_N)
     LUT6:I0->O            1   0.053   0.485  display/d_0/d2/g1 (display/d_0/d2/g)
     LUT5:I3->O            1   0.053   0.399  display/d_0/d2/g2 (seg_6_OBUF)
     OBUF:I->O                 0.000          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.590ns (0.834ns logic, 2.756ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display/d_0/d0/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            display/vga_sync/r_3 (FF)
  Destination:       rgb<11> (PAD)
  Source Clock:      display/d_0/d0/clkdiv_1 rising

  Data Path: display/vga_sync/r_3 to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  display/vga_sync/r_3 (display/vga_sync/r_3)
     OBUF:I->O                 0.000          rgb_11_OBUF (rgb<11>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.499|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/m0/clk_div_17
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
control/m0/clk_div_17|    2.141|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/m2/clk_100ms
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |   66.521|         |         |         |
control/m0/clk_div_17         |    1.866|         |         |         |
control/m2/clk_100ms          |   13.585|         |         |         |
control/rst_BUS_0001_AND_52_o |         |    3.180|         |         |
control/rst_BUS_0001_AND_53_o |         |    4.050|         |         |
control/rst_BUS_0001_AND_56_o |         |    3.802|         |         |
control/rst_BUS_0001_AND_58_o |         |    3.737|         |         |
control/rst_BUS_0001_AND_60_o |         |    4.056|         |         |
control/rst_BUS_0001_AND_62_o |         |    3.973|         |         |
control/rst_BUS_0010_AND_126_o|         |    5.288|         |         |
control/rst_BUS_0010_AND_127_o|         |    5.303|         |         |
control/rst_BUS_0012_AND_142_o|         |    6.130|         |         |
control/rst_BUS_0012_AND_143_o|         |    6.145|         |         |
control/rst_BUS_0014_AND_158_o|         |    5.908|         |         |
control/rst_BUS_0014_AND_159_o|         |    5.923|         |         |
control/rst_GND_2_o_AND_100_o |         |    6.481|         |         |
control/rst_GND_2_o_AND_102_o |         |    6.496|         |         |
control/rst_GND_2_o_AND_104_o |         |    6.576|         |         |
control/rst_GND_2_o_AND_106_o |         |    5.929|         |         |
control/rst_GND_2_o_AND_108_o |         |    6.113|         |         |
control/rst_GND_2_o_AND_110_o |         |    6.184|         |         |
control/rst_GND_2_o_AND_112_o |         |    6.199|         |         |
control/rst_GND_2_o_AND_114_o |         |    6.214|         |         |
control/rst_GND_2_o_AND_116_o |         |    6.229|         |         |
control/rst_GND_2_o_AND_118_o |         |    6.244|         |         |
control/rst_GND_2_o_AND_120_o |         |    6.259|         |         |
control/rst_GND_2_o_AND_122_o |         |    6.274|         |         |
control/rst_GND_2_o_AND_26_o  |         |    4.749|         |         |
control/rst_GND_2_o_AND_28_o  |         |    4.722|         |         |
control/rst_GND_2_o_AND_30_o  |         |    4.508|         |         |
control/rst_GND_2_o_AND_32_o  |         |    4.631|         |         |
control/rst_GND_2_o_AND_34_o  |         |    4.671|         |         |
control/rst_GND_2_o_AND_36_o  |         |    4.769|         |         |
control/rst_GND_2_o_AND_38_o  |         |    4.412|         |         |
control/rst_GND_2_o_AND_40_o  |         |    4.562|         |         |
control/rst_GND_2_o_AND_42_o  |         |    4.427|         |         |
control/rst_GND_2_o_AND_66_o  |         |    5.309|         |         |
control/rst_GND_2_o_AND_68_o  |         |    5.493|         |         |
control/rst_GND_2_o_AND_70_o  |         |    5.564|         |         |
control/rst_GND_2_o_AND_72_o  |         |    5.579|         |         |
control/rst_GND_2_o_AND_74_o  |         |    5.594|         |         |
control/rst_GND_2_o_AND_76_o  |         |    5.609|         |         |
control/rst_GND_2_o_AND_78_o  |         |    5.624|         |         |
control/rst_GND_2_o_AND_80_o  |         |    5.639|         |         |
control/rst_GND_2_o_AND_82_o  |         |    5.654|         |         |
control/rst_GND_2_o_AND_86_o  |         |    6.151|         |         |
control/rst_GND_2_o_AND_88_o  |         |    6.335|         |         |
control/rst_GND_2_o_AND_90_o  |         |    6.406|         |         |
control/rst_GND_2_o_AND_92_o  |         |    6.421|         |         |
control/rst_GND_2_o_AND_94_o  |         |    6.436|         |         |
control/rst_GND_2_o_AND_96_o  |         |    6.451|         |         |
control/rst_GND_2_o_AND_98_o  |         |    6.466|         |         |
control/rst_PWR_2_o_AND_130_o |         |    5.318|         |         |
control/rst_PWR_2_o_AND_132_o |         |    5.333|         |         |
control/rst_PWR_2_o_AND_134_o |         |    5.342|         |         |
control/rst_PWR_2_o_AND_136_o |         |    5.363|         |         |
control/rst_PWR_2_o_AND_138_o |         |    5.378|         |         |
control/rst_PWR_2_o_AND_146_o |         |    6.160|         |         |
control/rst_PWR_2_o_AND_148_o |         |    6.175|         |         |
control/rst_PWR_2_o_AND_150_o |         |    6.184|         |         |
control/rst_PWR_2_o_AND_152_o |         |    6.205|         |         |
control/rst_PWR_2_o_AND_154_o |         |    6.220|         |         |
control/rst_PWR_2_o_AND_162_o |         |    5.938|         |         |
control/rst_PWR_2_o_AND_164_o |         |    5.953|         |         |
control/rst_PWR_2_o_AND_166_o |         |    5.962|         |         |
control/rst_PWR_2_o_AND_168_o |         |    5.983|         |         |
control/rst_PWR_2_o_AND_170_o |         |    5.998|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0001_AND_52_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   61.495|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0001_AND_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   61.183|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0001_AND_56_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   61.358|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0001_AND_58_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   60.417|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0001_AND_60_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   60.417|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0001_AND_62_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.634|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0010_AND_126_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.917|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0010_AND_127_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.989|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0012_AND_142_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.180|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0012_AND_143_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.854|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0014_AND_158_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.636|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0014_AND_159_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.310|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_100_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.867|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_102_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.003|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_104_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.558|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_106_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.251|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_108_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.161|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_110_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.127|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_112_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.349|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_114_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.634|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_116_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.557|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_118_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.433|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_120_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.583|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_122_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.719|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_26_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   62.002|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   62.125|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   61.224|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_32_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   60.855|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_34_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   61.101|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_36_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   60.668|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_38_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   59.927|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.875|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_42_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.254|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_66_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.794|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_68_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.334|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_70_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.509|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_72_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_74_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.774|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_76_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.716|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_78_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.632|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_80_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.782|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_82_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   62.846|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_86_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.521|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.431|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_90_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.411|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_92_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.633|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_94_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_96_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.841|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_98_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.717|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_130_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.034|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_132_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.591|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_134_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.248|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_136_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.703|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_138_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.956|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_146_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.152|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_148_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.391|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_150_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.250|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_152_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.724|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_154_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.607|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_162_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.608|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_164_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.847|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_166_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.706|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_168_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.180|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_170_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.445|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[0]_AND_188_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.070|         |
control/rst_GND_2_o_AND_104_o|         |         |    2.365|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[1]_AND_186_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_138_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[2]_AND_184_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_136_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[3]_AND_182_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_134_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[4]_AND_180_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_132_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[5]_AND_178_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_130_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[6]_AND_176_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0010_AND_127_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[7]_AND_174_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0010_AND_126_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[1]_AND_242_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_154_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[2]_AND_240_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_152_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[3]_AND_238_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_150_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[4]_AND_236_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_148_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[5]_AND_234_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_146_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[6]_AND_232_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0012_AND_143_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[7]_AND_230_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0012_AND_142_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[1]_AND_298_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_170_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[2]_AND_296_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_168_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[3]_AND_294_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_166_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[4]_AND_292_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_164_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[5]_AND_290_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_162_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[6]_AND_288_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0014_AND_159_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[7]_AND_286_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0014_AND_158_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[1]_AND_206_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.584|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[2]_AND_204_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.576|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[3]_AND_202_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.570|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[4]_AND_200_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[5]_AND_198_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.570|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[6]_AND_196_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.558|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[7]_AND_194_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.558|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[8]_AND_192_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[9]_AND_190_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.537|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[0]_AND_228_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_104_o|         |         |    2.352|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[1]_AND_226_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_82_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[2]_AND_224_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_80_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[3]_AND_222_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_78_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[4]_AND_220_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_76_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[5]_AND_218_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_74_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[6]_AND_216_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_72_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[7]_AND_214_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_70_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[8]_AND_212_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.062|         |
control/rst_GND_2_o_AND_68_o|         |         |    2.286|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[9]_AND_210_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_66_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[1]_AND_262_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.584|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[2]_AND_260_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.576|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[3]_AND_258_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.570|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[4]_AND_256_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[5]_AND_254_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.563|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[6]_AND_252_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[7]_AND_250_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[8]_AND_248_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.544|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[9]_AND_246_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.531|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[0]_AND_284_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.057|         |
control/rst_GND_2_o_AND_104_o|         |         |    2.352|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[1]_AND_282_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_102_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[2]_AND_280_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_100_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[3]_AND_278_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_98_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[4]_AND_276_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_96_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[5]_AND_274_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_94_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[6]_AND_272_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_92_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[7]_AND_270_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_90_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[8]_AND_268_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.062|         |
control/rst_GND_2_o_AND_88_o|         |         |    2.286|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[9]_AND_266_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_86_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[1]_AND_318_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.584|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[2]_AND_316_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.576|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[3]_AND_314_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.570|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[4]_AND_312_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[5]_AND_310_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.563|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[6]_AND_308_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[7]_AND_306_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[8]_AND_304_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.537|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[9]_AND_302_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.531|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[0]_AND_340_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.057|         |
control/rst_GND_2_o_AND_104_o|         |         |    2.352|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[1]_AND_338_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_122_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[2]_AND_336_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_120_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[3]_AND_334_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_118_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[4]_AND_332_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_116_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[5]_AND_330_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_114_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[6]_AND_328_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_112_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[7]_AND_326_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_110_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[8]_AND_324_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.062|         |
control/rst_GND_2_o_AND_108_o|         |         |    2.286|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[9]_AND_322_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.063|         |
control/rst_GND_2_o_AND_106_o|         |         |    2.287|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock display/d_0/d0/clkdiv_1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms            |   24.242|         |         |         |
control/rst_gap1[0]_AND_188_o   |         |   21.734|         |         |
control/rst_gap1[1]_AND_186_o   |         |   21.904|         |         |
control/rst_gap1[2]_AND_184_o   |         |   22.040|         |         |
control/rst_gap1[3]_AND_182_o   |         |   21.151|         |         |
control/rst_gap1[4]_AND_180_o   |         |   20.320|         |         |
control/rst_gap1[5]_AND_178_o   |         |   19.574|         |         |
control/rst_gap1[6]_AND_176_o   |         |   18.782|         |         |
control/rst_gap1[7]_AND_174_o   |         |   18.071|         |         |
control/rst_gap2[1]_AND_242_o   |         |   22.126|         |         |
control/rst_gap2[2]_AND_240_o   |         |   22.262|         |         |
control/rst_gap2[3]_AND_238_o   |         |   21.373|         |         |
control/rst_gap2[4]_AND_236_o   |         |   20.542|         |         |
control/rst_gap2[5]_AND_234_o   |         |   19.796|         |         |
control/rst_gap2[6]_AND_232_o   |         |   19.004|         |         |
control/rst_gap2[7]_AND_230_o   |         |   18.293|         |         |
control/rst_gap3[1]_AND_298_o   |         |   21.976|         |         |
control/rst_gap3[2]_AND_296_o   |         |   22.112|         |         |
control/rst_gap3[3]_AND_294_o   |         |   21.223|         |         |
control/rst_gap3[4]_AND_292_o   |         |   20.392|         |         |
control/rst_gap3[5]_AND_290_o   |         |   19.646|         |         |
control/rst_gap3[6]_AND_288_o   |         |   18.854|         |         |
control/rst_gap3[7]_AND_286_o   |         |   18.143|         |         |
control/rst_pipe1_x[1]_AND_206_o|         |   24.466|         |         |
control/rst_pipe1_x[2]_AND_204_o|         |   24.451|         |         |
control/rst_pipe1_x[3]_AND_202_o|         |   24.436|         |         |
control/rst_pipe1_x[4]_AND_200_o|         |   24.421|         |         |
control/rst_pipe1_x[5]_AND_198_o|         |   24.029|         |         |
control/rst_pipe1_x[6]_AND_196_o|         |   24.014|         |         |
control/rst_pipe1_x[7]_AND_194_o|         |   23.999|         |         |
control/rst_pipe1_x[8]_AND_192_o|         |   23.984|         |         |
control/rst_pipe1_x[9]_AND_190_o|         |   23.969|         |         |
control/rst_pipe1_y[0]_AND_228_o|         |   21.852|         |         |
control/rst_pipe1_y[1]_AND_226_o|         |   21.976|         |         |
control/rst_pipe1_y[2]_AND_224_o|         |   22.080|         |         |
control/rst_pipe1_y[3]_AND_222_o|         |   21.391|         |         |
control/rst_pipe1_y[4]_AND_220_o|         |   21.400|         |         |
control/rst_pipe1_y[5]_AND_218_o|         |   21.066|         |         |
control/rst_pipe1_y[6]_AND_216_o|         |   20.671|         |         |
control/rst_pipe1_y[7]_AND_214_o|         |   20.651|         |         |
control/rst_pipe1_y[8]_AND_212_o|         |   19.095|         |         |
control/rst_pipe1_y[9]_AND_210_o|         |   18.708|         |         |
control/rst_pipe2_x[1]_AND_262_o|         |   24.452|         |         |
control/rst_pipe2_x[2]_AND_260_o|         |   24.437|         |         |
control/rst_pipe2_x[3]_AND_258_o|         |   24.422|         |         |
control/rst_pipe2_x[4]_AND_256_o|         |   24.407|         |         |
control/rst_pipe2_x[5]_AND_254_o|         |   24.015|         |         |
control/rst_pipe2_x[6]_AND_252_o|         |   24.000|         |         |
control/rst_pipe2_x[7]_AND_250_o|         |   23.985|         |         |
control/rst_pipe2_x[8]_AND_248_o|         |   23.970|         |         |
control/rst_pipe2_x[9]_AND_246_o|         |   23.955|         |         |
control/rst_pipe2_y[0]_AND_284_o|         |   22.082|         |         |
control/rst_pipe2_y[1]_AND_282_o|         |   22.198|         |         |
control/rst_pipe2_y[2]_AND_280_o|         |   22.302|         |         |
control/rst_pipe2_y[3]_AND_278_o|         |   21.613|         |         |
control/rst_pipe2_y[4]_AND_276_o|         |   21.622|         |         |
control/rst_pipe2_y[5]_AND_274_o|         |   21.288|         |         |
control/rst_pipe2_y[6]_AND_272_o|         |   20.893|         |         |
control/rst_pipe2_y[7]_AND_270_o|         |   20.873|         |         |
control/rst_pipe2_y[8]_AND_268_o|         |   19.317|         |         |
control/rst_pipe2_y[9]_AND_266_o|         |   19.264|         |         |
control/rst_pipe3_x[1]_AND_318_o|         |   24.329|         |         |
control/rst_pipe3_x[2]_AND_316_o|         |   24.314|         |         |
control/rst_pipe3_x[3]_AND_314_o|         |   24.299|         |         |
control/rst_pipe3_x[4]_AND_312_o|         |   24.284|         |         |
control/rst_pipe3_x[5]_AND_310_o|         |   23.892|         |         |
control/rst_pipe3_x[6]_AND_308_o|         |   23.877|         |         |
control/rst_pipe3_x[7]_AND_306_o|         |   23.862|         |         |
control/rst_pipe3_x[8]_AND_304_o|         |   23.847|         |         |
control/rst_pipe3_x[9]_AND_302_o|         |   23.832|         |         |
control/rst_pipe3_y[0]_AND_340_o|         |   21.932|         |         |
control/rst_pipe3_y[1]_AND_338_o|         |   22.048|         |         |
control/rst_pipe3_y[2]_AND_336_o|         |   22.152|         |         |
control/rst_pipe3_y[3]_AND_334_o|         |   21.463|         |         |
control/rst_pipe3_y[4]_AND_332_o|         |   21.472|         |         |
control/rst_pipe3_y[5]_AND_330_o|         |   21.138|         |         |
control/rst_pipe3_y[6]_AND_328_o|         |   20.743|         |         |
control/rst_pipe3_y[7]_AND_326_o|         |   20.723|         |         |
control/rst_pipe3_y[8]_AND_324_o|         |   19.167|         |         |
control/rst_pipe3_y[9]_AND_322_o|         |   19.679|         |         |
display/d_0/d0/clkdiv_1         |   45.696|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock display/d_0/d0/clkdiv_22
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
display/d_0/d0/clkdiv_22|    1.597|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 94.00 secs
Total CPU time to Xst completion: 93.20 secs
 
--> 

Total memory usage is 4786844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  129 (   0 filtered)
Number of infos    :   15 (   0 filtered)

