5:15:36 PM
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@E: CD164 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":16:2:16:9|variable declaration is not legal here
1 error parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
1 error parsing file C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
1 error parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:16:51 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@E: CD242 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":16:9:16:16|Expecting ;
@E: CD169 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":16:9:16:16|Illegal declaration
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:45:23 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@E: CD242 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":16:9:16:16|Expecting ;
@E: CD169 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":16:9:16:16|Illegal declaration
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:45:58 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@E: CG103 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":23:18:23:18|Expecting expression
1 error parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
1 error parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:51:06 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@E: CG103 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":23:19:23:19|Expecting expression
1 error parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
1 error parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:51:41 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@E: CG103 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":23:19:23:19|Expecting expression
1 error parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
1 error parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:52:25 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
@E: CD716 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":21:28:21:30|Expression has ambiguous type
@E: CD351 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":21:28:21:30|Can't implement expression type enumset yet
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:53:46 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
@E: CD716 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":23:17:23:19|Expression has ambiguous type
enum:'0'
@E: CD308 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":23:17:23:19|Unable to evaluate expression type
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:54:20 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
@E: CD716 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":23:17:23:19|Expression has ambiguous type
enum:'0'
@E: CD308 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":23:17:23:19|Unable to evaluate expression type
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:54:45 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
@W: CG296 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":20:9:20:15|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:19:24:26|Referenced variable position is not in sensitivity list
Post processing for work.pwm.ponasanje
@W: CL117 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Latch generated from process for signal position(7 downto 0); possible missing assignment in an if or case statement.
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(0) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(1) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(2) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(3) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(4) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(5) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(6) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(7) assign '0'; register removed by optimization
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(7) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(6) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(5) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(4) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(3) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(2) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(1) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(0) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(0) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(1) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(2) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(3) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(4) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(5) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(6) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(7) in PWM
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:55:51 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
@W: CG296 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":20:9:20:15|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:19:24:26|Referenced variable position is not in sensitivity list
Post processing for work.pwm.ponasanje
@W: CL117 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Latch generated from process for signal position(7 downto 0); possible missing assignment in an if or case statement.
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(0) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(1) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(2) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(3) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(4) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(5) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(6) assign '0'; register removed by optimization
@W: CL111 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|All reachable assignments to Broj.brojac(7) assign '0'; register removed by optimization
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(7) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(6) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(5) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(4) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(3) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(2) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(1) in PWM
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(0) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(0) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(1) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(2) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(3) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(4) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(5) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(6) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(7) in PWM
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 17:57:38 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(7 downto 0) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(7 downto 0) in PWM
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:04:39 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@E: CL219 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Multiple non-tristate drivers for net brojac(7 downto 0) in PWM
@E: CL229 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":17:9:17:14|Unresolved tristate drivers for net brojac(7 downto 0) in PWM
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:04:54 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD242 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:25:24:28|Expecting ;
@E: CD204 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:25:24:28|Expecting sequential statement
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:11:52 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD242 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:25:24:28|Expecting ;
@E: CD204 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:25:24:28|Expecting sequential statement
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:12:20 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD242 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:25:24:28|Expecting ;
@E: CD204 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":24:25:24:28|Expecting sequential statement
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:15:53 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:17:33 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:17:35 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     201.4 MHz     4.966         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 17 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:17:36 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               17         pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.03ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:17:40 2016
#


Top view:               main
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.887

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                 Arrival           
Instance             Reference            Type        Pin     Net             Time        Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.brojac[5]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]       0.540       -0.887
pwm0.brojac[0]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]       0.540       -0.838
pwm0.brojac[6]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[6]       0.540       -0.838
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[7]       0.540       -0.817
pwm0.brojac[1]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[1]       0.540       -0.789
pwm0.brojac[2]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[2]       0.540       -0.768
pwm0.brojac[3]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[3]       0.540       -0.705
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     Q       position[0]     0.540       0.241 
pwm0.brojac[4]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[4]       0.540       0.349 
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     Q       position[1]     0.540       0.381 
================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference            Type        Pin     Net             Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un7_brojac      4.922        -0.211
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      D       brojac_s[7]     4.922        0.241 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[7]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[6]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[5]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[4]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        22 uses
SB_DFF          9 uses
SB_DFFE         8 uses
VCC             1 use
SB_LUT4         27 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 133MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Fri May 27 18:17:41 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:17:54 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:17:55 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     201.4 MHz     4.966         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 17 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:17:56 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               17         pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.03ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:17:57 2016
#


Top view:               main
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.887

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                 Arrival           
Instance             Reference            Type        Pin     Net             Time        Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.brojac[5]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]       0.540       -0.887
pwm0.brojac[0]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]       0.540       -0.838
pwm0.brojac[6]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[6]       0.540       -0.838
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[7]       0.540       -0.817
pwm0.brojac[1]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[1]       0.540       -0.789
pwm0.brojac[2]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[2]       0.540       -0.768
pwm0.brojac[3]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[3]       0.540       -0.705
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     Q       position[0]     0.540       0.241 
pwm0.brojac[4]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[4]       0.540       0.349 
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     Q       position[1]     0.540       0.381 
================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference            Type        Pin     Net             Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un7_brojac      4.922        -0.211
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      D       brojac_s[7]     4.922        0.241 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[7]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[6]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[5]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[4]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        22 uses
SB_DFF          9 uses
SB_DFFE         8 uses
VCC             1 use
SB_LUT4         27 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:17:58 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	17
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	17
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	29/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	17
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 222.32 MHz | Target: 198.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 31
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 31
used logic cells: 29
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 47 
I1212: Iteration  1 :     9 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:21:03 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:21:04 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     157.1 MHz     6.364         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 26 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:21:04 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[16:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        26
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        26
------------------------------------------------------------


Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        26
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               26         pwm0.brojac[16]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 6.57ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:21:06 2016
#


Top view:               main
Requested Frequency:    152.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.160

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     152.1 MHz     129.3 MHz     6.574         7.734         -1.160     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  6.574       -1.160  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                    Starting                                               Arrival           
Instance            Reference            Type       Pin     Net            Time        Slack 
                    Clock                                                                    
---------------------------------------------------------------------------------------------
pwm0.brojac[6]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]      0.540       -1.160
pwm0.brojac[0]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]      0.540       -1.111
pwm0.brojac[7]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[7]      0.540       -1.111
pwm0.brojac[11]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[11]     0.540       -1.090
pwm0.brojac[13]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[13]     0.540       -1.090
pwm0.brojac[1]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]      0.540       -1.062
pwm0.brojac[8]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[8]      0.540       -1.041
pwm0.brojac[14]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[14]     0.540       -1.041
pwm0.brojac[12]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[12]     0.540       -1.027
pwm0.brojac[15]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[15]     0.540       -1.020
=============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference            Type        Pin     Net              Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un9_brojac       6.469        0.073 
pwm0.brojac[16]      main|CLK_3_33MHZ     SB_DFF      D       brojac_s[16]     6.469        0.526 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[0]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[7]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[6]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[5]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[4]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        40 uses
SB_DFF          18 uses
SB_DFFE         8 uses
VCC             1 use
SB_LUT4         48 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 48 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 48 = 48 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 18:21:06 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD126 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":12:3:12:3|Expecting identifier
@E: CD255 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":19:45:19:45|No identifier "clk_input" in scope
2 errors parsing file C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd
@END
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:23:27 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:23:38 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:23:39 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     157.1 MHz     6.364         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 26 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:23:39 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[16:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        26
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        26
------------------------------------------------------------


Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  46 /        26
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               26         pwm0.brojac[16]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 6.57ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:23:41 2016
#


Top view:               main
Requested Frequency:    152.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.160

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     152.1 MHz     129.3 MHz     6.574         7.734         -1.160     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  6.574       -1.160  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                    Starting                                               Arrival           
Instance            Reference            Type       Pin     Net            Time        Slack 
                    Clock                                                                    
---------------------------------------------------------------------------------------------
pwm0.brojac[6]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]      0.540       -1.160
pwm0.brojac[0]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]      0.540       -1.111
pwm0.brojac[7]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[7]      0.540       -1.111
pwm0.brojac[11]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[11]     0.540       -1.090
pwm0.brojac[13]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[13]     0.540       -1.090
pwm0.brojac[1]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]      0.540       -1.062
pwm0.brojac[8]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[8]      0.540       -1.041
pwm0.brojac[14]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[14]     0.540       -1.041
pwm0.brojac[12]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[12]     0.540       -1.027
pwm0.brojac[15]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[15]     0.540       -1.020
=============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference            Type        Pin     Net              Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac       6.574        -1.160
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un9_brojac       6.469        0.073 
pwm0.brojac[16]      main|CLK_3_33MHZ     SB_DFF      D       brojac_s[16]     6.469        0.526 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[0]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[7]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[6]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[5]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.574
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.574

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.160

    Number of logic level(s):                3
    Starting point:                          pwm0.brojac[6] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[6]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[6]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIUCL21[11]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIUCL21[11]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIQIO93[10]     SB_LUT4     O        Out     0.449     4.408       -         
brojac_RNIQIO93[10]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     I0       In      -         5.779       -         
pwm0.brojac_RNIKQ185[10]     SB_LUT4     O        Out     0.449     6.227       -         
un7_brojac                   Net         -        -       1.507     -           8         
pwm0.position[4]             SB_DFFE     E        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        40 uses
SB_DFF          18 uses
SB_DFFE         8 uses
VCC             1 use
SB_LUT4         48 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 48 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 48 = 48 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 18:23:41 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	48
    Number of DFFs      	:	26
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	50
    Number of DFFs      	:	26
    Number of Carrys    	:	40

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	17
    LogicCells                  :	50/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.4 (sec)

Final Design Statistics
    Number of LUTs      	:	50
    Number of DFFs      	:	26
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	50/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 155.81 MHz | Target: 152.21 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 117
used logic cells: 50
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 77 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:25:15 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:25:16 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     201.4 MHz     4.966         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 17 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:25:17 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               17         pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.03ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:25:19 2016
#


Top view:               main
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.887

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                 Arrival           
Instance             Reference            Type        Pin     Net             Time        Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.brojac[1]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[1]       0.540       -0.887
pwm0.brojac[2]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[2]       0.540       -0.838
pwm0.brojac[4]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[4]       0.540       -0.838
pwm0.brojac[3]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[3]       0.540       -0.817
pwm0.brojac[5]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]       0.540       -0.789
pwm0.brojac[6]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[6]       0.540       -0.768
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[7]       0.540       -0.705
pwm0.brojac[0]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]       0.540       -0.211
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     Q       position[0]     0.540       0.241 
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     Q       position[1]     0.540       0.381 
================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference            Type        Pin     Net             Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac      5.027        -0.887
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un8_brojac      4.922        -0.211
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      D       brojac_s[7]     4.922        0.241 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNI7PME1[1]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNI7PME1[1]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           8         
pwm0.position[7]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNI7PME1[1]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           8         
pwm0.position[6]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNI7PME1[1]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           8         
pwm0.position[5]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI7PME1[1]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNI7PME1[1]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           8         
pwm0.position[4]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        22 uses
SB_DFF          9 uses
SB_DFFE         8 uses
VCC             1 use
SB_LUT4         27 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:25:19 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
pwmsamradi_Implmnt: newer file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf detected. Need to run "Import P&R Input Files"


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	17
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	17
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	29/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	17
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 222.32 MHz | Target: 198.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 31
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 31
used logic cells: 29
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 47 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:26:34 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:26:35 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     175.7 MHz     5.692         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 22 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:26:36 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[12:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               22         pwm0.brojac[12]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.05ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:26:38 2016
#


Top view:               main
Requested Frequency:    198.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.891

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.1 MHz     168.4 MHz     5.049         5.940         -0.891     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.049       -0.891  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                    Starting                                               Arrival           
Instance            Reference            Type       Pin     Net            Time        Slack 
                    Clock                                                                    
---------------------------------------------------------------------------------------------
pwm0.brojac[0]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]      0.540       -0.891
pwm0.brojac[1]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]      0.540       -0.817
pwm0.brojac[4]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[4]      0.540       -0.817
pwm0.brojac[2]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[2]      0.540       -0.796
pwm0.brojac[9]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[9]      0.540       -0.796
pwm0.brojac[5]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[5]      0.540       -0.767
pwm0.brojac[3]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[3]      0.540       -0.747
pwm0.brojac[6]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]      0.540       -0.747
pwm0.brojac[10]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[10]     0.540       -0.733
pwm0.brojac[11]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[11]     0.540       -0.726
=============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference            Type        Pin     Net              Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un8_brojac       4.944        -0.891
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.brojac[12]      main|CLK_3_33MHZ     SB_DFF      D       brojac_s[12]     4.944        -0.439
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.049
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.944

    - Propagation time:                      5.835
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.891

    Number of logic level(s):                14
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
pwm0.brojac[0]                              SB_DFF       Q        Out     0.540     0.540       -         
brojac[0]                                   Net          -        -       1.599     -           4         
pwm0.PWM_proces\.un8_brojac_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
pwm0.PWM_proces\.un8_brojac_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
brojac_i[0]                                 Net          -        -       0.905     -           2         
pwm0.PWM_proces\.un8_brojac_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
pwm0.PWM_proces\.un8_brojac_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un8_brojac_cry_0                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
pwm0.PWM_proces\.un8_brojac_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un8_brojac_cry_1                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
pwm0.PWM_proces\.un8_brojac_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un8_brojac_cry_2                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
pwm0.PWM_proces\.un8_brojac_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un8_brojac_cry_3                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
pwm0.PWM_proces\.un8_brojac_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un8_brojac_cry_4                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
pwm0.PWM_proces\.un8_brojac_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un8_brojac_cry_5                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
pwm0.PWM_proces\.un8_brojac_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un8_brojac_cry_6                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
pwm0.PWM_proces\.un8_brojac_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un8_brojac_cry_7                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_8_c         SB_CARRY     CI       In      -         4.746       -         
pwm0.PWM_proces\.un8_brojac_cry_8_c         SB_CARRY     CO       Out     0.126     4.872       -         
un8_brojac_cry_8                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_9_c         SB_CARRY     CI       In      -         4.886       -         
pwm0.PWM_proces\.un8_brojac_cry_9_c         SB_CARRY     CO       Out     0.126     5.012       -         
un8_brojac_cry_9                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_10_c        SB_CARRY     CI       In      -         5.026       -         
pwm0.PWM_proces\.un8_brojac_cry_10_c        SB_CARRY     CO       Out     0.126     5.152       -         
un8_brojac_cry_10                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_11_c        SB_CARRY     CI       In      -         5.166       -         
pwm0.PWM_proces\.un8_brojac_cry_11_c        SB_CARRY     CO       Out     0.126     5.293       -         
un8_brojac_cry_11                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_12_c        SB_CARRY     CI       In      -         5.306       -         
pwm0.PWM_proces\.un8_brojac_cry_12_c        SB_CARRY     CO       Out     0.126     5.433       -         
un8_brojac                                  Net          -        -       0.402     -           1         
pwm0.pwm_out                                SB_DFF       D        In      -         5.835       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.940 is 2.866(48.2%) logic and 3.074(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[0]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                 Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[8]      SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[8]      SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                   Net         -        -       1.507     -           8         
pwm0.position[0]             SB_DFFE     E        In      -         5.915       -         
==========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[0]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                 Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[8]      SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[8]      SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                   Net         -        -       1.507     -           8         
pwm0.position[7]             SB_DFFE     E        In      -         5.915       -         
==========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[0]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                 Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[8]      SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[8]      SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                   Net         -        -       1.507     -           8         
pwm0.position[6]             SB_DFFE     E        In      -         5.915       -         
==========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
pwm0.brojac[0]               SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                    Net         -        -       1.599     -           4         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNI75FG1[10]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                 Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[8]      SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[8]      SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                   Net         -        -       1.507     -           8         
pwm0.position[5]             SB_DFFE     E        In      -         5.915       -         
==========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        32 uses
SB_DFF          14 uses
SB_DFFE         8 uses
VCC             1 use
SB_LUT4         38 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 38 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 18:26:38 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	22
    Number of Carrys    	:	32
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of Carrys    	:	32

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	40/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.2 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	22
    Number of Carrys    	:	32
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	40/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 194.96 MHz | Target: 198.02 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 52
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 52
used logic cells: 40
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 63 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:27:47 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:27:48 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     183.5 MHz     5.450         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 19 sequential elements including pwm0.position[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:27:48 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[4:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[12:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               19         pwm0.brojac[12]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.05ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:27:50 2016
#


Top view:               main
Requested Frequency:    198.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.891

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.1 MHz     168.4 MHz     5.049         5.940         -0.891     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.049       -0.891  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                    Starting                                               Arrival           
Instance            Reference            Type       Pin     Net            Time        Slack 
                    Clock                                                                    
---------------------------------------------------------------------------------------------
pwm0.brojac[0]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[0]      0.540       -0.891
pwm0.brojac[1]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[1]      0.540       -0.817
pwm0.brojac[2]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[2]      0.540       -0.817
pwm0.brojac[6]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[6]      0.540       -0.796
pwm0.brojac[8]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[8]      0.540       -0.796
pwm0.brojac[3]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[3]      0.540       -0.767
pwm0.brojac[4]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[4]      0.540       -0.747
pwm0.brojac[9]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[9]      0.540       -0.747
pwm0.brojac[7]      main|CLK_3_33MHZ     SB_DFF     Q       brojac[7]      0.540       -0.733
pwm0.brojac[10]     main|CLK_3_33MHZ     SB_DFF     Q       brojac[10]     0.540       -0.726
=============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference            Type        Pin     Net              Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un8_brojac       4.944        -0.891
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac       5.049        -0.866
pwm0.brojac[12]      main|CLK_3_33MHZ     SB_DFF      D       brojac_s[12]     4.944        -0.439
pwm0.brojac[11]      main|CLK_3_33MHZ     SB_DFF      D       brojac_s[11]     4.944        -0.298
pwm0.brojac[10]      main|CLK_3_33MHZ     SB_DFF      D       brojac_s[10]     4.944        -0.158
pwm0.brojac[9]       main|CLK_3_33MHZ     SB_DFF      D       brojac_s[9]      4.944        -0.018
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.049
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.944

    - Propagation time:                      5.835
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.891

    Number of logic level(s):                14
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
pwm0.brojac[0]                              SB_DFF       Q        Out     0.540     0.540       -         
brojac[0]                                   Net          -        -       1.599     -           4         
pwm0.PWM_proces\.un8_brojac_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
pwm0.PWM_proces\.un8_brojac_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
brojac_i[0]                                 Net          -        -       0.905     -           2         
pwm0.PWM_proces\.un8_brojac_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
pwm0.PWM_proces\.un8_brojac_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un8_brojac_cry_0                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
pwm0.PWM_proces\.un8_brojac_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un8_brojac_cry_1                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
pwm0.PWM_proces\.un8_brojac_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un8_brojac_cry_2                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
pwm0.PWM_proces\.un8_brojac_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un8_brojac_cry_3                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
pwm0.PWM_proces\.un8_brojac_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un8_brojac_cry_4                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
pwm0.PWM_proces\.un8_brojac_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un8_brojac_cry_5                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
pwm0.PWM_proces\.un8_brojac_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un8_brojac_cry_6                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
pwm0.PWM_proces\.un8_brojac_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un8_brojac_cry_7                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_8_c         SB_CARRY     CI       In      -         4.746       -         
pwm0.PWM_proces\.un8_brojac_cry_8_c         SB_CARRY     CO       Out     0.126     4.872       -         
un8_brojac_cry_8                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_9_c         SB_CARRY     CI       In      -         4.886       -         
pwm0.PWM_proces\.un8_brojac_cry_9_c         SB_CARRY     CO       Out     0.126     5.012       -         
un8_brojac_cry_9                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_10_c        SB_CARRY     CI       In      -         5.026       -         
pwm0.PWM_proces\.un8_brojac_cry_10_c        SB_CARRY     CO       Out     0.126     5.152       -         
un8_brojac_cry_10                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_11_c        SB_CARRY     CI       In      -         5.166       -         
pwm0.PWM_proces\.un8_brojac_cry_11_c        SB_CARRY     CO       Out     0.126     5.293       -         
un8_brojac_cry_11                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un8_brojac_cry_12_c        SB_CARRY     CI       In      -         5.306       -         
pwm0.PWM_proces\.un8_brojac_cry_12_c        SB_CARRY     CO       Out     0.126     5.433       -         
un8_brojac                                  Net          -        -       0.402     -           1         
pwm0.pwm_out                                SB_DFF       D        In      -         5.835       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.940 is 2.866(48.2%) logic and 3.074(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[0]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[5]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[5]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           5         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[0]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[5]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[5]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           5         
pwm0.position[4]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[3] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[0]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[5]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[5]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           5         
pwm0.position[3]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.position[2] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[0]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[0]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIQ79U1[0]     SB_LUT4     O        Out     0.449     2.588       -         
un6_brojac_1                Net         -        -       1.371     -           1         
pwm0.brojac_RNII8015[5]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNII8015[5]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           5         
pwm0.position[2]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        29 uses
SB_DFF          14 uses
SB_DFFE         5 uses
VCC             1 use
SB_LUT4         35 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 35 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:27:50 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	19
    Number of Carrys    	:	29
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of Carrys    	:	29

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	16
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	37/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of Carrys    	:	29
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	37/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 194.96 MHz | Target: 198.02 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 37
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:29:43 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:29:44 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     186.3 MHz     5.368         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 20 sequential elements including pwm0.position[12:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:29:45 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[12:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               20         pwm0.brojac[5] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.05ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:29:47 2016
#


Top view:               main
Requested Frequency:    198.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.891

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.1 MHz     168.4 MHz     5.049         5.940         -0.891     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.049       -0.891  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                 Arrival           
Instance             Reference            Type        Pin     Net             Time        Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.brojac[0]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]       0.540       -0.891
pwm0.brojac[1]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[1]       0.540       -0.866
pwm0.brojac[4]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[4]       0.540       -0.817
pwm0.brojac[5]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]       0.540       -0.796
pwm0.brojac[2]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[2]       0.540       -0.611
pwm0.brojac[3]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[3]       0.540       -0.470
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     Q       position[0]     0.540       -0.439
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     Q       position[1]     0.540       -0.298
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     Q       position[2]     0.540       -0.158
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     Q       position[3]     0.540       -0.018
================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                Required           
Instance             Reference            Type        Pin     Net            Time         Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un9_brojac     4.944        -0.891
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[8]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.049
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.944

    - Propagation time:                      5.835
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.891

    Number of logic level(s):                14
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
pwm0.brojac[0]                              SB_DFF       Q        Out     0.540     0.540       -         
brojac[0]                                   Net          -        -       1.599     -           4         
pwm0.PWM_proces\.un9_brojac_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
pwm0.PWM_proces\.un9_brojac_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
brojac_i[0]                                 Net          -        -       0.905     -           2         
pwm0.PWM_proces\.un9_brojac_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
pwm0.PWM_proces\.un9_brojac_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un9_brojac_cry_0                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
pwm0.PWM_proces\.un9_brojac_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un9_brojac_cry_1                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
pwm0.PWM_proces\.un9_brojac_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un9_brojac_cry_2                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
pwm0.PWM_proces\.un9_brojac_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un9_brojac_cry_3                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
pwm0.PWM_proces\.un9_brojac_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un9_brojac_cry_4                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
pwm0.PWM_proces\.un9_brojac_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un9_brojac_cry_5                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
pwm0.PWM_proces\.un9_brojac_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un9_brojac_cry_6                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
pwm0.PWM_proces\.un9_brojac_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un9_brojac_cry_7                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_8_c         SB_CARRY     CI       In      -         4.746       -         
pwm0.PWM_proces\.un9_brojac_cry_8_c         SB_CARRY     CO       Out     0.126     4.872       -         
un9_brojac_cry_8                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_9_c         SB_CARRY     CI       In      -         4.886       -         
pwm0.PWM_proces\.un9_brojac_cry_9_c         SB_CARRY     CO       Out     0.126     5.012       -         
un9_brojac_cry_9                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_10_c        SB_CARRY     CI       In      -         5.026       -         
pwm0.PWM_proces\.un9_brojac_cry_10_c        SB_CARRY     CO       Out     0.126     5.152       -         
un9_brojac_cry_10                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_11_c        SB_CARRY     CI       In      -         5.166       -         
pwm0.PWM_proces\.un9_brojac_cry_11_c        SB_CARRY     CO       Out     0.126     5.293       -         
un9_brojac_cry_11                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_12_c        SB_CARRY     CI       In      -         5.306       -         
pwm0.PWM_proces\.un9_brojac_cry_12_c        SB_CARRY     CO       Out     0.126     5.433       -         
un9_brojac                                  Net          -        -       0.402     -           1         
pwm0.pwm_out                                SB_DFF       D        In      -         5.835       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.940 is 2.866(48.2%) logic and 3.074(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[12] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[12]           SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[11] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[11]           SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[10] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[10]           SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        30 uses
SB_DFF          7 uses
SB_DFFE         13 uses
VCC             1 use
SB_LUT4         27 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:29:47 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD242 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:11:21:17|Expecting ;
@E: CD169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:11:21:17|Illegal declaration
2 errors parsing file C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd
@END
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:31:33 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD242 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:11:21:17|Expecting ;
@E: CD169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:11:21:17|Illegal declaration
2 errors parsing file C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd
@END
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:50:54 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD242 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:11:21:17|Expecting ;
@E: CD169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:11:21:17|Illegal declaration
2 errors parsing file C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd
@END
2 errors parsing file C:\fpga\pwm\pwm\pwm_samradi.vhd
@END
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
2 errors parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:51:14 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
@W: CL240 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":14:3:14:9|CLK_out is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":20:54:20:54|Pruning register new_clk_3  
@W: CL169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":26:2:26:3|Pruning register counter_2(8 downto 0)  
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@W: CL159 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":13:7:13:12|Input CLK_in is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:51:55 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:51:56 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     186.3 MHz     5.368         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 20 sequential elements including pwm0.position[12:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:51:57 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[12:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               20         pwm0.brojac[5] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.05ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:51:59 2016
#


Top view:               main
Requested Frequency:    198.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.891

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.1 MHz     168.4 MHz     5.049         5.940         -0.891     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.049       -0.891  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                 Arrival           
Instance             Reference            Type        Pin     Net             Time        Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.brojac[0]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]       0.540       -0.891
pwm0.brojac[1]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[1]       0.540       -0.866
pwm0.brojac[4]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[4]       0.540       -0.817
pwm0.brojac[5]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]       0.540       -0.796
pwm0.brojac[2]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[2]       0.540       -0.611
pwm0.brojac[3]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[3]       0.540       -0.470
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     Q       position[0]     0.540       -0.439
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     Q       position[1]     0.540       -0.298
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     Q       position[2]     0.540       -0.158
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     Q       position[3]     0.540       -0.018
================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                Required           
Instance             Reference            Type        Pin     Net            Time         Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un9_brojac     4.944        -0.891
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
pwm0.position[8]     main|CLK_3_33MHZ     SB_DFFE     E       un7_brojac     5.049        -0.866
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.049
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.944

    - Propagation time:                      5.835
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.891

    Number of logic level(s):                14
    Starting point:                          pwm0.brojac[0] / Q
    Ending point:                            pwm0.pwm_out / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
pwm0.brojac[0]                              SB_DFF       Q        Out     0.540     0.540       -         
brojac[0]                                   Net          -        -       1.599     -           4         
pwm0.PWM_proces\.un9_brojac_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
pwm0.PWM_proces\.un9_brojac_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
brojac_i[0]                                 Net          -        -       0.905     -           2         
pwm0.PWM_proces\.un9_brojac_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
pwm0.PWM_proces\.un9_brojac_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un9_brojac_cry_0                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
pwm0.PWM_proces\.un9_brojac_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un9_brojac_cry_1                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
pwm0.PWM_proces\.un9_brojac_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un9_brojac_cry_2                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
pwm0.PWM_proces\.un9_brojac_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un9_brojac_cry_3                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
pwm0.PWM_proces\.un9_brojac_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un9_brojac_cry_4                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
pwm0.PWM_proces\.un9_brojac_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un9_brojac_cry_5                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
pwm0.PWM_proces\.un9_brojac_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un9_brojac_cry_6                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
pwm0.PWM_proces\.un9_brojac_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un9_brojac_cry_7                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_8_c         SB_CARRY     CI       In      -         4.746       -         
pwm0.PWM_proces\.un9_brojac_cry_8_c         SB_CARRY     CO       Out     0.126     4.872       -         
un9_brojac_cry_8                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_9_c         SB_CARRY     CI       In      -         4.886       -         
pwm0.PWM_proces\.un9_brojac_cry_9_c         SB_CARRY     CO       Out     0.126     5.012       -         
un9_brojac_cry_9                            Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_10_c        SB_CARRY     CI       In      -         5.026       -         
pwm0.PWM_proces\.un9_brojac_cry_10_c        SB_CARRY     CO       Out     0.126     5.152       -         
un9_brojac_cry_10                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_11_c        SB_CARRY     CI       In      -         5.166       -         
pwm0.PWM_proces\.un9_brojac_cry_11_c        SB_CARRY     CO       Out     0.126     5.293       -         
un9_brojac_cry_11                           Net          -        -       0.014     -           1         
pwm0.PWM_proces\.un9_brojac_cry_12_c        SB_CARRY     CI       In      -         5.306       -         
pwm0.PWM_proces\.un9_brojac_cry_12_c        SB_CARRY     CO       Out     0.126     5.433       -         
un9_brojac                                  Net          -        -       0.402     -           1         
pwm0.pwm_out                                SB_DFF       D        In      -         5.835       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.940 is 2.866(48.2%) logic and 3.074(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[12] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[12]           SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[11] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[11]           SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.049
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.049

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.866

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[1] / Q
    Ending point:                            pwm0.position[10] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[1]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[1]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIBTME1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un7_brojac_3                Net         -        -       1.371     -           1         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIHLDT2[0]     SB_LUT4     O        Out     0.449     4.408       -         
un7_brojac                  Net         -        -       1.507     -           13        
pwm0.position[10]           SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        30 uses
SB_DFF          7 uses
SB_DFFE         13 uses
VCC             1 use
SB_LUT4         27 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 18:51:59 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	20
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	20
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	7
        LUT with CARRY   	:	6
    LogicCells                  :	36/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	20
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	36/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 194.96 MHz | Target: 198.02 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 36
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@W: CD266 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:11:44:14|led0 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD364 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":44:3:44:6|Removed redundant assignment
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
@W: CL240 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":14:3:14:9|CLK_out is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":20:54:20:54|Pruning register new_clk_3  
@W: CL169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":26:2:26:3|Pruning register counter_2(8 downto 0)  
Post processing for work.main.behavioral
@W: CL168 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":30:1:30:3|Pruning instance pr1 -- not in use ... 
@W: CL159 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":13:7:13:12|Input CLK_in is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:54:21 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:54:22 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     201.4 MHz     4.966         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found inferred clock main|CLK_3_33MHZ which controls 17 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:54:23 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":23:6:23:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               17         pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.03ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 18:54:25 2016
#


Top view:               main
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.887

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                 Arrival           
Instance             Reference            Type        Pin     Net             Time        Slack 
                     Clock                                                                      
------------------------------------------------------------------------------------------------
pwm0.brojac[5]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]       0.540       -0.887
pwm0.brojac[0]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]       0.540       -0.838
pwm0.brojac[6]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[6]       0.540       -0.838
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[7]       0.540       -0.817
pwm0.brojac[1]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[1]       0.540       -0.789
pwm0.brojac[2]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[2]       0.540       -0.768
pwm0.brojac[3]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[3]       0.540       -0.705
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     Q       position[0]     0.540       0.241 
pwm0.brojac[4]       main|CLK_3_33MHZ     SB_DFF      Q       brojac[4]       0.540       0.349 
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     Q       position[1]     0.540       0.381 
================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference            Type        Pin     Net             Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.position[7]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.027        -0.887
pwm0.pwm_out         main|CLK_3_33MHZ     SB_DFF      D       un7_brojac      4.922        -0.211
pwm0.brojac[7]       main|CLK_3_33MHZ     SB_DFF      D       brojac_s[7]     4.922        0.241 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[7]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[6]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[5]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.887

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[4]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        22 uses
SB_DFF          9 uses
SB_DFFE         8 uses
VCC             1 use
SB_LUT4         27 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   17 (1%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 18:54:25 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	17
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	17
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	29/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.8 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	17
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 222.32 MHz | Target: 198.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 31
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 31
used logic cells: 29
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 47 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmer"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@E: CD648 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":45:11:45:18|Expression does not match type std_ulogic
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:04:43 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
@W: CL240 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":14:3:14:9|CLK_out is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":20:54:20:54|Pruning register new_clk_3  
@W: CL169 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":26:2:26:3|Pruning register counter_2(8 downto 0)  
Post processing for work.main.behavioral
@W: CL159 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":13:7:13:12|Input CLK_in is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:05:59 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:06:01 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
main|CLK_3_33MHZ     201.4 MHz     4.966         inferred     Autoconstr_clkgroup_0
===================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found inferred clock main|CLK_3_33MHZ which controls 17 sequential elements including pwm0.position[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:06:01 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@W: MO129 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":43:2:43:3|Sequential instance LED0 reduced to a combinational gate by constant propagation
@N: BN115 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":35:1:35:4|Removing instance pwm0 of view:work.PWM(ponasanje) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 4.97ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 19:06:03 2016
#


Top view:               main
Requested Frequency:    201.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA

                     Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack     Type         Group                
-------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ     201.4 MHz     NA            4.966         NA            NA        inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
SB_LUT4         0 uses
I/O ports: 5
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:06:03 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK_3_33MHZ, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:09:56 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:09:57 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                               Clock                
Clock                             Frequency     Period        Type                                Group                
-----------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     201.4 MHz     4.966         derived (from main|CLK_3_33MHZ)     Autoconstr_clkgroup_0
main|CLK_3_33MHZ                  201.4 MHz     4.966         inferred                            Autoconstr_clkgroup_0
=======================================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":26:2:26:3|Found inferred clock main|CLK_3_33MHZ which controls 28 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:09:58 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":26:2:26:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  40 /        29
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.21ns		  42 /        29
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               29         pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.08ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 19:10:00 2016
#


Top view:               main
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.896

                                  Requested     Estimated     Requested     Estimated                Clock                               Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                                Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     197.0 MHz     NA            5.075         NA            NA         derived (from main|CLK_3_33MHZ)     Autoconstr_clkgroup_0
main|CLK_3_33MHZ                  197.0 MHz     167.5 MHz     5.075         5.971         -0.896     inferred                            Autoconstr_clkgroup_0
==============================================================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                Arrival           
Instance           Reference            Type        Pin     Net            Time        Slack 
                   Clock                                                                     
---------------------------------------------------------------------------------------------
pr1.counter[2]     main|CLK_3_33MHZ     SB_DFF      Q       counter[2]     0.540       -0.896
pr1.counter[0]     main|CLK_3_33MHZ     SB_DFF      Q       counter[0]     0.540       -0.875
pr1.counter[3]     main|CLK_3_33MHZ     SB_DFF      Q       counter[3]     0.540       -0.847
pr1.CLK_out        main|CLK_3_33MHZ     SB_DFFE     Q       CLK_out_i      0.540       -0.840
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]      0.540       -0.840
pr1.counter[1]     main|CLK_3_33MHZ     SB_DFF      Q       counter[1]     0.540       -0.826
pr1.counter[5]     main|CLK_3_33MHZ     SB_DFF      Q       counter[5]     0.540       -0.826
pr1.counter[4]     main|CLK_3_33MHZ     SB_DFF      Q       counter[4]     0.540       -0.804
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]      0.540       -0.790
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF      Q       brojac[6]      0.540       -0.790
=============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference            Type        Pin     Net             Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK_3_33MHZ     SB_DFF      D       new_clk_0       4.970        -0.896
pr1.CLK_out          main|CLK_3_33MHZ     SB_DFFE     E       un8_counter     5.075        -0.840
LED0                 main|CLK_3_33MHZ     SB_DFFE     E       LED0_RNO        5.075        -0.840
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.896

    Number of logic level(s):                2
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]            Net         -        -       1.599     -           4         
pr1.new_clk_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
g0_0_5                Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I1       In      -         3.959       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.400     4.359       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.865       -         
===================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.875

    Number of logic level(s):                2
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[0]        SB_DFF      Q        Out     0.540     0.540       -         
counter[0]            Net         -        -       1.599     -           4         
pr1.new_clk_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
g0_1                  Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I2       In      -         3.959       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.379     4.338       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.845       -         
===================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.846

    Number of logic level(s):                2
    Starting point:                          pr1.counter[3] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[3]        SB_DFF      Q        Out     0.540     0.540       -         
counter[3]            Net         -        -       1.599     -           5         
pr1.new_clk_RNO_0     SB_LUT4     I1       In      -         2.139       -         
pr1.new_clk_RNO_0     SB_LUT4     O        Out     0.400     2.539       -         
g0_0_5                Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I1       In      -         3.910       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.400     4.309       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.816       -         
===================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.075

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.840

    Number of logic level(s):                2
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            LED0 / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
pr1.CLK_out        SB_DFFE     Q        Out     0.540     0.540       -         
CLK_out_i          Net         -        -       1.599     -           1         
LED0_RNO_0         SB_LUT4     I0       In      -         2.139       -         
LED0_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
G_2_xx_mm_a0_1     Net         -        -       1.371     -           1         
LED0_RNO           SB_LUT4     I0       In      -         3.959       -         
LED0_RNO           SB_LUT4     O        Out     0.449     4.408       -         
LED0_RNO           Net         -        -       1.507     -           1         
LED0               SB_DFFE     E        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.075

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.840

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        30 uses
SB_DFF          19 uses
SB_DFFE         10 uses
VCC             2 uses
SB_LUT4         45 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (2%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 45 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 19:10:00 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	29
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	29
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	49/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	29
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	49/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK_3_33MHZ | Frequency: 222.32 MHz | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 49
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 49
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 76 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:15:04 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:15:05 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                               Clock                
Clock                             Frequency     Period        Type                                Group                
-----------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     201.4 MHz     4.966         derived (from main|CLK_3_33MHZ)     Autoconstr_clkgroup_0
main|CLK_3_33MHZ                  201.4 MHz     4.966         inferred                            Autoconstr_clkgroup_0
=======================================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK_3_33MHZ which controls 28 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:15:06 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  40 /        29
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.21ns		  42 /        29
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:8:7:18|SB_GB_IO inserted on the port CLK_3_33MHZ.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3_33MHZ_ibuf_gb_io     SB_GB_IO               29         pwm0.brojac[7] 
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK_3_33MHZ with period 5.08ns. Please declare a user-defined clock on object "p:CLK_3_33MHZ"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 19:15:09 2016
#


Top view:               main
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.896

                                  Requested     Estimated     Requested     Estimated                Clock                               Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                                Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     197.0 MHz     NA            5.075         NA            NA         derived (from main|CLK_3_33MHZ)     Autoconstr_clkgroup_0
main|CLK_3_33MHZ                  197.0 MHz     167.5 MHz     5.075         5.971         -0.896     inferred                            Autoconstr_clkgroup_0
==============================================================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
main|CLK_3_33MHZ  main|CLK_3_33MHZ  |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK_3_33MHZ
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                Arrival           
Instance           Reference            Type        Pin     Net            Time        Slack 
                   Clock                                                                     
---------------------------------------------------------------------------------------------
pr1.counter[2]     main|CLK_3_33MHZ     SB_DFF      Q       counter[2]     0.540       -0.896
pr1.counter[0]     main|CLK_3_33MHZ     SB_DFF      Q       counter[0]     0.540       -0.875
pr1.counter[3]     main|CLK_3_33MHZ     SB_DFF      Q       counter[3]     0.540       -0.847
pr1.CLK_out        main|CLK_3_33MHZ     SB_DFFE     Q       CLK_out_i      0.540       -0.840
pwm0.brojac[5]     main|CLK_3_33MHZ     SB_DFF      Q       brojac[5]      0.540       -0.840
pr1.counter[1]     main|CLK_3_33MHZ     SB_DFF      Q       counter[1]     0.540       -0.826
pr1.counter[5]     main|CLK_3_33MHZ     SB_DFF      Q       counter[5]     0.540       -0.826
pr1.counter[4]     main|CLK_3_33MHZ     SB_DFF      Q       counter[4]     0.540       -0.804
pwm0.brojac[0]     main|CLK_3_33MHZ     SB_DFF      Q       brojac[0]      0.540       -0.790
pwm0.brojac[6]     main|CLK_3_33MHZ     SB_DFF      Q       brojac[6]      0.540       -0.790
=============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference            Type        Pin     Net             Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK_3_33MHZ     SB_DFF      D       new_clk_0       4.970        -0.896
pr1.CLK_out          main|CLK_3_33MHZ     SB_DFFE     E       un8_counter     5.075        -0.840
LED0                 main|CLK_3_33MHZ     SB_DFFE     E       LED0_RNO        5.075        -0.840
pwm0.position[0]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[1]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[2]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[3]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[4]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[5]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[6]     main|CLK_3_33MHZ     SB_DFFE     E       un6_brojac      5.075        -0.840
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.896

    Number of logic level(s):                2
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]            Net         -        -       1.599     -           4         
pr1.new_clk_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
g0_0_5                Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I1       In      -         3.959       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.400     4.359       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.865       -         
===================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.875

    Number of logic level(s):                2
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[0]        SB_DFF      Q        Out     0.540     0.540       -         
counter[0]            Net         -        -       1.599     -           4         
pr1.new_clk_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
g0_1                  Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I2       In      -         3.959       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.379     4.338       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.845       -         
===================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.846

    Number of logic level(s):                2
    Starting point:                          pr1.counter[3] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[3]        SB_DFF      Q        Out     0.540     0.540       -         
counter[3]            Net         -        -       1.599     -           5         
pr1.new_clk_RNO_0     SB_LUT4     I1       In      -         2.139       -         
pr1.new_clk_RNO_0     SB_LUT4     O        Out     0.400     2.539       -         
g0_0_5                Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I1       In      -         3.910       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.400     4.309       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.816       -         
===================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.075

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.840

    Number of logic level(s):                2
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            LED0 / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
pr1.CLK_out        SB_DFFE     Q        Out     0.540     0.540       -         
CLK_out_i          Net         -        -       1.599     -           1         
LED0_RNO_0         SB_LUT4     I0       In      -         2.139       -         
LED0_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
G_2_xx_mm_a0_1     Net         -        -       1.371     -           1         
LED0_RNO           SB_LUT4     I0       In      -         3.959       -         
LED0_RNO           SB_LUT4     O        Out     0.449     4.408       -         
LED0_RNO           Net         -        -       1.507     -           1         
LED0               SB_DFFE     E        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.075

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.840

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK_3_33MHZ [rising] on pin C
    The end   point is clocked by            main|CLK_3_33MHZ [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        30 uses
SB_DFF          19 uses
SB_DFFE         10 uses
VCC             2 uses
SB_LUT4         45 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (2%)
Total load per clock:
   main|CLK_3_33MHZ: 1

Mapping Summary:
Total  LUTs: 45 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 19:15:09 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CD178 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":36:12:36:14|Can't find formal clk
1 error parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:21:06 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:21:46 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:21:47 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     201.4 MHz     4.966         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          201.4 MHz     4.966         inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 28 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 19:21:48 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  40 /        29
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.21ns		  42 /        29
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               29         pwm0.brojac[7] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 5.08ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 19:21:50 2016
#


Top view:               main
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.896

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     197.0 MHz     NA            5.075         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          197.0 MHz     167.5 MHz     5.075         5.971         -0.896     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -0.896
pr1.counter[0]     main|CLK      SB_DFF      Q       counter[0]     0.540       -0.875
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -0.847
pr1.CLK_out        main|CLK      SB_DFFE     Q       CLK_out_i      0.540       -0.840
pwm0.brojac[5]     main|CLK      SB_DFF      Q       brojac[5]      0.540       -0.840
pr1.counter[1]     main|CLK      SB_DFF      Q       counter[1]     0.540       -0.826
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       -0.826
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -0.804
pwm0.brojac[0]     main|CLK      SB_DFF      Q       brojac[0]      0.540       -0.790
pwm0.brojac[6]     main|CLK      SB_DFF      Q       brojac[6]      0.540       -0.790
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                          Required           
Instance             Reference     Type        Pin     Net             Time         Slack 
                     Clock                                                                
------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0       4.970        -0.896
pr1.CLK_out          main|CLK      SB_DFFE     E       un8_counter     5.075        -0.840
LED0                 main|CLK      SB_DFFE     E       LED0_RNO        5.075        -0.840
pwm0.position[0]     main|CLK      SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[1]     main|CLK      SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[2]     main|CLK      SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[3]     main|CLK      SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[4]     main|CLK      SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[5]     main|CLK      SB_DFFE     E       un6_brojac      5.075        -0.840
pwm0.position[6]     main|CLK      SB_DFFE     E       un6_brojac      5.075        -0.840
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.896

    Number of logic level(s):                2
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]            Net         -        -       1.599     -           4         
pr1.new_clk_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
g0_0_5                Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I1       In      -         3.959       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.400     4.359       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.865       -         
===================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.875

    Number of logic level(s):                2
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[0]        SB_DFF      Q        Out     0.540     0.540       -         
counter[0]            Net         -        -       1.599     -           4         
pr1.new_clk_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
g0_1                  Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I2       In      -         3.959       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.379     4.338       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.845       -         
===================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.846

    Number of logic level(s):                2
    Starting point:                          pr1.counter[3] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[3]        SB_DFF      Q        Out     0.540     0.540       -         
counter[3]            Net         -        -       1.599     -           5         
pr1.new_clk_RNO_0     SB_LUT4     I1       In      -         2.139       -         
pr1.new_clk_RNO_0     SB_LUT4     O        Out     0.400     2.539       -         
g0_0_5                Net         -        -       1.371     -           1         
pr1.new_clk_RNO       SB_LUT4     I1       In      -         3.910       -         
pr1.new_clk_RNO       SB_LUT4     O        Out     0.400     4.309       -         
new_clk_0             Net         -        -       1.507     -           1         
pr1.new_clk           SB_DFF      D        In      -         5.816       -         
===================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.075

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.840

    Number of logic level(s):                2
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            LED0 / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
pr1.CLK_out        SB_DFFE     Q        Out     0.540     0.540       -         
CLK_out_i          Net         -        -       1.599     -           1         
LED0_RNO_0         SB_LUT4     I0       In      -         2.139       -         
LED0_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
G_2_xx_mm_a0_1     Net         -        -       1.371     -           1         
LED0_RNO           SB_LUT4     I0       In      -         3.959       -         
LED0_RNO           SB_LUT4     O        Out     0.449     4.408       -         
LED0_RNO           Net         -        -       1.507     -           1         
LED0               SB_DFFE     E        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.075

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.840

    Number of logic level(s):                2
    Starting point:                          pwm0.brojac[5] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pwm0.brojac[5]              SB_DFF      Q        Out     0.540     0.540       -         
brojac[5]                   Net         -        -       1.599     -           4         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     I0       In      -         2.139       -         
pwm0.brojac_RNIJ5NE1[7]     SB_LUT4     O        Out     0.449     2.588       -         
brojac_RNIJ5NE1[7]          Net         -        -       1.371     -           1         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     I0       In      -         3.959       -         
pwm0.brojac_RNIKFIS3[4]     SB_LUT4     O        Out     0.449     4.408       -         
un6_brojac                  Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        30 uses
SB_DFF          19 uses
SB_DFFE         10 uses
VCC             2 uses
SB_LUT4         45 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 45 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 19:21:50 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	29
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	29
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	49/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.9 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	29
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	49/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 222.32 MHz | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 49
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 49
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 76 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CS187 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":37:20:37:20|Expecting ,
1 error parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:46:17 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
@E: CS187 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":33:24:33:24|Expecting ,
1 error parsing file C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:46:35 2016

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@W: CD638 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":17:8:17:15|Signal pozicija is undriven 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:47:07 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:47:08 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 11 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:47:09 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  41 /        28
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  44 /        28
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  44 /        28
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
17 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               28         pr1.counter[8] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.62ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 23:47:14 2016
#


Top view:               main
Requested Frequency:    151.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.169

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     151.0 MHz     NA            6.622         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          151.0 MHz     128.4 MHz     6.622         7.790         -1.169     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.622       -1.169  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[0]     main|CLK      SB_DFF      Q       counter[0]     0.540       -1.169
pr1.counter[1]     main|CLK      SB_DFF      Q       counter[1]     0.540       -1.119
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -1.099
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -1.035
pwm0.brojac[2]     main|CLK      SB_DFFE     Q       brojac[2]      0.540       -0.979
pwm0.brojac[3]     main|CLK      SB_DFFE     Q       brojac[3]      0.540       -0.930
pwm0.brojac[4]     main|CLK      SB_DFFE     Q       brojac[4]      0.540       -0.909
pwm0.brojac[5]     main|CLK      SB_DFFE     Q       brojac[5]      0.540       -0.846
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       0.602 
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       0.651 
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0               6.517        -1.169
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.517        -1.148
pwm0.position[0]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
pwm0.position[1]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
pwm0.position[2]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
pwm0.position[3]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
pwm0.position[4]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
pwm0.position[5]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
pwm0.position[6]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
pwm0.position[7]     main|CLK      SB_DFFE     E       counter_RNIV6CG5[0]     6.622        -0.979
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.169

    Number of logic level(s):                3
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[0]             SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                 Net         -        -       1.599     -           4         
pr1.counter_RNIB09K[0]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIB09K[0]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_5              Net         -        -       1.371     -           2         
pr1.counter_RNICSDU[8]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNICSDU[8]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_1              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I1       In      -         5.779       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.400     6.178       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.148

    Number of logic level(s):                3
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[0]             SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                 Net         -        -       1.599     -           4         
pr1.counter_RNIB09K[0]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIB09K[0]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_5              Net         -        -       1.371     -           2         
pr1.counter_RNICSDU[8]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNICSDU[8]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_1              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I2       In      -         5.779       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.379     6.157       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           4         
pr1.counter_RNIB09K[0]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNIB09K[0]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_5              Net         -        -       1.371     -           2         
pr1.counter_RNICSDU[8]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNICSDU[8]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_1              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I1       In      -         5.729       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.400     6.129       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.636       -         
========================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[2]             SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                 Net         -        -       1.599     -           4         
pr1.counter_RNIB09K[0]     SB_LUT4     I2       In      -         2.139       -         
pr1.counter_RNIB09K[0]     SB_LUT4     O        Out     0.379     2.518       -         
un8_counter_5              Net         -        -       1.371     -           2         
pr1.counter_RNICSDU[8]     SB_LUT4     I0       In      -         3.889       -         
pr1.counter_RNICSDU[8]     SB_LUT4     O        Out     0.449     4.338       -         
un8_counter_1              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I1       In      -         5.708       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.400     6.108       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.615       -         
========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           4         
pr1.counter_RNIB09K[0]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNIB09K[0]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_5              Net         -        -       1.371     -           2         
pr1.counter_RNICSDU[8]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNICSDU[8]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_1              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I2       In      -         5.729       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.379     6.108       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.615       -         
========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        30 uses
SB_DFF          11 uses
SB_DFFE         17 uses
VCC             2 uses
SB_LUT4         47 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 47 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 47 = 47 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Fri May 27 23:47:14 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	28
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	49
    Number of DFFs      	:	28
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	13
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	49/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.6 (sec)

Final Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	28
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	49/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 222.32 MHz | Target: 151.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 49
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 49
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@W: CD638 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":17:8:17:15|Signal pozicija is undriven 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:52:09 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:52:10 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 12 sequential elements including pr1.counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:52:11 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[9:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[12:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  53 /        34
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  56 /        34
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  56 /        34
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               34         pr1.counter[9] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 23:52:13 2016
#


Top view:               main
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.176

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     150.1 MHz     NA            6.664         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          150.1 MHz     127.6 MHz     6.664         7.840         -1.176     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -1.176
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -1.127
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -1.106
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       -1.043
pwm0.brojac[6]     main|CLK      SB_DFFE     Q       brojac[6]      0.540       -0.938
pr1.counter[6]     main|CLK      SB_DFF      Q       counter[6]     0.540       -0.930
pwm0.brojac[2]     main|CLK      SB_DFFE     Q       brojac[2]      0.540       -0.888
pwm0.brojac[7]     main|CLK      SB_DFFE     Q       brojac[7]      0.540       -0.888
pwm0.brojac[8]     main|CLK      SB_DFFE     Q       brojac[8]      0.540       -0.867
pr1.counter[9]     main|CLK      SB_DFF      Q       counter[9]     0.540       -0.867
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0               6.559        -1.176
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.559        -1.127
pwm0.position[0]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[1]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[2]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[3]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[4]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[5]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[6]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[7]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[2]             SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.779       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.227       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.734       -         
========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          pr1.counter[3] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[3]             SB_DFF      Q        Out     0.540     0.540       -         
counter[3]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.729       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.178       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[2]             SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I1       In      -         5.779       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.400     6.178       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          pr1.counter[4] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[4]             SB_DFF      Q        Out     0.540     0.540       -         
counter[4]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I2       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.379     2.518       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.889       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.338       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.708       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.157       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          pr1.counter[3] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[3]             SB_DFF      Q        Out     0.540     0.540       -         
counter[3]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I1       In      -         5.729       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.400     6.129       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.636       -         
========================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          12 uses
SB_DFFE         22 uses
VCC             2 uses
SB_LUT4         59 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   34 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 59 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 59 = 59 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 23:52:13 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	34
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	61
    Number of DFFs      	:	34
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	61/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	34
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	61/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 194.96 MHz | Target: 150.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 86
used logic cells: 61
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 86
used logic cells: 61
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 95 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:54:36 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:54:37 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 12 sequential elements including pr1.counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:54:38 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[9:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[12:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  53 /        34
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  56 /        34
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  56 /        34
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               34         pr1.counter[9] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 23:54:40 2016
#


Top view:               main
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.176

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     150.1 MHz     NA            6.664         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          150.1 MHz     127.6 MHz     6.664         7.840         -1.176     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -1.176
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -1.127
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -1.106
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       -1.043
pwm0.brojac[6]     main|CLK      SB_DFFE     Q       brojac[6]      0.540       -0.938
pr1.counter[6]     main|CLK      SB_DFF      Q       counter[6]     0.540       -0.930
pwm0.brojac[2]     main|CLK      SB_DFFE     Q       brojac[2]      0.540       -0.888
pwm0.brojac[7]     main|CLK      SB_DFFE     Q       brojac[7]      0.540       -0.888
pwm0.brojac[8]     main|CLK      SB_DFFE     Q       brojac[8]      0.540       -0.867
pr1.counter[9]     main|CLK      SB_DFF      Q       counter[9]     0.540       -0.867
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0               6.559        -1.176
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.559        -1.127
pwm0.position[0]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[1]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[2]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[3]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[4]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[5]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[6]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
pwm0.position[7]     main|CLK      SB_DFFE     E       brojac_RNIFFSP6[11]     6.664        -1.001
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[2]             SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.779       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.227       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.734       -         
========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          pr1.counter[3] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[3]             SB_DFF      Q        Out     0.540     0.540       -         
counter[3]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.729       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.178       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[2]             SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I1       In      -         5.779       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.400     6.178       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          pr1.counter[4] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[4]             SB_DFF      Q        Out     0.540     0.540       -         
counter[4]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I2       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.379     2.518       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.889       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.338       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.708       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.157       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          pr1.counter[3] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[3]             SB_DFF      Q        Out     0.540     0.540       -         
counter[3]                 Net         -        -       1.599     -           4         
pr1.counter_RNII79K[2]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNII79K[2]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNI5LDU[0]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNI5LDU[0]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I1       In      -         5.729       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.400     6.129       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.636       -         
========================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          12 uses
SB_DFFE         22 uses
VCC             2 uses
SB_LUT4         59 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   34 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 59 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 59 = 59 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 23:54:40 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:55:11 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:55:12 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 10 sequential elements including pr1.counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:55:13 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[12:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  50 /        32
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  52 /        32
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  52 /        32
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               32         pr1.counter[7] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.51ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 23:55:16 2016
#


Top view:               main
Requested Frequency:    153.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.150

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     153.5 MHz     NA            6.515         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          153.5 MHz     130.5 MHz     6.515         7.664         -1.150     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.515       -1.150  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                    Starting                                         Arrival           
Instance            Reference     Type        Pin     Net            Time        Slack 
                    Clock                                                              
---------------------------------------------------------------------------------------
pr1.counter[0]      main|CLK      SB_DFF      Q       counter[0]     0.540       -1.150
pr1.counter[1]      main|CLK      SB_DFF      Q       counter[1]     0.540       -1.101
pwm0.brojac[8]      main|CLK      SB_DFFE     Q       brojac[8]      0.540       -1.087
pr1.counter[5]      main|CLK      SB_DFF      Q       counter[5]     0.540       -1.079
pwm0.brojac[11]     main|CLK      SB_DFFE     Q       brojac[11]     0.540       -1.037
pr1.new_clk         main|CLK      SB_DFF      Q       new_clk        0.540       -1.037
pwm0.brojac[12]     main|CLK      SB_DFFE     Q       brojac[12]     0.540       -1.016
pr1.counter[6]      main|CLK      SB_DFF      Q       counter[6]     0.540       -1.016
pwm0.brojac[0]      main|CLK      SB_DFFE     Q       brojac[0]      0.540       -0.988
pwm0.brojac[3]      main|CLK      SB_DFFE     Q       brojac[3]      0.540       -0.967
=======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pwm0.position[1]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pwm0.position[2]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pwm0.position[3]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pwm0.position[4]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pwm0.position[5]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pwm0.position[6]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pwm0.position[7]     main|CLK      SB_DFFE     E       counter_RNICHNF6[2]     6.515        -1.150
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0               6.410        0.495 
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.410        0.544 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.515
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.515

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.150

    Number of logic level(s):                3
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[0]              SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                  Net         -        -       1.599     -           4         
pr1.counter_RNIG59K[0]      SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIG59K[0]      SB_LUT4     O        Out     0.449     2.588       -         
g0_11                       Net         -        -       1.371     -           1         
pr1.counter_RNIR60E1[2]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNIR60E1[2]     SB_LUT4     O        Out     0.449     4.408       -         
g0_16                       Net         -        -       1.371     -           1         
pr1.counter_RNICHNF6[2]     SB_LUT4     I2       In      -         5.779       -         
pr1.counter_RNICHNF6[2]     SB_LUT4     O        Out     0.379     6.157       -         
counter_RNICHNF6[2]         Net         -        -       1.507     -           8         
pwm0.position[0]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.515
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.515

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.150

    Number of logic level(s):                3
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[0]              SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                  Net         -        -       1.599     -           4         
pr1.counter_RNIG59K[0]      SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIG59K[0]      SB_LUT4     O        Out     0.449     2.588       -         
g0_11                       Net         -        -       1.371     -           1         
pr1.counter_RNIR60E1[2]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNIR60E1[2]     SB_LUT4     O        Out     0.449     4.408       -         
g0_16                       Net         -        -       1.371     -           1         
pr1.counter_RNICHNF6[2]     SB_LUT4     I2       In      -         5.779       -         
pr1.counter_RNICHNF6[2]     SB_LUT4     O        Out     0.379     6.157       -         
counter_RNICHNF6[2]         Net         -        -       1.507     -           8         
pwm0.position[7]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.515
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.515

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.150

    Number of logic level(s):                3
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[0]              SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                  Net         -        -       1.599     -           4         
pr1.counter_RNIG59K[0]      SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIG59K[0]      SB_LUT4     O        Out     0.449     2.588       -         
g0_11                       Net         -        -       1.371     -           1         
pr1.counter_RNIR60E1[2]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNIR60E1[2]     SB_LUT4     O        Out     0.449     4.408       -         
g0_16                       Net         -        -       1.371     -           1         
pr1.counter_RNICHNF6[2]     SB_LUT4     I2       In      -         5.779       -         
pr1.counter_RNICHNF6[2]     SB_LUT4     O        Out     0.379     6.157       -         
counter_RNICHNF6[2]         Net         -        -       1.507     -           8         
pwm0.position[6]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.515
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.515

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.150

    Number of logic level(s):                3
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[0]              SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                  Net         -        -       1.599     -           4         
pr1.counter_RNIG59K[0]      SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIG59K[0]      SB_LUT4     O        Out     0.449     2.588       -         
g0_11                       Net         -        -       1.371     -           1         
pr1.counter_RNIR60E1[2]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNIR60E1[2]     SB_LUT4     O        Out     0.449     4.408       -         
g0_16                       Net         -        -       1.371     -           1         
pr1.counter_RNICHNF6[2]     SB_LUT4     I2       In      -         5.779       -         
pr1.counter_RNICHNF6[2]     SB_LUT4     O        Out     0.379     6.157       -         
counter_RNICHNF6[2]         Net         -        -       1.507     -           8         
pwm0.position[5]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.515
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.515

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.150

    Number of logic level(s):                3
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[0]              SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                  Net         -        -       1.599     -           4         
pr1.counter_RNIG59K[0]      SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIG59K[0]      SB_LUT4     O        Out     0.449     2.588       -         
g0_11                       Net         -        -       1.371     -           1         
pr1.counter_RNIR60E1[2]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNIR60E1[2]     SB_LUT4     O        Out     0.449     4.408       -         
g0_16                       Net         -        -       1.371     -           1         
pr1.counter_RNICHNF6[2]     SB_LUT4     I2       In      -         5.779       -         
pr1.counter_RNICHNF6[2]     SB_LUT4     O        Out     0.379     6.157       -         
counter_RNICHNF6[2]         Net         -        -       1.507     -           8         
pwm0.position[4]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        39 uses
SB_DFF          10 uses
SB_DFFE         22 uses
VCC             2 uses
SB_LUT4         55 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 55 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 23:55:16 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	32
    Number of Carrys    	:	39
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	32
    Number of Carrys    	:	39

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	57/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.6 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	32
    Number of Carrys    	:	39
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	57/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 194.96 MHz | Target: 153.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 88
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 88
used logic cells: 57
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:56:53 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:56:54 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 10 sequential elements including pr1.counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:56:55 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[7:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  38 /        27
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        27
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        27
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
17 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               27         pr1.counter[7] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.46ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 23:56:57 2016
#


Top view:               main
Requested Frequency:    154.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.140

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     154.8 MHz     NA            6.461         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          154.8 MHz     131.6 MHz     6.461         7.601         -1.140     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.461       -1.140  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[1]     main|CLK      SB_DFF      Q       counter[1]     0.540       -1.140
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -1.091
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -1.070
pr1.counter[0]     main|CLK      SB_DFF      Q       counter[0]     0.540       0.441 
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       0.490 
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       0.539 
pr1.counter[6]     main|CLK      SB_DFF      Q       counter[6]     0.540       0.560 
pr1.new_clk        main|CLK      SB_DFF      Q       new_clk        0.540       0.596 
pwm0.brojac[4]     main|CLK      SB_DFFE     Q       brojac[4]      0.540       0.617 
pr1.counter[7]     main|CLK      SB_DFF      Q       counter[7]     0.540       0.624 
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                               Required           
Instance             Reference     Type        Pin     Net                  Time         Slack 
                     Clock                                                                     
-----------------------------------------------------------------------------------------------
pwm0.position[0]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pwm0.position[1]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pwm0.position[2]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pwm0.position[3]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pwm0.position[4]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pwm0.position[5]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pwm0.position[6]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pwm0.position[7]     main|CLK      SB_DFFE     E       new_clk_RNIEO9B5     6.461        -1.140
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0            6.356        0.441 
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out              6.356        0.490 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.461
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.461

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.140

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           4         
pr1.counter_RNI1P6F[1]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNI1P6F[1]     SB_LUT4     O        Out     0.449     2.588       -         
g0_9                       Net         -        -       1.371     -           1         
pr1.CLK_out_RNI8RN91       SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNI8RN91       SB_LUT4     O        Out     0.449     4.408       -         
g0_13                      Net         -        -       1.371     -           1         
pr1.new_clk_RNIEO9B5       SB_LUT4     I3       In      -         5.779       -         
pr1.new_clk_RNIEO9B5       SB_LUT4     O        Out     0.316     6.094       -         
new_clk_RNIEO9B5           Net         -        -       1.507     -           8         
pwm0.position[0]           SB_DFFE     E        In      -         7.601       -         
========================================================================================
Total path delay (propagation time + setup) of 7.601 is 1.753(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.461
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.461

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.140

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[7] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           4         
pr1.counter_RNI1P6F[1]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNI1P6F[1]     SB_LUT4     O        Out     0.449     2.588       -         
g0_9                       Net         -        -       1.371     -           1         
pr1.CLK_out_RNI8RN91       SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNI8RN91       SB_LUT4     O        Out     0.449     4.408       -         
g0_13                      Net         -        -       1.371     -           1         
pr1.new_clk_RNIEO9B5       SB_LUT4     I3       In      -         5.779       -         
pr1.new_clk_RNIEO9B5       SB_LUT4     O        Out     0.316     6.094       -         
new_clk_RNIEO9B5           Net         -        -       1.507     -           8         
pwm0.position[7]           SB_DFFE     E        In      -         7.601       -         
========================================================================================
Total path delay (propagation time + setup) of 7.601 is 1.753(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.461
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.461

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.140

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           4         
pr1.counter_RNI1P6F[1]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNI1P6F[1]     SB_LUT4     O        Out     0.449     2.588       -         
g0_9                       Net         -        -       1.371     -           1         
pr1.CLK_out_RNI8RN91       SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNI8RN91       SB_LUT4     O        Out     0.449     4.408       -         
g0_13                      Net         -        -       1.371     -           1         
pr1.new_clk_RNIEO9B5       SB_LUT4     I3       In      -         5.779       -         
pr1.new_clk_RNIEO9B5       SB_LUT4     O        Out     0.316     6.094       -         
new_clk_RNIEO9B5           Net         -        -       1.507     -           8         
pwm0.position[6]           SB_DFFE     E        In      -         7.601       -         
========================================================================================
Total path delay (propagation time + setup) of 7.601 is 1.753(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.461
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.461

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.140

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           4         
pr1.counter_RNI1P6F[1]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNI1P6F[1]     SB_LUT4     O        Out     0.449     2.588       -         
g0_9                       Net         -        -       1.371     -           1         
pr1.CLK_out_RNI8RN91       SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNI8RN91       SB_LUT4     O        Out     0.449     4.408       -         
g0_13                      Net         -        -       1.371     -           1         
pr1.new_clk_RNIEO9B5       SB_LUT4     I3       In      -         5.779       -         
pr1.new_clk_RNIEO9B5       SB_LUT4     O        Out     0.316     6.094       -         
new_clk_RNIEO9B5           Net         -        -       1.507     -           8         
pwm0.position[5]           SB_DFFE     E        In      -         7.601       -         
========================================================================================
Total path delay (propagation time + setup) of 7.601 is 1.753(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.461
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.461

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.140

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           4         
pr1.counter_RNI1P6F[1]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNI1P6F[1]     SB_LUT4     O        Out     0.449     2.588       -         
g0_9                       Net         -        -       1.371     -           1         
pr1.CLK_out_RNI8RN91       SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNI8RN91       SB_LUT4     O        Out     0.449     4.408       -         
g0_13                      Net         -        -       1.371     -           1         
pr1.new_clk_RNIEO9B5       SB_LUT4     I3       In      -         5.779       -         
pr1.new_clk_RNIEO9B5       SB_LUT4     O        Out     0.316     6.094       -         
new_clk_RNIEO9B5           Net         -        -       1.507     -           8         
pwm0.position[4]           SB_DFFE     E        In      -         7.601       -         
========================================================================================
Total path delay (propagation time + setup) of 7.601 is 1.753(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        29 uses
SB_DFF          10 uses
SB_DFFE         17 uses
VCC             2 uses
SB_LUT4         43 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 43 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 23:56:57 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	27
    Number of Carrys    	:	29
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of Carrys    	:	29

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	45/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.6 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	27
    Number of Carrys    	:	29
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 222.32 MHz | Target: 154.80 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 62
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 62
used logic cells: 45
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 73 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:58:45 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:58:46 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 10 sequential elements including pr1.counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 23:58:47 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[7:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[5:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  31 /        23
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
13 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               23         pr1.counter[7] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 5.12ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 23:58:49 2016
#


Top view:               main
Requested Frequency:    195.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.903

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     195.4 MHz     NA            5.117         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          195.4 MHz     166.1 MHz     5.117         6.020         -0.903     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[0]     main|CLK      SB_DFF      Q       counter[0]     0.540       -0.903
pr1.counter[1]     main|CLK      SB_DFF      Q       counter[1]     0.540       -0.854
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -0.833
pr1.CLK_out        main|CLK      SB_DFFE     Q       CLK_out_i      0.540       -0.798
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       -0.798
pr1.new_clk        main|CLK      SB_DFF      Q       new_clk        0.540       -0.798
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -0.770
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -0.770
pwm0.brojac[2]     main|CLK      SB_DFFE     Q       brojac[2]      0.540       -0.749
pr1.counter[6]     main|CLK      SB_DFF      Q       counter[6]     0.540       -0.749
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                               Required           
Instance             Reference     Type        Pin     Net                  Time         Slack 
                     Clock                                                                     
-----------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0            5.011        -0.903
pr1.CLK_out          main|CLK      SB_DFFE     E       un8_counter          5.117        -0.798
pwm0.brojac[0]       main|CLK      SB_DFFE     E       new_clk_RNIQ8NE1     5.117        -0.798
pwm0.brojac[1]       main|CLK      SB_DFFE     E       new_clk_RNIQ8NE1     5.117        -0.798
pwm0.brojac[2]       main|CLK      SB_DFFE     E       new_clk_RNIQ8NE1     5.117        -0.798
pwm0.brojac[3]       main|CLK      SB_DFFE     E       new_clk_RNIQ8NE1     5.117        -0.798
pwm0.brojac[4]       main|CLK      SB_DFFE     E       new_clk_RNIQ8NE1     5.117        -0.798
pwm0.brojac[5]       main|CLK      SB_DFFE     E       new_clk_RNIQ8NE1     5.117        -0.798
pwm0.position[0]     main|CLK      SB_DFFE     E       new_clk_RNIBU4C4     5.117        -0.798
pwm0.position[1]     main|CLK      SB_DFFE     E       new_clk_RNIBU4C4     5.117        -0.798
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.903

    Number of logic level(s):                2
    Starting point:                          pr1.counter[0] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[0]             SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                 Net         -        -       1.599     -           5         
pr1.counter_RNIAV8K[0]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIAV8K[0]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_4              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         3.959       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     4.408       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         5.915       -         
========================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                 Net         -        -       1.599     -           5         
pr1.counter_RNIAV8K[0]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNIAV8K[0]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_4              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         3.910       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     4.359       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         5.865       -         
========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.833

    Number of logic level(s):                2
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[2]             SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                 Net         -        -       1.599     -           5         
pr1.counter_RNIAV8K[0]     SB_LUT4     I2       In      -         2.139       -         
pr1.counter_RNIAV8K[0]     SB_LUT4     O        Out     0.379     2.518       -         
un8_counter_4              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         3.889       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     4.338       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         5.845       -         
========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.117

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.798

    Number of logic level(s):                2
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            pwm0.brojac[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
pr1.CLK_out              SB_DFFE     Q        Out     0.540     0.540       -         
CLK_out_i                Net         -        -       1.599     -           2         
pr1.CLK_out_RNIJD3L      SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNIJD3L      SB_LUT4     O        Out     0.449     2.588       -         
G_7_1                    Net         -        -       1.371     -           1         
pr1.new_clk_RNIQ8NE1     SB_LUT4     I0       In      -         3.959       -         
pr1.new_clk_RNIQ8NE1     SB_LUT4     O        Out     0.449     4.408       -         
new_clk_RNIQ8NE1         Net         -        -       1.507     -           7         
pwm0.brojac[0]           SB_DFFE     E        In      -         5.915       -         
======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.117

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.798

    Number of logic level(s):                2
    Starting point:                          pr1.counter[5] / Q
    Ending point:                            pr1.CLK_out / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[5]        SB_DFF      Q        Out     0.540     0.540       -         
counter[5]            Net         -        -       1.599     -           6         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
CLK_out_RNO_0         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.449     4.408       -         
un8_counter           Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFFE     E        In      -         5.915       -         
===================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        23 uses
SB_DFF          9 uses
SB_DFFE         14 uses
VCC             2 uses
SB_LUT4         39 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (1%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 39 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 27 23:58:49 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	23
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	23
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	13
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	42/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.2 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	23
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	42/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 246.33 MHz | Target: 195.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 43
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 43
used logic cells: 42
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:00:25 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:00:26 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 11 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:00:26 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[5:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  35 /        24
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        24
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        24
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
13 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               24         pr1.counter[8] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 00:00:29 2016
#


Top view:               main
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.165

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     151.4 MHz     NA            6.604         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          151.4 MHz     128.7 MHz     6.604         7.769         -1.165     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[1]     main|CLK      SB_DFF      Q       counter[1]     0.540       -1.165
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -1.116
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -1.095
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -1.081
pr1.new_clk_e      main|CLK      SB_DFFE     Q       new_clk        0.540       -1.081
pr1.CLK_out        main|CLK      SB_DFF      Q       CLK_out_i      0.540       -1.060
pwm0.brojac[0]     main|CLK      SB_DFFE     Q       brojac[0]      0.540       -1.060
pr1.counter[6]     main|CLK      SB_DFF      Q       counter[6]     0.540       -1.032
pr1.counter[7]     main|CLK      SB_DFF      Q       counter[7]     0.540       -1.011
pwm0.brojac[1]     main|CLK      SB_DFFE     Q       brojac[1]      0.540       -0.997
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.499        -1.165
pwm0.position[0]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[1]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[2]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[3]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[4]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[5]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pr1.new_clk_e        main|CLK      SB_DFFE     D       new_clk_e_RNO           6.499        0.584 
pwm0.brojac[0]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1      6.604        0.690 
pwm0.brojac[1]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1      6.604        0.690 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]            Net         -        -       1.599     -           5         
pr1.CLK_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.779       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.157       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.664       -         
===================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.new_clk_e_RNI970A1      SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_e_RNI970A1      SB_LUT4     O        Out     0.449     2.588       -         
new_clk_e_RNI970A1          Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[0]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.new_clk_e_RNI970A1      SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_e_RNI970A1      SB_LUT4     O        Out     0.449     2.588       -         
new_clk_e_RNI970A1          Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[5]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.new_clk_e_RNI970A1      SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_e_RNI970A1      SB_LUT4     O        Out     0.449     2.588       -         
new_clk_e_RNI970A1          Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[4]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[3] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.new_clk_e_RNI970A1      SB_LUT4     I0       In      -         2.139       -         
pr1.new_clk_e_RNI970A1      SB_LUT4     O        Out     0.449     2.588       -         
new_clk_e_RNI970A1          Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[3]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        24 uses
SB_DFF          10 uses
SB_DFFE         14 uses
VCC             2 uses
SB_LUT4         42 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 42 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat May 28 00:00:29 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	24
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	44
    Number of DFFs      	:	24
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	44/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.4 (sec)

Final Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	24
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	44/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 230.07 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 61
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 61
used logic cells: 44
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:03:56 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:03:58 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 11 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:03:58 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[6:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[6:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  38 /        26
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        26
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.19ns		  40 /        26
   2		0h:00m:00s		    -1.79ns		  40 /        26
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
15 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         pr1.counter[8] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 00:04:01 2016
#


Top view:               main
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.165

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     151.4 MHz     NA            6.604         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          151.4 MHz     128.7 MHz     6.604         7.769         -1.165     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                        Arrival           
Instance           Reference     Type       Pin     Net            Time        Slack 
                   Clock                                                             
-------------------------------------------------------------------------------------
pr1.counter[1]     main|CLK      SB_DFF     Q       counter[1]     0.540       -1.165
pr1.counter[2]     main|CLK      SB_DFF     Q       counter[2]     0.540       -1.116
pr1.counter[4]     main|CLK      SB_DFF     Q       counter[4]     0.540       -1.095
pr1.CLK_out        main|CLK      SB_DFF     Q       CLK_out_i      0.540       -1.060
pr1.counter[3]     main|CLK      SB_DFF     Q       counter[3]     0.540       -1.011
pr1.counter[5]     main|CLK      SB_DFF     Q       counter[5]     0.540       -1.011
pr1.counter[0]     main|CLK      SB_DFF     Q       counter[0]     0.540       -0.990
pr1.counter[6]     main|CLK      SB_DFF     Q       counter[6]     0.540       -0.962
pr1.counter[7]     main|CLK      SB_DFF     Q       counter[7]     0.540       -0.941
pr1.counter[8]     main|CLK      SB_DFF     Q       counter[8]     0.540       -0.878
=====================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference     Type        Pin     Net                    Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                6.499        -1.165
pwm0.position[0]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[1]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[2]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[3]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[4]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[5]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[6]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pr1.new_clk_e        main|CLK      SB_DFFE     D       new_clk_e_RNO          6.499        0.584 
pwm0.brojac[0]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1     6.604        0.690 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]            Net         -        -       1.599     -           4         
pr1.CLK_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.779       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.157       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.664       -         
===================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                3
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]            Net         -        -       1.599     -           4         
pr1.CLK_out_RNO_1     SB_LUT4     I1       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.400     2.539       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.910       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.729       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.108       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.615       -         
===================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          pr1.counter[4] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[4]        SB_DFF      Q        Out     0.540     0.540       -         
counter[4]            Net         -        -       1.599     -           4         
pr1.CLK_out_RNO_1     SB_LUT4     I2       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.379     2.518       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.889       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.338       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.708       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.087       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.594       -         
===================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.060

    Number of logic level(s):                3
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.CLK_out                 SB_DFF      Q        Out     0.540     0.540       -         
CLK_out_i                   Net         -        -       1.599     -           2         
pr1.CLK_out_RNI00VA         SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNI00VA         SB_LUT4     O        Out     0.449     2.588       -         
G_2_xx_mm_a0_1              Net         -        -       1.371     -           1         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     I0       In      -         3.959       -         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     O        Out     0.449     4.408       -         
new_clk_e_RNIF4BP1          Net         -        -       1.371     -           9         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     I2       In      -         5.779       -         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     O        Out     0.379     6.157       -         
brojac_RNIH6B65[2]          Net         -        -       1.507     -           7         
pwm0.position[0]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.060

    Number of logic level(s):                3
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.CLK_out                 SB_DFF      Q        Out     0.540     0.540       -         
CLK_out_i                   Net         -        -       1.599     -           2         
pr1.CLK_out_RNI00VA         SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNI00VA         SB_LUT4     O        Out     0.449     2.588       -         
G_2_xx_mm_a0_1              Net         -        -       1.371     -           1         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     I0       In      -         3.959       -         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     O        Out     0.449     4.408       -         
new_clk_e_RNIF4BP1          Net         -        -       1.371     -           9         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     I2       In      -         5.779       -         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     O        Out     0.379     6.157       -         
brojac_RNIH6B65[2]          Net         -        -       1.507     -           7         
pwm0.position[6]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        27 uses
SB_DFF          10 uses
SB_DFFE         16 uses
VCC             2 uses
SB_LUT4         42 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 42 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat May 28 00:04:01 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	26
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	44
    Number of DFFs      	:	26
    Number of Carrys    	:	27

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	7
    LogicCells                  :	44/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.1 (sec)

Final Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	26
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	44/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 233.65 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 44
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:05:59 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:06:00 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 11 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:06:01 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[6:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[6:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  38 /        26
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        26
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.19ns		  40 /        26
   2		0h:00m:00s		    -1.79ns		  40 /        26
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
15 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         pr1.counter[8] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 00:06:03 2016
#


Top view:               main
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.165

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     151.4 MHz     NA            6.604         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          151.4 MHz     128.7 MHz     6.604         7.769         -1.165     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                        Arrival           
Instance           Reference     Type       Pin     Net            Time        Slack 
                   Clock                                                             
-------------------------------------------------------------------------------------
pr1.counter[1]     main|CLK      SB_DFF     Q       counter[1]     0.540       -1.165
pr1.counter[2]     main|CLK      SB_DFF     Q       counter[2]     0.540       -1.116
pr1.counter[4]     main|CLK      SB_DFF     Q       counter[4]     0.540       -1.095
pr1.CLK_out        main|CLK      SB_DFF     Q       CLK_out_i      0.540       -1.060
pr1.counter[3]     main|CLK      SB_DFF     Q       counter[3]     0.540       -1.011
pr1.counter[5]     main|CLK      SB_DFF     Q       counter[5]     0.540       -1.011
pr1.counter[0]     main|CLK      SB_DFF     Q       counter[0]     0.540       -0.990
pr1.counter[6]     main|CLK      SB_DFF     Q       counter[6]     0.540       -0.962
pr1.counter[7]     main|CLK      SB_DFF     Q       counter[7]     0.540       -0.941
pr1.counter[8]     main|CLK      SB_DFF     Q       counter[8]     0.540       -0.878
=====================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                 Required           
Instance             Reference     Type        Pin     Net                    Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                6.499        -1.165
pwm0.position[0]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[1]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[2]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[3]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[4]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[5]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pwm0.position[6]     main|CLK      SB_DFFE     E       brojac_RNIH6B65[2]     6.604        -1.060
pr1.new_clk_e        main|CLK      SB_DFFE     D       new_clk_e_RNO          6.499        0.584 
pwm0.brojac[0]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1     6.604        0.690 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]            Net         -        -       1.599     -           4         
pr1.CLK_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.779       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.157       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.664       -         
===================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                3
    Starting point:                          pr1.counter[2] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]            Net         -        -       1.599     -           4         
pr1.CLK_out_RNO_1     SB_LUT4     I1       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.400     2.539       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.910       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.729       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.108       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.615       -         
===================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          pr1.counter[4] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[4]        SB_DFF      Q        Out     0.540     0.540       -         
counter[4]            Net         -        -       1.599     -           4         
pr1.CLK_out_RNO_1     SB_LUT4     I2       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.379     2.518       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.889       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.338       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.708       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.087       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.594       -         
===================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.060

    Number of logic level(s):                3
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.CLK_out                 SB_DFF      Q        Out     0.540     0.540       -         
CLK_out_i                   Net         -        -       1.599     -           2         
pr1.CLK_out_RNI00VA         SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNI00VA         SB_LUT4     O        Out     0.449     2.588       -         
G_2_xx_mm_a0_1              Net         -        -       1.371     -           1         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     I0       In      -         3.959       -         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     O        Out     0.449     4.408       -         
new_clk_e_RNIF4BP1          Net         -        -       1.371     -           9         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     I2       In      -         5.779       -         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     O        Out     0.379     6.157       -         
brojac_RNIH6B65[2]          Net         -        -       1.507     -           7         
pwm0.position[0]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.060

    Number of logic level(s):                3
    Starting point:                          pr1.CLK_out / Q
    Ending point:                            pwm0.position[6] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.CLK_out                 SB_DFF      Q        Out     0.540     0.540       -         
CLK_out_i                   Net         -        -       1.599     -           2         
pr1.CLK_out_RNI00VA         SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNI00VA         SB_LUT4     O        Out     0.449     2.588       -         
G_2_xx_mm_a0_1              Net         -        -       1.371     -           1         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     I0       In      -         3.959       -         
pr1.new_clk_e_RNIF4BP1      SB_LUT4     O        Out     0.449     4.408       -         
new_clk_e_RNIF4BP1          Net         -        -       1.371     -           9         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     I2       In      -         5.779       -         
pwm0.brojac_RNIH6B65[2]     SB_LUT4     O        Out     0.379     6.157       -         
brojac_RNIH6B65[2]          Net         -        -       1.507     -           7         
pwm0.position[6]            SB_DFFE     E        In      -         7.664       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        27 uses
SB_DFF          10 uses
SB_DFFE         16 uses
VCC             2 uses
SB_LUT4         42 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 42 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat May 28 00:06:03 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	26
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	44
    Number of DFFs      	:	26
    Number of Carrys    	:	27

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	7
    LogicCells                  :	44/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.1 (sec)

Final Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	26
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	44/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 233.65 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 70
used logic cells: 44
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:07:44 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:07:45 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 11 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:07:45 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[5:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  35 /        24
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        24
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        24
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
13 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               24         pr1.counter[8] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 00:07:48 2016
#


Top view:               main
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.165

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     151.4 MHz     NA            6.604         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          151.4 MHz     128.7 MHz     6.604         7.769         -1.165     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[1]     main|CLK      SB_DFF      Q       counter[1]     0.540       -1.165
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -1.116
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       -1.095
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -1.081
pr1.counter[8]     main|CLK      SB_DFF      Q       counter[8]     0.540       -1.081
pr1.CLK_out        main|CLK      SB_DFF      Q       CLK_out_i      0.540       -1.060
pwm0.brojac[0]     main|CLK      SB_DFFE     Q       brojac[0]      0.540       -1.060
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -1.032
pr1.counter[6]     main|CLK      SB_DFF      Q       counter[6]     0.540       -1.011
pwm0.brojac[1]     main|CLK      SB_DFFE     Q       brojac[1]      0.540       -0.997
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.499        -1.165
pwm0.position[0]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[1]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[2]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[3]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[4]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[5]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pr1.new_clk_e        main|CLK      SB_DFFE     D       new_clk_e_RNO           6.499        0.584 
pwm0.brojac[0]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1      6.604        0.690 
pwm0.brojac[1]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1      6.604        0.690 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]            Net         -        -       1.599     -           5         
pr1.CLK_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.779       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.157       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.664       -         
===================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.counter_RNII3991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII3991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNII3991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[0]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.counter_RNII3991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII3991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNII3991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[5]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.counter_RNII3991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII3991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNII3991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[4]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pwm0.position[3] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[1]              SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                  Net         -        -       1.599     -           5         
pr1.counter_RNII3991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNII3991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNII3991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[3]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        24 uses
SB_DFF          10 uses
SB_DFFE         14 uses
VCC             2 uses
SB_LUT4         42 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 42 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat May 28 00:07:48 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	24
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	44
    Number of DFFs      	:	24
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	44/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	24
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	44/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 232.70 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 44
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:09:06 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:09:07 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 12 sequential elements including pr1.counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:09:08 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[9:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[5:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  35 /        25
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  38 /        25
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  38 /        25
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
13 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               25         pr1.counter[9] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 00:09:10 2016
#


Top view:               main
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.176

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     150.1 MHz     NA            6.664         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          150.1 MHz     127.6 MHz     6.664         7.840         -1.176     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                        Arrival           
Instance           Reference     Type       Pin     Net            Time        Slack 
                   Clock                                                             
-------------------------------------------------------------------------------------
pr1.counter[6]     main|CLK      SB_DFF     Q       counter[6]     0.540       -1.176
pr1.counter[7]     main|CLK      SB_DFF     Q       counter[7]     0.540       -1.127
pr1.counter[8]     main|CLK      SB_DFF     Q       counter[8]     0.540       -1.106
pr1.counter[9]     main|CLK      SB_DFF     Q       counter[9]     0.540       -1.043
pr1.counter[3]     main|CLK      SB_DFF     Q       counter[3]     0.540       -0.938
pr1.counter[4]     main|CLK      SB_DFF     Q       counter[4]     0.540       -0.888
pr1.counter[5]     main|CLK      SB_DFF     Q       counter[5]     0.540       -0.867
pr1.counter[0]     main|CLK      SB_DFF     Q       counter[0]     0.540       0.693 
pr1.counter[2]     main|CLK      SB_DFF     Q       counter[2]     0.540       0.693 
pr1.counter[1]     main|CLK      SB_DFF     Q       counter[1]     0.540       0.714 
=====================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pr1.new_clk          main|CLK      SB_DFF      D       new_clk_0               6.559        -1.176
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.559        -1.127
pwm0.position[0]     main|CLK      SB_DFFE     E       counter_RNIES9M4[2]     6.664        -0.938
pwm0.position[1]     main|CLK      SB_DFFE     E       counter_RNIES9M4[2]     6.664        -0.938
pwm0.position[2]     main|CLK      SB_DFFE     E       counter_RNIES9M4[2]     6.664        -0.938
pwm0.position[3]     main|CLK      SB_DFFE     E       counter_RNIES9M4[2]     6.664        -0.938
pwm0.position[4]     main|CLK      SB_DFFE     E       counter_RNIES9M4[2]     6.664        -0.938
pwm0.position[5]     main|CLK      SB_DFFE     E       counter_RNIES9M4[2]     6.664        -0.938
pwm0.brojac[0]       main|CLK      SB_DFFE     E       CLK_out_RNIT6SO1        6.664        0.749 
pwm0.brojac[1]       main|CLK      SB_DFFE     E       CLK_out_RNIT6SO1        6.664        0.749 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          pr1.counter[6] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[6]             SB_DFF      Q        Out     0.540     0.540       -         
counter[6]                 Net         -        -       1.599     -           4         
pr1.counter_RNI2O9K[9]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNI2O9K[9]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNIL5EU[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNIL5EU[0]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.779       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.227       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.734       -         
========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          pr1.counter[7] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[7]             SB_DFF      Q        Out     0.540     0.540       -         
counter[7]                 Net         -        -       1.599     -           4         
pr1.counter_RNI2O9K[9]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNI2O9K[9]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNIL5EU[0]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNIL5EU[0]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.729       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.178       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          pr1.counter[6] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[6]             SB_DFF      Q        Out     0.540     0.540       -         
counter[6]                 Net         -        -       1.599     -           4         
pr1.counter_RNI2O9K[9]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNI2O9K[9]     SB_LUT4     O        Out     0.449     2.588       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNIL5EU[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNIL5EU[0]     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I1       In      -         5.779       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.400     6.178       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.685       -         
========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          pr1.counter[8] / Q
    Ending point:                            pr1.new_clk / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[8]             SB_DFF      Q        Out     0.540     0.540       -         
counter[8]                 Net         -        -       1.599     -           4         
pr1.counter_RNI2O9K[9]     SB_LUT4     I2       In      -         2.139       -         
pr1.counter_RNI2O9K[9]     SB_LUT4     O        Out     0.379     2.518       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNIL5EU[0]     SB_LUT4     I0       In      -         3.889       -         
pr1.counter_RNIL5EU[0]     SB_LUT4     O        Out     0.449     4.338       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.new_clk_RNO            SB_LUT4     I0       In      -         5.708       -         
pr1.new_clk_RNO            SB_LUT4     O        Out     0.449     6.157       -         
new_clk_0                  Net         -        -       1.507     -           1         
pr1.new_clk                SB_DFF      D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          pr1.counter[7] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pr1.counter[7]             SB_DFF      Q        Out     0.540     0.540       -         
counter[7]                 Net         -        -       1.599     -           4         
pr1.counter_RNI2O9K[9]     SB_LUT4     I1       In      -         2.139       -         
pr1.counter_RNI2O9K[9]     SB_LUT4     O        Out     0.400     2.539       -         
un8_counter_6              Net         -        -       1.371     -           2         
pr1.counter_RNIL5EU[0]     SB_LUT4     I0       In      -         3.910       -         
pr1.counter_RNIL5EU[0]     SB_LUT4     O        Out     0.449     4.359       -         
un8_counter_0              Net         -        -       1.371     -           2         
pr1.CLK_out_RNO            SB_LUT4     I1       In      -         5.729       -         
pr1.CLK_out_RNO            SB_LUT4     O        Out     0.400     6.129       -         
CLK_out                    Net         -        -       1.507     -           1         
pr1.CLK_out                SB_DFF      D        In      -         7.636       -         
========================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          12 uses
SB_DFFE         13 uses
VCC             2 uses
SB_LUT4         41 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (1%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 41 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 41 = 41 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat May 28 00:09:10 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	25
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	43/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.9 (sec)

Final Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	43/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 237.34 MHz | Target: 150.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 43
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 60
used logic cells: 43
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 70 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pwmsamradi_syn.prj" -log "pwmsamradi_Implmnt/pwmsamradi.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pwmsamradi_Implmnt/pwmsamradi.srr
#Build: Synplify Pro I-2014.03L-SP1 , Build 045R, Jul 30 2014
#install: C:\fpga-2014\SBTools\synpbase
#OS: Windows 7 6.2
#Hostname: MAJA

#Implementation: pwmsamradi_Implmnt

Synopsys VHDL Compiler, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\fpga-2014\SBTools\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Top entity is set to main.
File C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd changed - recompiling
File C:\fpga\pwm\pwm\pwm_samradi.vhd changed - recompiling
File C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Synthesizing work.main.behavioral 
@N: CD630 :"C:\fpga\pwm\pwm\pwm_samradi.vhd":7:7:7:9|Synthesizing work.pwm.ponasanje 
Post processing for work.pwm.ponasanje
@N: CD630 :"C:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":8:7:8:13|Synthesizing work.clk_mod.ponasanje 
Post processing for work.clk_mod.ponasanje
Post processing for work.main.behavioral
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:10:29 2016

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 043R, built Jul 30 2014
@N|Running in 64-bit mode
File C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_comp.srs changed - recompiling
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level
@N: NF107 :"C:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":6:7:6:10|Selected library: work cell: main view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:10:30 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt 
Printing clock  summary report in "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
ICG Latch Removal takes time: 0.000000 [s]. 
syn_allowed_resources : blockrams=16  set on top level netlist main


@S |Clock Summary
****************

Start                             Requested     Requested     Clock                       Clock                
Clock                             Frequency     Period        Type                        Group                
---------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     1.0 MHz       1000.000      derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0
===============================================================================================================

@W: MT529 :"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found inferred clock main|CLK which controls 11 sequential elements including pr1.counter[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 28 00:10:30 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 987R, Built Aug  4 2014 10:41:20
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

@N:"c:\fpga\pwm\pwm\clockmodif_za_pwmsam1.vhd":21:2:21:3|Found counter in view:work.clk_mod(ponasanje) inst counter[8:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst position[5:0]
@N:"c:\fpga\pwm\pwm\pwm_samradi.vhd":22:6:22:7|Found counter in view:work.PWM(ponasanje) inst brojac[5:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  35 /        24
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        24
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  40 /        24
------------------------------------------------------------

@N: FX1016 :"c:\fpga\pwm\pwm\main_za_pwm_samradi.vhd":7:7:7:9|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
13 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               24         pr1.counter[8] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\pwmsamradi.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing Analyst data base C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\synwork\pwmsamradi_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@W: MT558 |Unable to locate source for clock clk_mod|CLK_out_derived_clock. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03L-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock main|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat May 28 00:10:33 2016
#


Top view:               main
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.165

                                  Requested     Estimated     Requested     Estimated                Clock                       Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
clk_mod|CLK_out_derived_clock     151.4 MHz     NA            6.604         NA            NA         derived (from main|CLK)     Autoconstr_clkgroup_0
main|CLK                          151.4 MHz     128.7 MHz     6.604         7.769         -1.165     inferred                    Autoconstr_clkgroup_0
======================================================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|CLK  main|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|CLK
====================================



Starting Points with Worst Slack
********************************

                   Starting                                         Arrival           
Instance           Reference     Type        Pin     Net            Time        Slack 
                   Clock                                                              
--------------------------------------------------------------------------------------
pr1.counter[1]     main|CLK      SB_DFF      Q       counter[1]     0.540       -1.165
pr1.counter[5]     main|CLK      SB_DFF      Q       counter[5]     0.540       -1.130
pr1.counter[3]     main|CLK      SB_DFF      Q       counter[3]     0.540       -1.116
pr1.counter[8]     main|CLK      SB_DFF      Q       counter[8]     0.540       -1.095
pr1.counter[2]     main|CLK      SB_DFF      Q       counter[2]     0.540       -1.081
pr1.CLK_out        main|CLK      SB_DFF      Q       CLK_out_i      0.540       -1.060
pwm0.brojac[0]     main|CLK      SB_DFFE     Q       brojac[0]      0.540       -1.060
pr1.counter[4]     main|CLK      SB_DFF      Q       counter[4]     0.540       -1.032
pr1.counter[6]     main|CLK      SB_DFF      Q       counter[6]     0.540       -1.011
pwm0.brojac[1]     main|CLK      SB_DFFE     Q       brojac[1]      0.540       -0.997
======================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                  Required           
Instance             Reference     Type        Pin     Net                     Time         Slack 
                     Clock                                                                        
--------------------------------------------------------------------------------------------------
pr1.CLK_out          main|CLK      SB_DFF      D       CLK_out                 6.499        -1.165
pwm0.position[0]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[1]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[2]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[3]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[4]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pwm0.position[5]     main|CLK      SB_DFFE     E       counter_RNI0QOM4[0]     6.604        -1.130
pr1.new_clk_e        main|CLK      SB_DFFE     D       new_clk_e_RNO           6.499        0.584 
pwm0.brojac[0]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1      6.604        0.690 
pwm0.brojac[1]       main|CLK      SB_DFFE     E       new_clk_e_RNIF4BP1      6.604        0.690 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pr1.counter[1] / Q
    Ending point:                            pr1.CLK_out / D
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
pr1.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]            Net         -        -       1.599     -           5         
pr1.CLK_out_RNO_1     SB_LUT4     I0       In      -         2.139       -         
pr1.CLK_out_RNO_1     SB_LUT4     O        Out     0.449     2.588       -         
CLK_out_RNO_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO_0     SB_LUT4     I0       In      -         3.959       -         
pr1.CLK_out_RNO_0     SB_LUT4     O        Out     0.449     4.408       -         
un8_counter_1         Net         -        -       1.371     -           1         
pr1.CLK_out_RNO       SB_LUT4     I2       In      -         5.779       -         
pr1.CLK_out_RNO       SB_LUT4     O        Out     0.379     6.157       -         
CLK_out               Net         -        -       1.507     -           1         
pr1.CLK_out           SB_DFF      D        In      -         7.664       -         
===================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[5] / Q
    Ending point:                            pwm0.position[0] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[5]              SB_DFF      Q        Out     0.540     0.540       -         
counter[5]                  Net         -        -       1.599     -           5         
pr1.counter_RNIM7991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIM7991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNIM7991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[0]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[5] / Q
    Ending point:                            pwm0.position[5] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[5]              SB_DFF      Q        Out     0.540     0.540       -         
counter[5]                  Net         -        -       1.599     -           5         
pr1.counter_RNIM7991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIM7991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNIM7991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[5]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[5] / Q
    Ending point:                            pwm0.position[4] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[5]              SB_DFF      Q        Out     0.540     0.540       -         
counter[5]                  Net         -        -       1.599     -           5         
pr1.counter_RNIM7991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIM7991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNIM7991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[4]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.604

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                3
    Starting point:                          pr1.counter[5] / Q
    Ending point:                            pwm0.position[3] / E
    The start point is clocked by            main|CLK [rising] on pin C
    The end   point is clocked by            main|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
pr1.counter[5]              SB_DFF      Q        Out     0.540     0.540       -         
counter[5]                  Net         -        -       1.599     -           5         
pr1.counter_RNIM7991[8]     SB_LUT4     I0       In      -         2.139       -         
pr1.counter_RNIM7991[8]     SB_LUT4     O        Out     0.449     2.588       -         
counter_RNIM7991[8]         Net         -        -       1.371     -           1         
pr1.counter_RNI6IFO2[0]     SB_LUT4     I0       In      -         3.959       -         
pr1.counter_RNI6IFO2[0]     SB_LUT4     O        Out     0.449     4.408       -         
counter_RNI6IFO2[0]         Net         -        -       1.371     -           1         
pr1.counter_RNI0QOM4[0]     SB_LUT4     I0       In      -         5.779       -         
pr1.counter_RNI0QOM4[0]     SB_LUT4     O        Out     0.449     6.227       -         
counter_RNI0QOM4[0]         Net         -        -       1.507     -           6         
pwm0.position[3]            SB_DFFE     E        In      -         7.734       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.734 is 1.886(24.4%) logic and 5.848(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        24 uses
SB_DFF          10 uses
SB_DFFE         14 uses
VCC             2 uses
SB_LUT4         42 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   main|CLK: 1

Mapping Summary:
Total  LUTs: 42 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat May 28 00:10:33 2016

###########################################################]


Synthesis exit by 0.
Current Implementation pwmsamradi_Implmnt its sbt path: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf " "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist" "-pVQ100" "-yC:/fpga/pwm/pwm/config.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:22:25

Parsing edif file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.edf...
Parsing constraint file: C:/fpga/pwm/pwm/config.pcf ...
Warning: pin SS_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/fpga/pwm/pwm/config.pcf 
parse file C:/fpga/pwm/pwm/config.pcf  error. But they are ignored
start to read sdc/scf file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
sdc_reader OK C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/pwmsamradi.scf
Stored edif netlist at C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --outdir C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:30:09

I2004: Option and Settings Summary
=============================================================
Device file          - C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer
Timing library       - C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	24
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	44
    Number of DFFs      	:	24
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	0
        LUT with CARRY   	:	6
    LogicCells                  :	44/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	24
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	44/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|CLK | Frequency: 232.70 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer" --translator "C:\fpga-2014\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:23:00

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 44
Translating sdc file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main" "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router" --sdf_file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\netlist\oadb-main C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\router --sdf_file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:26:32

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:37:09

Generating Verilog & VHDL netlist files ...
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main --lib-file C:\fpga-2014\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\fpga\pwm\pwmsamradi\pwmsamradi_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:25:43

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/fpga-2014/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\fpga-2014\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX1K --package VQ100 --outdir "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.08.26723
Build Date:     Sep 19 2014 11:36:54

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\fpga-2014\SBTools\sbt_backend\bin\win32\opt\iceutil.exe" -d iCE40 -m M25P10A -E -cr -res -fh -a 0x0 -w "C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex"
starting programmerrunning programmerDoing bulk erase of entire flash memory device
Writing file: C:/fpga/pwm/pwmsamradi/pwmsamradi_Implmnt\sbt\outputs\bitmap\main_bitmap.hex to flash memory device
Bytes written to flash: 32299
programmer succeed.
12:12:17 AM
