// Seed: 3030083303
module module_0 (
    input tri id_0,
    input wor id_1
);
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wire id_6
    , id_24,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    output tri0 id_10,
    output uwire id_11,
    input wor id_12[1 'b0 : 1],
    input tri1 id_13,
    input tri id_14,
    input uwire id_15,
    output supply0 id_16,
    input wire id_17,
    input wand id_18,
    input tri id_19,
    output supply1 id_20,
    input wor id_21,
    output wire id_22
    , id_25
);
  logic id_26;
  ;
  nor primCall (
      id_11,
      id_0,
      id_7,
      id_14,
      id_27,
      id_12,
      id_17,
      id_18,
      id_13,
      id_26,
      id_24,
      id_19,
      id_9,
      id_25,
      id_21,
      id_8,
      id_6,
      id_5,
      id_15
  );
  assign id_20 = -1'h0 + id_0;
  wire id_27;
  assign id_26 = id_27;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
