

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_267_1_proc'
================================================================
* Date:           Thu Nov  5 11:58:13 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        dilation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.556 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11| 0.110 us | 0.110 us |   11|   11|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_267_1_VITIS_LOOP_269_2  |        9|        9|         1|          1|          1|     9|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      53|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      57|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|     110|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln267_1_fu_143_p2   |     +    |   0|  0|   9|           2|           1|
    |add_ln267_fu_123_p2     |     +    |   0|  0|  12|           4|           1|
    |add_ln269_fu_164_p2     |     +    |   0|  0|   9|           2|           1|
    |icmp_ln267_fu_117_p2    |   icmp   |   0|  0|   9|           4|           4|
    |icmp_ln269_fu_129_p2    |   icmp   |   0|  0|   8|           2|           2|
    |ap_block_state1         |    or    |   0|  0|   2|           1|           1|
    |select_ln266_fu_135_p3  |  select  |   0|  0|   2|           1|           1|
    |select_ln267_fu_149_p3  |  select  |   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  53|          17|          13|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |i_reg_95               |   9|          2|    2|          4|
    |indvar_flatten_reg_84  |   9|          2|    4|          8|
    |j_1_reg_106            |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  57|         12|   10|         22|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  3|   0|    3|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |i_reg_95               |  2|   0|    2|          0|
    |indvar_flatten_reg_84  |  4|   0|    4|          0|
    |j_1_reg_106            |  2|   0|    2|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 12|   0|   12|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_267_1_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_267_1_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_267_1_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_267_1_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_267_1_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_267_1_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_267_1_proc | return value |
|kernel_0_address0  | out |    2|  ap_memory |          kernel_0          |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |          kernel_0          |     array    |
|kernel_0_we0       | out |    1|  ap_memory |          kernel_0          |     array    |
|kernel_0_d0        | out |    1|  ap_memory |          kernel_0          |     array    |
|kernel_1_address0  | out |    2|  ap_memory |          kernel_1          |     array    |
|kernel_1_ce0       | out |    1|  ap_memory |          kernel_1          |     array    |
|kernel_1_we0       | out |    1|  ap_memory |          kernel_1          |     array    |
|kernel_1_d0        | out |    1|  ap_memory |          kernel_1          |     array    |
|kernel_2_address0  | out |    2|  ap_memory |          kernel_2          |     array    |
|kernel_2_ce0       | out |    1|  ap_memory |          kernel_2          |     array    |
|kernel_2_we0       | out |    1|  ap_memory |          kernel_2          |     array    |
|kernel_2_d0        | out |    1|  ap_memory |          kernel_2          |     array    |
+-------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.75ns)   --->   "%br_ln0 = br void"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %newFuncRoot, i4 %add_ln267, void %.split4.i.i46" [source/dilation.cpp:267]   --->   Operation 5 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i2, void %newFuncRoot, i2 %select_ln267, void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = phi i2, void %newFuncRoot, i2 %add_ln269, void %.split4.i.i46" [source/dilation.cpp:269]   --->   Operation 7 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln267 = icmp_eq  i4 %indvar_flatten, i4" [source/dilation.cpp:267]   --->   Operation 9 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.86ns)   --->   "%add_ln267 = add i4 %indvar_flatten, i4" [source/dilation.cpp:267]   --->   Operation 10 'add' 'add_ln267' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %.reset, void %_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev.exit.i21.exitStub" [source/dilation.cpp:267]   --->   Operation 11 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_267_1_VITIS_LOOP_269_2_str"   --->   Operation 12 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.51ns)   --->   "%icmp_ln269 = icmp_eq  i2 %j_1, i2" [source/dilation.cpp:269]   --->   Operation 14 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.26ns)   --->   "%select_ln266 = select i1 %icmp_ln269, i2, i2 %j_1" [source/dilation.cpp:266]   --->   Operation 15 'select' 'select_ln266' <Predicate = (!icmp_ln267)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%add_ln267_1 = add i2 %i, i2" [source/dilation.cpp:267]   --->   Operation 17 'add' 'add_ln267_1' <Predicate = (!icmp_ln267)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.26ns)   --->   "%select_ln267 = select i1 %icmp_ln269, i2 %add_ln267_1, i2 %i" [source/dilation.cpp:267]   --->   Operation 18 'select' 'select_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_1_cast = zext i2 %select_ln266" [source/dilation.cpp:266]   --->   Operation 19 'zext' 'j_1_cast' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [source/dilation.cpp:266]   --->   Operation 20 'specloopname' 'specloopname_ln266' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr i1 %kernel_0, i64, i64 %j_1_cast" [source/dilation.cpp:271]   --->   Operation 21 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_1_addr = getelementptr i1 %kernel_1, i64, i64 %j_1_cast" [source/dilation.cpp:271]   --->   Operation 22 'getelementptr' 'kernel_1_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_2_addr = getelementptr i1 %kernel_2, i64, i64 %j_1_cast" [source/dilation.cpp:271]   --->   Operation 23 'getelementptr' 'kernel_2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%switch_ln271 = switch i2 %select_ln267, void %branch2, i2, void %branch0, i2, void %branch1" [source/dilation.cpp:271]   --->   Operation 24 'switch' 'switch_ln271' <Predicate = (!icmp_ln267)> <Delay = 0.69>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%store_ln271 = store i1, i2 %kernel_1_addr" [source/dilation.cpp:271]   --->   Operation 25 'store' 'store_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 26 'br' 'br_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln271 = store i1, i2 %kernel_0_addr" [source/dilation.cpp:271]   --->   Operation 27 'store' 'store_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 28 'br' 'br_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 0)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln271 = store i1, i2 %kernel_2_addr" [source/dilation.cpp:271]   --->   Operation 29 'store' 'store_ln271' <Predicate = (!icmp_ln267 & select_ln267 != 0 & select_ln267 != 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 30 'br' 'br_ln271' <Predicate = (!icmp_ln267 & select_ln267 != 0 & select_ln267 != 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln269 = add i2 %select_ln266, i2" [source/dilation.cpp:269]   --->   Operation 31 'add' 'add_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kernel_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kernel_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                (br               ) [ 0110]
indvar_flatten        (phi              ) [ 0010]
i                     (phi              ) [ 0010]
j_1                   (phi              ) [ 0010]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln267            (icmp             ) [ 0010]
add_ln267             (add              ) [ 0110]
br_ln267              (br               ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln269            (icmp             ) [ 0000]
select_ln266          (select           ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
add_ln267_1           (add              ) [ 0000]
select_ln267          (select           ) [ 0110]
j_1_cast              (zext             ) [ 0000]
specloopname_ln266    (specloopname     ) [ 0000]
kernel_0_addr         (getelementptr    ) [ 0000]
kernel_1_addr         (getelementptr    ) [ 0000]
kernel_2_addr         (getelementptr    ) [ 0000]
switch_ln271          (switch           ) [ 0000]
store_ln271           (store            ) [ 0000]
br_ln271              (br               ) [ 0000]
store_ln271           (store            ) [ 0000]
br_ln271              (br               ) [ 0000]
store_ln271           (store            ) [ 0000]
br_ln271              (br               ) [ 0000]
add_ln269             (add              ) [ 0110]
br_ln0                (br               ) [ 0110]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_267_1_VITIS_LOOP_269_2_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="kernel_0_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="2" slack="0"/>
<pin id="46" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="kernel_1_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="2" slack="0"/>
<pin id="53" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_1_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="kernel_2_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="2" slack="0"/>
<pin id="60" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_2_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln271_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="2" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln271_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln271_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="indvar_flatten_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="1"/>
<pin id="97" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="2" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="j_1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="j_1_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln267_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln267_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln269_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln266_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="0" index="2" bw="2" slack="0"/>
<pin id="139" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln266/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln267_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln267_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln267/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln269_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="add_ln267_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln267 "/>
</bind>
</comp>

<comp id="178" class="1005" name="select_ln267_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln267 "/>
</bind>
</comp>

<comp id="183" class="1005" name="add_ln269_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln269 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="38" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="49" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="42" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="56" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="88" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="88" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="110" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="110" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="99" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="129" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="99" pin="4"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="135" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="168"><net_src comp="135" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="123" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="181"><net_src comp="149" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="186"><net_src comp="164" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_0 | {2 }
	Port: kernel_1 | {2 }
	Port: kernel_2 | {2 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln267 : 1
		add_ln267 : 1
		br_ln267 : 2
		icmp_ln269 : 1
		select_ln266 : 2
		add_ln267_1 : 1
		select_ln267 : 2
		j_1_cast : 3
		kernel_0_addr : 4
		kernel_1_addr : 4
		kernel_2_addr : 4
		switch_ln271 : 3
		store_ln271 : 5
		store_ln271 : 5
		store_ln271 : 5
		add_ln269 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln267_fu_123  |    0    |    12   |
|    add   |  add_ln267_1_fu_143 |    0    |    9    |
|          |   add_ln269_fu_164  |    0    |    9    |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln267_fu_117  |    0    |    9    |
|          |  icmp_ln269_fu_129  |    0    |    8    |
|----------|---------------------|---------|---------|
|  select  | select_ln266_fu_135 |    0    |    2    |
|          | select_ln267_fu_149 |    0    |    2    |
|----------|---------------------|---------|---------|
|   zext   |   j_1_cast_fu_157   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    51   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln267_reg_173  |    4   |
|  add_ln269_reg_183  |    2   |
|       i_reg_95      |    2   |
|indvar_flatten_reg_84|    4   |
|     j_1_reg_106     |    2   |
| select_ln267_reg_178|    2   |
+---------------------+--------+
|        Total        |   16   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   51   |
+-----------+--------+--------+
