Source Block: hdl/library/common/ad_tdd_control.v@168:178@HdlIdDef
  reg             counter_at_tdd_tx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  // internal signals

  wire   [23:0]   tdd_tx_dp_on_1_s;
  wire   [23:0]   tdd_tx_dp_on_2_s;

Diff Content:
+ 173   reg             tdd_sync_d1 = 1'b0;
+ 173   reg             tdd_sync_d2 = 1'b0;
+ 173   reg             tdd_sync_d3 = 1'b0;
+ 173   reg             tdd_sync_en = 1'b0;
+ 173   wire   [23:0]   tdd_vco_rx_on_1_s;
+ 173   wire   [23:0]   tdd_vco_rx_off_1_s;
+ 173   wire   [23:0]   tdd_vco_tx_on_1_s;
+ 173   wire   [23:0]   tdd_vco_tx_off_1_s;
+ 173   wire   [23:0]   tdd_rx_on_1_s;
+ 173   wire   [23:0]   tdd_rx_off_1_s;
+ 173   wire   [23:0]   tdd_tx_on_1_s;
+ 173   wire   [23:0]   tdd_tx_off_1_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_control.v@165:175
  reg             counter_at_tdd_rx_on_2 = 1'b0;
  reg             counter_at_tdd_rx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_on_2 = 1'b0;
  reg             counter_at_tdd_tx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  // internal signals

Clone Blocks 2:
hdl/library/common/ad_tdd_control.v@167:177
  reg             counter_at_tdd_tx_on_2 = 1'b0;
  reg             counter_at_tdd_tx_off_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  // internal signals

  wire   [23:0]   tdd_tx_dp_on_1_s;

Clone Blocks 3:
hdl/library/common/ad_tdd_control.v@172:182
  reg             tdd_enable_d = 1'h0;
  reg             tdd_last_burst = 1'b0;

  // internal signals

  wire   [23:0]   tdd_tx_dp_on_1_s;
  wire   [23:0]   tdd_tx_dp_on_2_s;
  wire   [23:0]   tdd_tx_dp_off_1_s;
  wire   [23:0]   tdd_tx_dp_off_2_s;
  wire            tdd_endof_frame;
  wire            tdd_endof_burst;

