1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	comprising	comprise	VBG	VBG	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	with	with	IN	IN	_
1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	integrated	integrate	VBN	VBN	_
1	circuit	circuit	NN	NN	_
1	formed	form	VBD	VBD	_
1	thereon	thereon	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	which	which	WDT	WDT	_
1	seals	seal	VBZ	VBZ	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	with	with	IN	IN	_
1	resin	resin	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	tub	tub	NN	NN	_
1	having	have	VBG	VBG	_
1	a	a	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	for	for	IN	IN	_
1	bonding	bonding	NN	NN	_
1	with	with	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	and	and	CC	CC	_
1	a	a	DT	DT	_
1	back	back	RB	RB	_
1	surface	surface	NN	NN	_
1	located	located	JJ	JJ	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	side	side	NN	NN	_
1	opposite	opposite	JJ	JJ	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	and	and	CC	CC	_
1	exposed	expose	VBN	VBN	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	plurality	plurality	NN	NN	_
1	of	of	IN	IN	_
1	inner	inner	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	electrically	electrically	RB	RB	_
1	connected	connect	VBN	VBN	_
1	respectively	respectively	RB	RB	_
1	to	to	TO	TO	_
1	surface	surface	NN	NN	_
1	electrodes	electrode	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	a	a	DT	DT	_
1	plurality	plurality	NN	NN	_
1	of	of	IN	IN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	integrally	integrally	RB	RB	_
1	connected	connect	VBN	VBN	_
1	respectively	respectively	RB	RB	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	inner	inner	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	and	and	CC	CC	_
1	projecting	project	VBG	VBG	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	exterior	exterior	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	the	the	DT	DT	_
1	back	back	JJ	JJ	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	is	be	VBZ	VBZ	_
1	coated	coat	VBN	VBN	_
1	with	with	IN	IN	_
1	palladium	palladium	NN	NN	_
1	plating	plating	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	1	1	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	surfaces	surface	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	inner	inner	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	are	be	VBP	VBP	_
1	coated	coat	VBN	VBN	_
1	with	with	IN	IN	_
1	palladium	palladium	NN	NN	_
1	plating	plating	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	any	any	DT	DT	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	surface	surface	NN	NN	_
1	electrodes	electrode	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	are	be	VBP	VBP	_
1	connected	connect	VBN	VBN	_
1	with	with	IN	IN	_
1	each	each	DT	DT	_
1	other	other	JJ	JJ	_
1	using	use	VBG	VBG	_
1	a	a	DT	DT	_
1	metal	metal	NN	NN	_
1	thin	thin	JJ	JJ	_
1	wire	wire	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	1	1	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	comprises	comprise	VBZ	VBZ	_
1	a	a	DT	DT	_
1	base	base	NN	NN	_
1	substrate	substrate	NN	NN	_
1	,	,	,	,	_
1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	layer	layer	NN	NN	_
1	formed	form	VBN	VBN	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	base	base	NN	NN	_
1	substrate	substrate	NN	NN	_
1	through	through	IN	IN	_
1	an	a	DT	DT	_
1	insulating	insulate	VBG	VBG	_
1	layer	layer	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	element	element	NN	NN	_
1	formed	form	VBN	VBN	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	layer	layer	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	1	1	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	surfaces	surface	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	inner	inner	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	are	be	VBP	VBP	_
1	coated	coat	VBN	VBN	_
1	with	with	IN	IN	_
1	palladium	palladium	NN	NN	_
1	plating	plating	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	2	2	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	the	the	DT	DT	_
1	metal	metal	NN	NN	_
1	thin	thin	JJ	JJ	_
1	wire	wire	NN	NN	_
1	is	be	VBZ	VBZ	_
1	connected	connect	VBN	VBN	_
1	to	to	TO	TO	_
1	a	a	DT	DT	_
1	suspension	suspension	NN	NN	_
1	lead	lead	NN	NN	_
1	for	for	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	1	1	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	is	be	VBZ	VBZ	_
1	supported	support	VBN	VBN	_
1	by	by	IN	IN	_
1	suspension	suspension	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	,	,	,	,	_
1	the	the	DT	DT	_
1	suspension	suspension	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	being	be	VBG	VBG	_
1	each	each	DT	DT	_
1	formed	form	VBN	VBN	_
1	with	with	IN	IN	_
1	a	a	DT	DT	_
1	stepped	step	VBN	VBN	_
1	portion	portion	NN	NN	_
1	which	which	WDT	WDT	_
1	is	be	VBZ	VBZ	_
1	embedded	embed	VBN	VBN	_
1	in	in	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	1	1	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	heat	heat	NN	NN	_
1	radiation	radiation	NN	NN	_
1	member	member	NN	NN	_
1	is	be	VBZ	VBZ	_
1	attached	attach	VBN	VBN	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	back	back	JJ	JJ	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	7	7	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	heat	heat	NN	NN	_
1	radiation	radiation	NN	NN	_
1	fin	fin	NN	NN	_
1	is	be	VBZ	VBZ	_
1	attached	attach	VBN	VBN	_
1	as	as	IN	IN	_
1	the	the	DT	DT	_
1	heat	heat	NN	NN	_
1	radiation	radiation	NN	NN	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	7	7	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	thermal	thermal	JJ	JJ	_
1	diffusion	diffusion	NN	NN	_
1	plate	plate	NN	NN	_
1	is	be	VBZ	VBZ	_
1	attached	attach	VBN	VBN	_
1	as	as	IN	IN	_
1	the	the	DT	DT	_
1	heat	heat	NN	NN	_
1	radiation	radiation	NN	NN	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	1	1	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	the	the	DT	DT	_
1	back	back	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	is	be	VBZ	VBZ	_
1	exposed	expose	VBN	VBN	_
1	to	to	TO	TO	_
1	a	a	DT	DT	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	comprising	comprise	VBG	VBG	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	,	,	,	,	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	comprising	comprise	VBG	VBG	_
1	a	a	DT	DT	_
1	P	p	NN	NN	_
1	type	type	NN	NN	_
1	semiconductor	semiconductor	NN	NN	_
1	substrate	substrate	NN	NN	_
1	as	as	IN	IN	_
1	a	a	DT	DT	_
1	base	base	NN	NN	_
1	substrate	substrate	NN	NN	_
1	,	,	,	,	_
1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	layer	layer	NN	NN	_
1	formed	form	VBN	VBN	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	substrate	substrate	NN	NN	_
1	through	through	IN	IN	_
1	an	a	DT	DT	_
1	insulating	insulate	VBG	VBG	_
1	layer	layer	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	element	element	NN	NN	_
1	formed	form	VBN	VBN	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	layer	layer	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	which	which	WDT	WDT	_
1	seals	seal	VBZ	VBZ	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	with	with	IN	IN	_
1	resin	resin	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	tub	tub	NN	NN	_
1	having	have	VBG	VBG	_
1	a	a	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	for	for	IN	IN	_
1	bonding	bonding	NN	NN	_
1	with	with	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	metal	metal	NN	NN	_
1	thin	thin	JJ	JJ	_
1	wire	wire	NN	NN	_
1	for	for	IN	IN	_
1	connecting	connect	VBG	VBG	_
1	a	a	DT	DT	_
1	surface	surface	NN	NN	_
1	electrode	electrode	NN	NN	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	with	with	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	plurality	plurality	NN	NN	_
1	of	of	IN	IN	_
1	inner	inner	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	electrically	electrically	RB	RB	_
1	connected	connect	VBN	VBN	_
1	respectively	respectively	RB	RB	_
1	to	to	TO	TO	_
1	surface	surface	NN	NN	_
1	electrodes	electrode	NNS	NNS	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	a	a	DT	DT	_
1	plurality	plurality	NN	NN	_
1	of	of	IN	IN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	integrally	integrally	RB	RB	_
1	connected	connect	VBN	VBN	_
1	respectively	respectively	RB	RB	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	inner	inner	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	and	and	CC	CC	_
1	projecting	project	VBG	VBG	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	exterior	exterior	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	negative	negative	JJ	JJ	_
1	voltage	voltage	NN	NN	_
1	is	be	VBZ	VBZ	_
1	applied	apply	VBN	VBN	_
1	from	from	IN	IN	_
1	the	the	DT	DT	_
1	metal	metal	NN	NN	_
1	thin	thin	JJ	JJ	_
1	wire-connected	wire-connected	JJ	JJ	_
1	surface	surface	NN	NN	_
1	electrode	electrode	NN	NN	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	to	to	TO	TO	_
1	a	a	DT	DT	_
1	back	back	RB	RB	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	substrate	substrate	NN	NN	_
1	through	through	IN	IN	_
1	the	the	DT	DT	_
1	metal	metal	NN	NN	_
1	thin	thin	JJ	JJ	_
1	wire	wire	NN	NN	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	11	11	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	back	back	RB	RB	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	located	located	JJ	JJ	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	side	side	NN	NN	_
1	opposite	opposite	JJ	JJ	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	is	be	VBZ	VBZ	_
1	exposed	expose	VBN	VBN	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	11	11	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	back	back	RB	RB	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	located	located	JJ	JJ	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	side	side	NN	NN	_
1	opposite	opposite	JJ	JJ	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tap	tap	NN	NN	_
1	is	be	VBZ	VBZ	_
1	exposed	expose	VBN	VBN	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	surfaces	surface	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tap	tap	NN	NN	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	inner	inner	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	are	be	VBP	VBP	_
1	coated	coat	VBN	VBN	_
1	with	with	IN	IN	_
1	palladium	palladium	NN	NN	_
1	plating	plating	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	NN	NN	_
1	11	11	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	back	back	RB	RB	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	located	located	JJ	JJ	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	side	side	NN	NN	_
1	opposite	opposite	JJ	JJ	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	is	be	VBZ	VBZ	_
1	exposed	expose	VBN	VBN	_
1	to	to	TO	TO	_
1	a	a	DT	DT	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	surfaces	surface	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	inner	inner	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	are	be	VBP	VBP	_
1	coated	coat	VBN	VBN	_
1	with	with	IN	IN	_
1	palladium	palladium	NN	NN	_
1	plating	plating	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	VB	VB	_
1	14	14	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	a	a	DT	DT	_
1	heat	heat	NN	NN	_
1	radiation	radiation	NN	NN	_
1	fin	fin	NN	NN	_
1	is	be	VBZ	VBZ	_
1	attached	attach	VBN	VBN	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	back	back	JJ	JJ	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	according	accord	VBG	VBG	_
1	to	to	TO	TO	_
1	claim	claim	VB	VB	_
1	13	13	CD	CD	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	is	be	VBZ	VBZ	_
1	supported	support	VBN	VBN	_
1	by	by	IN	IN	_
1	suspension	suspension	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	,	,	,	,	_
1	the	the	DT	DT	_
1	suspension	suspension	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	being	be	VBG	VBG	_
1	each	each	DT	DT	_
1	formed	form	VBN	VBN	_
1	with	with	IN	IN	_
1	a	a	DT	DT	_
1	stepped	step	VBN	VBN	_
1	portion	portion	NN	NN	_
1	which	which	WDT	WDT	_
1	is	be	VBZ	VBZ	_
1	embedded	embed	VBN	VBN	_
1	in	in	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	A	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	comprising	comprise	VBG	VBG	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	with	with	IN	IN	_
1	a	a	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	integrated	integrate	VBN	VBN	_
1	circuit	circuit	NN	NN	_
1	formed	form	VBD	VBD	_
1	thereon	thereon	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	which	which	WDT	WDT	_
1	seals	seal	VBZ	VBZ	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	with	with	IN	IN	_
1	resin	resin	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	tub	tub	NN	NN	_
1	having	have	VBG	VBG	_
1	a	a	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	for	for	IN	IN	_
1	bonding	bonding	NN	NN	_
1	with	with	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	and	and	CC	CC	_
1	a	a	DT	DT	_
1	back	back	RB	RB	_
1	surface	surface	NN	NN	_
1	located	located	JJ	JJ	_
1	on	on	IN	IN	_
1	the	the	DT	DT	_
1	side	side	NN	NN	_
1	opposite	opposite	JJ	JJ	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	chip	chip	NN	NN	_
1	bonding	bonding	NN	NN	_
1	surface	surface	NN	NN	_
1	and	and	CC	CC	_
1	exposed	expose	VBN	VBN	_
1	to	to	TO	TO	_
1	a	a	DT	DT	_
1	surface	surface	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	a	a	DT	DT	_
1	plurality	plurality	NN	NN	_
1	of	of	IN	IN	_
1	inner	inner	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	electrically	electrically	RB	RB	_
1	connected	connect	VBN	VBN	_
1	respectively	respectively	RB	RB	_
1	to	to	TO	TO	_
1	surface	surface	NN	NN	_
1	electrodes	electrode	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	chip	chip	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	a	a	DT	DT	_
1	plurality	plurality	NN	NN	_
1	of	of	IN	IN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	integrally	integrally	RB	RB	_
1	connected	connect	VBN	VBN	_
1	respectively	respectively	RB	RB	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	inner	inner	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	and	and	CC	CC	_
1	projecting	project	VBG	VBG	_
1	to	to	TO	TO	_
1	the	the	DT	DT	_
1	exterior	exterior	NN	NN	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	sealing	seal	VBG	VBG	_
1	member	member	NN	NN	_
1	.	.	SENT	SENT	_

1	wherein	wherein	WRB	WRB	_
1	surfaces	surface	NNS	NNS	_
1	of	of	IN	IN	_
1	the	the	DT	DT	_
1	tub	tub	NN	NN	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	inner	inner	NN	NN	_
1	leads	lead	VBZ	VBZ	_
1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	plural	plural	NN	NN	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	are	be	VBP	VBP	_
1	coated	coat	VBN	VBN	_
1	with	with	IN	IN	_
1	palladium	palladium	NN	NN	_
1	plating	plating	NN	NN	_
1	.	.	SENT	SENT	_

1	and	and	CC	CC	_
1	the	the	DT	DT	_
1	outer	outer	JJ	JJ	_
1	leads	lead	NNS	NNS	_
1	are	be	VBP	VBP	_
1	soldered	solder	VBN	VBN	_
1	to	to	TO	TO	_
1	substrate	substrate	JJ	JJ	_
1	terminals	terminal	NNS	NNS	_
1	to	to	TO	TO	_
1	mount	mount	VB	VB	_
1	the	the	DT	DT	_
1	semiconductor	semiconductor	NN	NN	_
1	device	device	NN	NN	_
1	onto	onto	IN	IN	_
1	a	a	DT	DT	_
1	mounting	mount	VBG	VBG	_
1	substrate	substrate	NN	NN	_
1	.	.	SENT	SENT	_

