Start time: 20:38:01 on Mar 30,2017
qverilog -f example_10-01_run.f 
-- Compiling module master
-- Compiling module slave
-- Compiling module chip_top
-- Compiling module test

Top level modules:
	chip_top
	test
# vsim -lib work chip_top test -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.chip_top(fast)
# Loading work.test(fast)
# run -all
# 
# test: No outputs -- only checking that code compiles.
# 
#  quit -f
# End time: 20:38:03 on Mar 30,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
