

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_total'
================================================================
* Date:           Tue Feb 20 20:10:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        FIR_v2_opt
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.945 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- total   |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 4 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_3_reload"   --->   Operation 6 'read' 'lhs_V_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_2_reload"   --->   Operation 7 'read' 'lhs_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_1_reload"   --->   Operation 8 'read' 'lhs_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs_V_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_reload"   --->   Operation 9 'read' 'lhs_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %lhs_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body42"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i"   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln58 = icmp_eq  i3 %i_1, i3 4" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 14 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %i_1, i3 1" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 16 'add' 'add_ln58' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.body42.split, void %for.end49.exitStub" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 17 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lhs_V_load_1 = load i32 %lhs_V"   --->   Operation 18 'load' 'lhs_V_load_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [FIR_v2_opt/src/FIR.cpp:60]   --->   Operation 19 'specpipeline' 'specpipeline_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [FIR_v2_opt/src/FIR.cpp:57]   --->   Operation 20 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i32 %lhs_V_load_1"   --->   Operation 21 'sext' 'sext_ln813' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i3 %i_1"   --->   Operation 22 'trunc' 'trunc_ln813' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%rhs = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %lhs_V_reload_read, i32 %lhs_V_1_reload_read, i32 %lhs_V_2_reload_read, i32 %lhs_V_3_reload_read, i2 %trunc_ln813"   --->   Operation 23 'mux' 'rhs' <Predicate = (!icmp_ln58)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i32 %rhs"   --->   Operation 24 'sext' 'sext_ln813_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%ret_V = add i33 %sext_ln813_1, i33 %sext_ln813"   --->   Operation 25 'add' 'ret_V' <Predicate = (!icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V, i32 32"   --->   Operation 26 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%p_Val2_1 = add i32 %rhs, i32 %lhs_V_load_1"   --->   Operation 27 'add' 'p_Val2_1' <Predicate = (!icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31"   --->   Operation 28 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%xor_ln895 = xor i1 %p_Result_s, i1 1"   --->   Operation 29 'xor' 'xor_ln895' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%overflow = and i1 %p_Result_1, i1 %xor_ln895"   --->   Operation 30 'and' 'overflow' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%xor_ln302 = xor i1 %p_Result_s, i1 %p_Result_1"   --->   Operation 31 'xor' 'xor_ln302' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%select_ln346 = select i1 %overflow, i32 2147483647, i32 2147483648"   --->   Operation 32 'select' 'select_ln346' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%total_V = select i1 %xor_ln302, i32 %select_ln346, i32 %p_Val2_1"   --->   Operation 33 'select' 'total_V' <Predicate = (!icmp_ln58)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln58 = store i3 %add_ln58, i3 %i" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 34 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln58 = store i32 %total_V, i32 %lhs_V" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 35 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body42" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 36 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 37 'load' 'lhs_V_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %total_V_2_out, i32 %lhs_V_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ total_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V               (alloca           ) [ 011]
i                   (alloca           ) [ 011]
lhs_V_3_reload_read (read             ) [ 011]
lhs_V_2_reload_read (read             ) [ 011]
lhs_V_1_reload_read (read             ) [ 011]
lhs_V_reload_read   (read             ) [ 011]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_1                 (load             ) [ 000]
icmp_ln58           (icmp             ) [ 011]
empty               (speclooptripcount) [ 000]
add_ln58            (add              ) [ 000]
br_ln58             (br               ) [ 000]
lhs_V_load_1        (load             ) [ 000]
specpipeline_ln60   (specpipeline     ) [ 000]
specloopname_ln57   (specloopname     ) [ 000]
sext_ln813          (sext             ) [ 000]
trunc_ln813         (trunc            ) [ 000]
rhs                 (mux              ) [ 000]
sext_ln813_1        (sext             ) [ 000]
ret_V               (add              ) [ 000]
p_Result_s          (bitselect        ) [ 000]
p_Val2_1            (add              ) [ 000]
p_Result_1          (bitselect        ) [ 000]
xor_ln895           (xor              ) [ 000]
overflow            (and              ) [ 000]
xor_ln302           (xor              ) [ 000]
select_ln346        (select           ) [ 000]
total_V             (select           ) [ 000]
store_ln58          (store            ) [ 000]
store_ln58          (store            ) [ 000]
br_ln58             (br               ) [ 000]
lhs_V_load          (load             ) [ 000]
write_ln0           (write            ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_V_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs_V_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lhs_V_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lhs_V_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="total_V_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="lhs_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="lhs_V_3_reload_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_3_reload_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="lhs_V_2_reload_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_2_reload_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lhs_V_1_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="lhs_V_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln58_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln58_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lhs_V_load_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln813_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln813_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="rhs_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="0" index="2" bw="32" slack="1"/>
<pin id="133" dir="0" index="3" bw="32" slack="1"/>
<pin id="134" dir="0" index="4" bw="32" slack="1"/>
<pin id="135" dir="0" index="5" bw="2" slack="0"/>
<pin id="136" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln813_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ret_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Result_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="33" slack="0"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Val2_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Result_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="xor_ln895_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="overflow_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln302_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln346_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="total_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_V/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln58_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln58_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lhs_V_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="lhs_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="lhs_V_3_reload_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_3_reload_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="lhs_V_2_reload_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2_reload_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="lhs_V_1_reload_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1_reload_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="lhs_V_reload_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="103" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="142"><net_src comp="129" pin="6"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="121" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="129" pin="6"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="118" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="157" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="149" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="163" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="149" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="163" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="177" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="183" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="189" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="157" pin="2"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="112" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="197" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="222"><net_src comp="54" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="58" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="237"><net_src comp="62" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="242"><net_src comp="68" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="247"><net_src comp="74" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="252"><net_src comp="80" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: total_V_2_out | {2 }
 - Input state : 
	Port: FIR_filter_Pipeline_total : lhs_V_reload | {1 }
	Port: FIR_filter_Pipeline_total : lhs_V_1_reload | {1 }
	Port: FIR_filter_Pipeline_total : lhs_V_2_reload | {1 }
	Port: FIR_filter_Pipeline_total : lhs_V_3_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		sext_ln813 : 1
		trunc_ln813 : 1
		rhs : 2
		sext_ln813_1 : 3
		ret_V : 4
		p_Result_s : 5
		p_Val2_1 : 3
		p_Result_1 : 4
		xor_ln895 : 6
		overflow : 6
		xor_ln302 : 6
		select_ln346 : 6
		total_V : 7
		store_ln58 : 2
		store_ln58 : 8
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln58_fu_112        |    0    |    11   |
|    add   |          ret_V_fu_143          |    0    |    39   |
|          |         p_Val2_1_fu_157        |    0    |    39   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln346_fu_189      |    0    |    32   |
|          |         total_V_fu_197         |    0    |    32   |
|----------|--------------------------------|---------|---------|
|    mux   |           rhs_fu_129           |    0    |    20   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln58_fu_106        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    xor   |        xor_ln895_fu_171        |    0    |    2    |
|          |        xor_ln302_fu_183        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |         overflow_fu_177        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | lhs_V_3_reload_read_read_fu_62 |    0    |    0    |
|   read   | lhs_V_2_reload_read_read_fu_68 |    0    |    0    |
|          | lhs_V_1_reload_read_read_fu_74 |    0    |    0    |
|          |  lhs_V_reload_read_read_fu_80  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_86     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln813_fu_121       |    0    |    0    |
|          |       sext_ln813_1_fu_139      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln813_fu_125       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|        p_Result_s_fu_149       |    0    |    0    |
|          |        p_Result_1_fu_163       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   187   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_227         |    3   |
|lhs_V_1_reload_read_reg_244|   32   |
|lhs_V_2_reload_read_reg_239|   32   |
|lhs_V_3_reload_read_reg_234|   32   |
|       lhs_V_reg_219       |   32   |
| lhs_V_reload_read_reg_249 |   32   |
+---------------------------+--------+
|           Total           |   163  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   187  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   163  |    -   |
+-----------+--------+--------+
|   Total   |   163  |   187  |
+-----------+--------+--------+
