Loading plugins phase: Elapsed time ==> 0s.167ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -d CY8C5888LTI-LP097 -s D:\FP\LiamKovid\KovidKonsole.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.287ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  KovidKonsole.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -dcpsoc3 KovidKonsole.v -verilog
======================================================================

======================================================================
Compiling:  KovidKonsole.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -dcpsoc3 KovidKonsole.v -verilog
======================================================================

======================================================================
Compiling:  KovidKonsole.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -dcpsoc3 -verilog KovidKonsole.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 14 13:42:13 2024


======================================================================
Compiling:  KovidKonsole.v
Program  :   vpp
Options  :    -yv2 -q10 KovidKonsole.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 14 13:42:13 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'KovidKonsole.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  KovidKonsole.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -dcpsoc3 -verilog KovidKonsole.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 14 13:42:17 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\FP\LiamKovid\KovidKonsole.cydsn\codegentemp\KovidKonsole.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\FP\LiamKovid\KovidKonsole.cydsn\codegentemp\KovidKonsole.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  KovidKonsole.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -dcpsoc3 -verilog KovidKonsole.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 14 13:42:18 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\FP\LiamKovid\KovidKonsole.cydsn\codegentemp\KovidKonsole.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\FP\LiamKovid\KovidKonsole.cydsn\codegentemp\KovidKonsole.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM_Audio:BSPIM:mosi_after_ld\
	\SPIM_Audio:BSPIM:so_send\
	\SPIM_Audio:BSPIM:mosi_fin\
	\SPIM_Audio:BSPIM:mosi_cpha_0\
	\SPIM_Audio:BSPIM:mosi_cpha_1\
	\SPIM_Audio:BSPIM:pre_mosi\
	\SPIM_Audio:BSPIM:dpcounter_zero\
	\SPIM_Audio:BSPIM:control_7\
	\SPIM_Audio:BSPIM:control_6\
	\SPIM_Audio:BSPIM:control_5\
	\SPIM_Audio:BSPIM:control_4\
	\SPIM_Audio:BSPIM:control_3\
	\SPIM_Audio:BSPIM:control_2\
	\SPIM_Audio:BSPIM:control_1\
	\SPIM_Audio:BSPIM:control_0\
	\SPIM_Audio:Net_294\
	Net_129
	\emFile:SPI0:BSPIM:mosi_after_ld\
	\emFile:SPI0:BSPIM:so_send\
	\emFile:SPI0:BSPIM:mosi_cpha_1\
	\emFile:SPI0:BSPIM:pre_mosi\
	\emFile:SPI0:BSPIM:dpcounter_zero\
	\emFile:SPI0:BSPIM:control_7\
	\emFile:SPI0:BSPIM:control_6\
	\emFile:SPI0:BSPIM:control_5\
	\emFile:SPI0:BSPIM:control_4\
	\emFile:SPI0:BSPIM:control_3\
	\emFile:SPI0:BSPIM:control_2\
	\emFile:SPI0:BSPIM:control_1\
	\emFile:SPI0:BSPIM:control_0\
	\emFile:SPI0:Net_253\
	\emFile:Net_2\
	\SPIM_TFT:BSPIM:mosi_after_ld\
	\SPIM_TFT:BSPIM:so_send\
	\SPIM_TFT:BSPIM:mosi_fin\
	\SPIM_TFT:BSPIM:mosi_cpha_0\
	\SPIM_TFT:BSPIM:mosi_cpha_1\
	\SPIM_TFT:BSPIM:pre_mosi\
	\SPIM_TFT:BSPIM:dpcounter_zero\
	\SPIM_TFT:BSPIM:control_7\
	\SPIM_TFT:BSPIM:control_6\
	\SPIM_TFT:BSPIM:control_5\
	\SPIM_TFT:BSPIM:control_4\
	\SPIM_TFT:BSPIM:control_3\
	\SPIM_TFT:BSPIM:control_2\
	\SPIM_TFT:BSPIM:control_1\
	\SPIM_TFT:BSPIM:control_0\
	\SPIM_TFT:Net_294\
	\Get_ADCs_Timer:Net_260\
	Net_370
	\Get_ADCs_Timer:Net_53\
	\Get_ADCs_Timer:TimerUDB:ctrl_ten\
	\Get_ADCs_Timer:TimerUDB:ctrl_cmode_0\
	\Get_ADCs_Timer:TimerUDB:ctrl_tmode_1\
	\Get_ADCs_Timer:TimerUDB:ctrl_tmode_0\
	\Get_ADCs_Timer:TimerUDB:ctrl_ic_1\
	\Get_ADCs_Timer:TimerUDB:ctrl_ic_0\
	Net_369
	\Get_ADCs_Timer:Net_102\
	\Get_ADCs_Timer:Net_266\
	\ADC_FlexSensor_R:Net_268\
	\ADC_FlexSensor_R:Net_270\
	\I2C_MASTER_L:udb_clk\
	Net_543
	\I2C_MASTER_L:Net_973\
	Net_544
	\I2C_MASTER_L:Net_974\
	\I2C_MASTER_L:timeout_clk\
	Net_549
	\I2C_MASTER_L:Net_975\
	Net_548
	Net_547
	\TimeStamp_Timer:Net_260\
	Net_455
	\TimeStamp_Timer:Net_53\
	\TimeStamp_Timer:TimerUDB:ctrl_ten\
	\TimeStamp_Timer:TimerUDB:ctrl_cmode_0\
	\TimeStamp_Timer:TimerUDB:ctrl_tmode_1\
	\TimeStamp_Timer:TimerUDB:ctrl_tmode_0\
	\TimeStamp_Timer:TimerUDB:ctrl_ic_1\
	\TimeStamp_Timer:TimerUDB:ctrl_ic_0\
	Net_454
	\TimeStamp_Timer:Net_102\
	\TimeStamp_Timer:Net_266\


Deleted 84 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__FlexSensor_1_net_0
Aliasing Net_350 to zero
Aliasing \SPIM_Audio:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_Audio:BSPIM:tx_status_3\ to \SPIM_Audio:BSPIM:load_rx_data\
Aliasing \SPIM_Audio:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_Audio:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_Audio:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_Audio:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_Audio:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_Audio:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_Audio:Net_289\ to zero
Aliasing tmpOE__MISO_1_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__DIN_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__CLK_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__CSLD_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing Net_12 to zero
Aliasing \AudioTimer:Net_260\ to zero
Aliasing \AudioTimer:Net_102\ to tmpOE__FlexSensor_1_net_0
Aliasing \emFile:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_3\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \emFile:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile:SPI0:Net_274\ to zero
Aliasing \emFile:tmpOE__mosi0_net_0\ to tmpOE__FlexSensor_1_net_0
Aliasing \emFile:tmpOE__miso0_net_0\ to tmpOE__FlexSensor_1_net_0
Aliasing \emFile:tmpOE__sclk0_net_0\ to tmpOE__FlexSensor_1_net_0
Aliasing \emFile:tmpOE__SPI0_CS_net_0\ to tmpOE__FlexSensor_1_net_0
Aliasing \SPIM_TFT:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_TFT:BSPIM:tx_status_3\ to \SPIM_TFT:BSPIM:load_rx_data\
Aliasing \SPIM_TFT:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_TFT:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_TFT:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_TFT:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_TFT:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_TFT:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_TFT:Net_289\ to zero
Aliasing tmpOE__MISO_TFT_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__MOSI_TFT_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__SCLK_TFT_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__SS_TFT_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing Net_341 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__RESET_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing Net_340 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__DC_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing \Get_ADCs_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Get_ADCs_Timer:TimerUDB:trigger_enable\ to tmpOE__FlexSensor_1_net_0
Aliasing \Get_ADCs_Timer:TimerUDB:status_6\ to zero
Aliasing \Get_ADCs_Timer:TimerUDB:status_5\ to zero
Aliasing \Get_ADCs_Timer:TimerUDB:status_4\ to zero
Aliasing \Get_ADCs_Timer:TimerUDB:status_0\ to \Get_ADCs_Timer:TimerUDB:tc_i\
Aliasing \ADC_FlexSensor_L:vp_ctl_0\ to zero
Aliasing \ADC_FlexSensor_L:vp_ctl_2\ to zero
Aliasing \ADC_FlexSensor_L:vn_ctl_1\ to zero
Aliasing \ADC_FlexSensor_L:vn_ctl_3\ to zero
Aliasing \ADC_FlexSensor_L:vp_ctl_1\ to zero
Aliasing \ADC_FlexSensor_L:vp_ctl_3\ to zero
Aliasing \ADC_FlexSensor_L:vn_ctl_0\ to zero
Aliasing \ADC_FlexSensor_L:vn_ctl_2\ to zero
Aliasing \ADC_FlexSensor_L:soc\ to zero
Aliasing \ADC_FlexSensor_L:tmpOE__Bypass_net_0\ to tmpOE__FlexSensor_1_net_0
Aliasing \ADC_FlexSensor_L:Net_381\ to zero
Aliasing tmpOE__FlexSensor_2_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing \ADC_FlexSensor_R:Net_482\ to zero
Aliasing \ADC_FlexSensor_R:Net_252\ to zero
Aliasing \ADC_FlexSensor_R:soc\ to tmpOE__FlexSensor_1_net_0
Aliasing \I2C_MASTER_L:Net_969\ to tmpOE__FlexSensor_1_net_0
Aliasing \I2C_MASTER_L:Net_968\ to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__FlexSensor_1_net_0
Aliasing Net_428 to zero
Aliasing \TimeStamp_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TimeStamp_Timer:TimerUDB:trigger_enable\ to tmpOE__FlexSensor_1_net_0
Aliasing \TimeStamp_Timer:TimerUDB:status_6\ to zero
Aliasing \TimeStamp_Timer:TimerUDB:status_5\ to zero
Aliasing \TimeStamp_Timer:TimerUDB:status_4\ to zero
Aliasing \TimeStamp_Timer:TimerUDB:status_0\ to \TimeStamp_Timer:TimerUDB:tc_i\
Aliasing \SPIM_Audio:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_Audio:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_Audio:BSPIM:dpcounter_one_reg\\D\ to \SPIM_Audio:BSPIM:load_rx_data\
Aliasing \emFile:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \SPIM_TFT:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_TFT:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_TFT:BSPIM:dpcounter_one_reg\\D\ to \SPIM_TFT:BSPIM:load_rx_data\
Aliasing \Get_ADCs_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Get_ADCs_Timer:TimerUDB:hwEnable_reg\\D\ to \Get_ADCs_Timer:TimerUDB:run_mode\
Aliasing \Get_ADCs_Timer:TimerUDB:capture_out_reg_i\\D\ to \Get_ADCs_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \TimeStamp_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \TimeStamp_Timer:TimerUDB:hwEnable_reg\\D\ to \TimeStamp_Timer:TimerUDB:run_mode\
Aliasing \TimeStamp_Timer:TimerUDB:capture_out_reg_i\\D\ to \TimeStamp_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[7] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire Net_350[9] = zero[2]
Removing Rhs of wire \SPIM_Audio:Net_276\[12] = \SPIM_Audio:Net_288\[13]
Removing Rhs of wire \SPIM_Audio:BSPIM:load_rx_data\[17] = \SPIM_Audio:BSPIM:dpcounter_one\[18]
Removing Lhs of wire \SPIM_Audio:BSPIM:pol_supprt\[19] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:miso_to_dp\[20] = \SPIM_Audio:Net_244\[21]
Removing Lhs of wire \SPIM_Audio:Net_244\[21] = Net_74[163]
Removing Rhs of wire Net_159[25] = \SPIM_Audio:BSPIM:mosi_reg\[26]
Removing Rhs of wire \SPIM_Audio:BSPIM:mosi_from_dp\[32] = \SPIM_Audio:BSPIM:mosi_from_dpL\[146]
Removing Rhs of wire \SPIM_Audio:BSPIM:tx_status_1\[48] = \SPIM_Audio:BSPIM:dpMOSI_fifo_empty\[49]
Removing Rhs of wire \SPIM_Audio:BSPIM:tx_status_2\[50] = \SPIM_Audio:BSPIM:dpMOSI_fifo_not_full\[51]
Removing Lhs of wire \SPIM_Audio:BSPIM:tx_status_3\[52] = \SPIM_Audio:BSPIM:load_rx_data\[17]
Removing Rhs of wire \SPIM_Audio:BSPIM:rx_status_4\[54] = \SPIM_Audio:BSPIM:dpMISO_fifo_full\[55]
Removing Rhs of wire \SPIM_Audio:BSPIM:rx_status_5\[56] = \SPIM_Audio:BSPIM:dpMISO_fifo_not_empty\[57]
Removing Lhs of wire \SPIM_Audio:BSPIM:tx_status_6\[59] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:tx_status_5\[60] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:rx_status_3\[61] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:rx_status_2\[62] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:rx_status_1\[63] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:rx_status_0\[64] = zero[2]
Removing Lhs of wire \SPIM_Audio:Net_273\[74] = zero[2]
Removing Lhs of wire \SPIM_Audio:Net_289\[164] = zero[2]
Removing Lhs of wire tmpOE__MISO_1_net_0[166] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__DIN_net_0[171] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__CLK_net_0[177] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__CSLD_net_0[183] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire Net_12[190] = zero[2]
Removing Lhs of wire \AudioTimer:Net_260\[192] = zero[2]
Removing Lhs of wire \AudioTimer:Net_266\[193] = tmpOE__FlexSensor_1_net_0[1]
Removing Rhs of wire Net_133[197] = \AudioTimer:Net_57\[196]
Removing Lhs of wire \AudioTimer:Net_102\[199] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \emFile:SPI0:Net_276\[201] = \emFile:Net_19\[202]
Removing Rhs of wire \emFile:SPI0:BSPIM:load_rx_data\[205] = \emFile:SPI0:BSPIM:dpcounter_one\[206]
Removing Lhs of wire \emFile:SPI0:BSPIM:pol_supprt\[207] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:miso_to_dp\[208] = \emFile:SPI0:Net_244\[209]
Removing Lhs of wire \emFile:SPI0:Net_244\[209] = \emFile:Net_16\[302]
Removing Rhs of wire \emFile:Net_10\[213] = \emFile:SPI0:BSPIM:mosi_fin\[214]
Removing Rhs of wire \emFile:Net_10\[213] = \emFile:SPI0:BSPIM:mosi_cpha_0\[215]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_1\[236] = \emFile:SPI0:BSPIM:dpMOSI_fifo_empty\[237]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_2\[238] = \emFile:SPI0:BSPIM:dpMOSI_fifo_not_full\[239]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_3\[240] = \emFile:SPI0:BSPIM:load_rx_data\[205]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_4\[242] = \emFile:SPI0:BSPIM:dpMISO_fifo_full\[243]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_5\[244] = \emFile:SPI0:BSPIM:dpMISO_fifo_not_empty\[245]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_6\[247] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_5\[248] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_3\[249] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_2\[250] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_1\[251] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_0\[252] = zero[2]
Removing Lhs of wire \emFile:SPI0:Net_273\[262] = zero[2]
Removing Lhs of wire \emFile:SPI0:Net_274\[303] = zero[2]
Removing Lhs of wire \emFile:tmpOE__mosi0_net_0\[305] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \emFile:tmpOE__miso0_net_0\[312] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \emFile:tmpOE__sclk0_net_0\[318] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \emFile:tmpOE__SPI0_CS_net_0\[324] = tmpOE__FlexSensor_1_net_0[1]
Removing Rhs of wire \SPIM_TFT:Net_276\[329] = \SPIM_TFT:Net_288\[330]
Removing Rhs of wire \SPIM_TFT:BSPIM:load_rx_data\[334] = \SPIM_TFT:BSPIM:dpcounter_one\[335]
Removing Lhs of wire \SPIM_TFT:BSPIM:pol_supprt\[336] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:miso_to_dp\[337] = \SPIM_TFT:Net_244\[338]
Removing Lhs of wire \SPIM_TFT:Net_244\[338] = Net_315[431]
Removing Rhs of wire Net_327[342] = \SPIM_TFT:BSPIM:mosi_reg\[343]
Removing Rhs of wire \SPIM_TFT:BSPIM:tx_status_1\[365] = \SPIM_TFT:BSPIM:dpMOSI_fifo_empty\[366]
Removing Rhs of wire \SPIM_TFT:BSPIM:tx_status_2\[367] = \SPIM_TFT:BSPIM:dpMOSI_fifo_not_full\[368]
Removing Lhs of wire \SPIM_TFT:BSPIM:tx_status_3\[369] = \SPIM_TFT:BSPIM:load_rx_data\[334]
Removing Rhs of wire \SPIM_TFT:BSPIM:rx_status_4\[371] = \SPIM_TFT:BSPIM:dpMISO_fifo_full\[372]
Removing Rhs of wire \SPIM_TFT:BSPIM:rx_status_5\[373] = \SPIM_TFT:BSPIM:dpMISO_fifo_not_empty\[374]
Removing Lhs of wire \SPIM_TFT:BSPIM:tx_status_6\[376] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:tx_status_5\[377] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:rx_status_3\[378] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:rx_status_2\[379] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:rx_status_1\[380] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:rx_status_0\[381] = zero[2]
Removing Lhs of wire \SPIM_TFT:Net_273\[391] = zero[2]
Removing Lhs of wire \SPIM_TFT:Net_289\[432] = zero[2]
Removing Lhs of wire tmpOE__MISO_TFT_net_0[434] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__MOSI_TFT_net_0[439] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__SCLK_TFT_net_0[445] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__SS_TFT_net_0[451] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[457] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire Net_341[458] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__RESET_net_0[464] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire Net_340[465] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__DC_net_0[471] = tmpOE__FlexSensor_1_net_0[1]
Removing Rhs of wire Net_351[477] = \Get_ADCs_Timer:Net_55\[478]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:ctrl_enable\[494] = \Get_ADCs_Timer:TimerUDB:control_7\[486]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:ctrl_cmode_1\[496] = zero[2]
Removing Rhs of wire \Get_ADCs_Timer:TimerUDB:timer_enable\[505] = \Get_ADCs_Timer:TimerUDB:runmode_enable\[517]
Removing Rhs of wire \Get_ADCs_Timer:TimerUDB:run_mode\[506] = \Get_ADCs_Timer:TimerUDB:hwEnable\[507]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:run_mode\[506] = \Get_ADCs_Timer:TimerUDB:control_7\[486]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:trigger_enable\[509] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:tc_i\[511] = \Get_ADCs_Timer:TimerUDB:status_tc\[508]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:capt_fifo_load_int\[516] = \Get_ADCs_Timer:TimerUDB:capt_fifo_load\[504]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:status_6\[519] = zero[2]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:status_5\[520] = zero[2]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:status_4\[521] = zero[2]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:status_0\[522] = \Get_ADCs_Timer:TimerUDB:status_tc\[508]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:status_1\[523] = \Get_ADCs_Timer:TimerUDB:capt_fifo_load\[504]
Removing Rhs of wire \Get_ADCs_Timer:TimerUDB:status_2\[524] = \Get_ADCs_Timer:TimerUDB:fifo_full\[525]
Removing Rhs of wire \Get_ADCs_Timer:TimerUDB:status_3\[526] = \Get_ADCs_Timer:TimerUDB:fifo_nempty\[527]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:cs_addr_2\[529] = zero[2]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:cs_addr_1\[530] = \Get_ADCs_Timer:TimerUDB:trig_reg\[518]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:cs_addr_0\[531] = \Get_ADCs_Timer:TimerUDB:per_zero\[510]
Removing Lhs of wire \ADC_FlexSensor_L:vp_ctl_0\[714] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:vp_ctl_2\[715] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:vn_ctl_1\[716] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:vn_ctl_3\[717] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:vp_ctl_1\[718] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:vp_ctl_3\[719] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:vn_ctl_0\[720] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:vn_ctl_2\[721] = zero[2]
Removing Rhs of wire \ADC_FlexSensor_L:Net_188\[724] = \ADC_FlexSensor_L:Net_221\[725]
Removing Lhs of wire \ADC_FlexSensor_L:soc\[730] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_L:tmpOE__Bypass_net_0\[748] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \ADC_FlexSensor_L:Net_381\[763] = zero[2]
Removing Lhs of wire tmpOE__FlexSensor_2_net_0[765] = tmpOE__FlexSensor_1_net_0[1]
Removing Rhs of wire \ADC_FlexSensor_R:Net_488\[783] = \ADC_FlexSensor_R:Net_250\[818]
Removing Lhs of wire \ADC_FlexSensor_R:Net_481\[785] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_R:Net_482\[786] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_R:Net_252\[820] = zero[2]
Removing Lhs of wire \ADC_FlexSensor_R:soc\[822] = tmpOE__FlexSensor_1_net_0[1]
Removing Rhs of wire \I2C_MASTER_L:sda_x_wire\[825] = \I2C_MASTER_L:Net_643_1\[826]
Removing Rhs of wire \I2C_MASTER_L:Net_697\[828] = \I2C_MASTER_L:Net_643_2\[834]
Removing Rhs of wire \I2C_MASTER_L:Net_1109_0\[831] = \I2C_MASTER_L:scl_yfb\[844]
Removing Rhs of wire \I2C_MASTER_L:Net_1109_1\[832] = \I2C_MASTER_L:sda_yfb\[845]
Removing Lhs of wire \I2C_MASTER_L:scl_x_wire\[835] = \I2C_MASTER_L:Net_643_0\[833]
Removing Lhs of wire \I2C_MASTER_L:Net_969\[836] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \I2C_MASTER_L:Net_968\[837] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \I2C_MASTER_L:tmpOE__Bufoe_scl_net_0\[847] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \I2C_MASTER_L:tmpOE__Bufoe_sda_net_0\[850] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[858] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[863] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire Net_428[869] = zero[2]
Removing Rhs of wire Net_429[871] = \TimeStamp_Timer:Net_55\[872]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:ctrl_enable\[888] = \TimeStamp_Timer:TimerUDB:control_7\[880]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:ctrl_cmode_1\[890] = zero[2]
Removing Rhs of wire \TimeStamp_Timer:TimerUDB:timer_enable\[899] = \TimeStamp_Timer:TimerUDB:runmode_enable\[911]
Removing Rhs of wire \TimeStamp_Timer:TimerUDB:run_mode\[900] = \TimeStamp_Timer:TimerUDB:hwEnable\[901]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:run_mode\[900] = \TimeStamp_Timer:TimerUDB:control_7\[880]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:trigger_enable\[903] = tmpOE__FlexSensor_1_net_0[1]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:tc_i\[905] = \TimeStamp_Timer:TimerUDB:status_tc\[902]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:capt_fifo_load_int\[910] = \TimeStamp_Timer:TimerUDB:capt_fifo_load\[898]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:status_6\[913] = zero[2]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:status_5\[914] = zero[2]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:status_4\[915] = zero[2]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:status_0\[916] = \TimeStamp_Timer:TimerUDB:status_tc\[902]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:status_1\[917] = \TimeStamp_Timer:TimerUDB:capt_fifo_load\[898]
Removing Rhs of wire \TimeStamp_Timer:TimerUDB:status_2\[918] = \TimeStamp_Timer:TimerUDB:fifo_full\[919]
Removing Rhs of wire \TimeStamp_Timer:TimerUDB:status_3\[920] = \TimeStamp_Timer:TimerUDB:fifo_nempty\[921]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:cs_addr_2\[923] = zero[2]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:cs_addr_1\[924] = \TimeStamp_Timer:TimerUDB:trig_reg\[912]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:cs_addr_0\[925] = \TimeStamp_Timer:TimerUDB:per_zero\[904]
Removing Lhs of wire \SPIM_Audio:BSPIM:so_send_reg\\D\[1103] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:mosi_pre_reg\\D\[1109] = zero[2]
Removing Lhs of wire \SPIM_Audio:BSPIM:dpcounter_one_reg\\D\[1111] = \SPIM_Audio:BSPIM:load_rx_data\[17]
Removing Lhs of wire \SPIM_Audio:BSPIM:mosi_from_dp_reg\\D\[1112] = \SPIM_Audio:BSPIM:mosi_from_dp\[32]
Removing Lhs of wire \emFile:SPI0:BSPIM:so_send_reg\\D\[1116] = zero[2]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_reg\\D\[1123] = \emFile:SPI0:BSPIM:mosi_pre_reg\[229]
Removing Lhs of wire \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\[1125] = \emFile:SPI0:BSPIM:load_rx_data\[205]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_from_dp_reg\\D\[1126] = \emFile:SPI0:BSPIM:mosi_from_dp\[219]
Removing Lhs of wire \SPIM_TFT:BSPIM:so_send_reg\\D\[1130] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:mosi_pre_reg\\D\[1136] = zero[2]
Removing Lhs of wire \SPIM_TFT:BSPIM:dpcounter_one_reg\\D\[1138] = \SPIM_TFT:BSPIM:load_rx_data\[334]
Removing Lhs of wire \SPIM_TFT:BSPIM:mosi_from_dp_reg\\D\[1139] = \SPIM_TFT:BSPIM:mosi_from_dp\[349]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:capture_last\\D\[1143] = zero[2]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:tc_reg_i\\D\[1144] = \Get_ADCs_Timer:TimerUDB:status_tc\[508]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:hwEnable_reg\\D\[1145] = \Get_ADCs_Timer:TimerUDB:control_7\[486]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:capture_out_reg_i\\D\[1146] = \Get_ADCs_Timer:TimerUDB:capt_fifo_load\[504]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:capture_last\\D\[1147] = zero[2]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:tc_reg_i\\D\[1148] = \TimeStamp_Timer:TimerUDB:status_tc\[902]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:hwEnable_reg\\D\[1149] = \TimeStamp_Timer:TimerUDB:control_7\[880]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:capture_out_reg_i\\D\[1150] = \TimeStamp_Timer:TimerUDB:capt_fifo_load\[898]

------------------------------------------------------
Aliased 0 equations, 171 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__FlexSensor_1_net_0' (cost = 0):
tmpOE__FlexSensor_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM_Audio:BSPIM:load_rx_data\' (cost = 1):
\SPIM_Audio:BSPIM:load_rx_data\ <= ((not \SPIM_Audio:BSPIM:count_4\ and not \SPIM_Audio:BSPIM:count_3\ and not \SPIM_Audio:BSPIM:count_2\ and not \SPIM_Audio:BSPIM:count_1\ and \SPIM_Audio:BSPIM:count_0\));

Note:  Expanding virtual equation for '\emFile:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile:SPI0:BSPIM:load_rx_data\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\SPIM_TFT:BSPIM:load_rx_data\' (cost = 1):
\SPIM_TFT:BSPIM:load_rx_data\ <= ((not \SPIM_TFT:BSPIM:count_4\ and not \SPIM_TFT:BSPIM:count_3\ and not \SPIM_TFT:BSPIM:count_2\ and not \SPIM_TFT:BSPIM:count_1\ and \SPIM_TFT:BSPIM:count_0\));

Note:  Expanding virtual equation for '\Get_ADCs_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Get_ADCs_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Get_ADCs_Timer:TimerUDB:timer_enable\' (cost = 0):
\Get_ADCs_Timer:TimerUDB:timer_enable\ <= (\Get_ADCs_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\TimeStamp_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\TimeStamp_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimeStamp_Timer:TimerUDB:timer_enable\' (cost = 0):
\TimeStamp_Timer:TimerUDB:timer_enable\ <= (\TimeStamp_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 9 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Get_ADCs_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \TimeStamp_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:capt_fifo_load\[504] = zero[2]
Removing Lhs of wire \Get_ADCs_Timer:TimerUDB:trig_reg\[518] = \Get_ADCs_Timer:TimerUDB:control_7\[486]
Removing Lhs of wire \ADC_FlexSensor_L:Net_188\[724] = \ADC_FlexSensor_L:Net_376\[723]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:capt_fifo_load\[898] = zero[2]
Removing Lhs of wire \TimeStamp_Timer:TimerUDB:trig_reg\[912] = \TimeStamp_Timer:TimerUDB:control_7\[880]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -dcpsoc3 KovidKonsole.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.069ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 14 May 2024 13:42:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\FP\LiamKovid\KovidKonsole.cydsn\KovidKonsole.cyprj -d CY8C5888LTI-LP097 KovidKonsole.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM_Audio:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_Audio:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \emFile:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_TFT:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_TFT:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \Get_ADCs_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Get_ADCs_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \TimeStamp_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TimeStamp_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock I2C_MASTER_L_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_3 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_FlexSensor_R_Ext_CP_Clk'. Fanout=1, Signal=\ADC_FlexSensor_R:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'emFile_Clock_1'. Fanout=1, Signal=\emFile:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'ADC_FlexSensor_L_theACLK'. Fanout=1, Signal=\ADC_FlexSensor_L:Net_376\
    Digital Clock 3: Automatic-assigning  clock 'SPIM_TFT_IntClock'. Fanout=1, Signal=\SPIM_TFT:Net_276\
    Digital Clock 4: Automatic-assigning  clock 'SPIM_Audio_IntClock'. Fanout=1, Signal=\SPIM_Audio:Net_276\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_FlexSensor_R_theACLK'. Fanout=1, Signal=\ADC_FlexSensor_R:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM_Audio:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_Audio_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_Audio_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \emFile:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_TFT:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_TFT_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_TFT_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Get_ADCs_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TimeStamp_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC_FlexSensor_L:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = FlexSensor_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FlexSensor_1(0)__PA ,
            analog_term => Net_373 ,
            pad => FlexSensor_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            fb => Net_74 ,
            pad => MISO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIN(0)__PA ,
            input => Net_159 ,
            pad => DIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK(0)__PA ,
            input => Net_174 ,
            pad => CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSLD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CSLD(0)__PA ,
            input => Net_250 ,
            pad => CSLD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \emFile:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:mosi0(0)\__PA ,
            input => \emFile:Net_10\ ,
            pad => \emFile:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:miso0(0)\__PA ,
            fb => \emFile:Net_16\ ,
            pad => \emFile:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:sclk0(0)\__PA ,
            input => \emFile:Net_22\ ,
            pad => \emFile:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:SPI0_CS(0)\__PA ,
            pad => \emFile:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = MISO_TFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_TFT(0)__PA ,
            fb => Net_315 ,
            pad => MISO_TFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_TFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_TFT(0)__PA ,
            input => Net_327 ,
            pad => MOSI_TFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_TFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_TFT(0)__PA ,
            input => Net_328 ,
            pad => SCLK_TFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS_TFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS_TFT(0)__PA ,
            input => Net_330 ,
            pad => SS_TFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => __ONE__ ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RESET(0)__PA ,
            input => __ONE__ ,
            pad => RESET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DC(0)__PA ,
            pad => DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_FlexSensor_L:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_FlexSensor_L:Bypass(0)\__PA ,
            analog_term => \ADC_FlexSensor_L:Net_210\ ,
            pad => \ADC_FlexSensor_L:Bypass(0)_PAD\ );

    Pin : Name = FlexSensor_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FlexSensor_2(0)__PA ,
            analog_term => Net_396 ,
            pad => FlexSensor_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_MASTER_L:Net_1109_0\ ,
            input => \I2C_MASTER_L:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_MASTER_L:Net_1109_1\ ,
            input => \I2C_MASTER_L:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\SPIM_Audio:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\
        );
        Output = \SPIM_Audio:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_Audio:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
        );
        Output = \SPIM_Audio:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_Audio:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\
        );
        Output = \SPIM_Audio:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_Audio:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\ * \SPIM_Audio:BSPIM:rx_status_4\
        );
        Output = \SPIM_Audio:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIM_TFT:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\
        );
        Output = \SPIM_TFT:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_TFT:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
        );
        Output = \SPIM_TFT:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_TFT:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\
        );
        Output = \SPIM_TFT:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_TFT:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\ * \SPIM_TFT:BSPIM:rx_status_4\
        );
        Output = \SPIM_TFT:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\Get_ADCs_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Get_ADCs_Timer:TimerUDB:control_7\ * 
              \Get_ADCs_Timer:TimerUDB:per_zero\
        );
        Output = \Get_ADCs_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\TimeStamp_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimeStamp_Timer:TimerUDB:control_7\ * 
              \TimeStamp_Timer:TimerUDB:per_zero\
        );
        Output = \TimeStamp_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_159, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_159 * !\SPIM_Audio:BSPIM:state_2\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * \SPIM_Audio:BSPIM:count_1\ * 
              !\SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:ld_ident\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:mosi_from_dp\
            + !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:mosi_from_dp\
        );
        Output = Net_159 (fanout=2)

    MacroCell: Name=\SPIM_Audio:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              \SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              !\SPIM_Audio:BSPIM:ld_ident\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              \SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:tx_status_1\
        );
        Output = \SPIM_Audio:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM_Audio:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              \SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:tx_status_1\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * \SPIM_Audio:BSPIM:count_1\ * 
              !\SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:ld_ident\
        );
        Output = \SPIM_Audio:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM_Audio:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\
            + !\SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:tx_status_1\
        );
        Output = \SPIM_Audio:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=Net_250, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !Net_250
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !Net_250
            + \SPIM_Audio:BSPIM:state_1\ * \SPIM_Audio:BSPIM:state_0\ * 
              !Net_250
        );
        Output = Net_250 (fanout=2)

    MacroCell: Name=\SPIM_Audio:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              !\SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              \SPIM_Audio:BSPIM:load_cond\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:load_cond\
            + \SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              !\SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              \SPIM_Audio:BSPIM:load_cond\
            + \SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              !\SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              \SPIM_Audio:BSPIM:load_cond\
        );
        Output = \SPIM_Audio:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_Audio:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:ld_ident\
            + \SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:ld_ident\
            + \SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * \SPIM_Audio:BSPIM:count_1\ * 
              !\SPIM_Audio:BSPIM:count_0\ * \SPIM_Audio:BSPIM:ld_ident\
        );
        Output = \SPIM_Audio:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_Audio:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:cnt_enable\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:cnt_enable\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:cnt_enable\
            + \SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:cnt_enable\
        );
        Output = \SPIM_Audio:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_174, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_1\ * \SPIM_Audio:BSPIM:state_0\ * 
              Net_174
        );
        Output = Net_174 (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)

    MacroCell: Name=Net_327, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_327 * !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * \SPIM_TFT:BSPIM:count_1\ * 
              !\SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:ld_ident\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:mosi_from_dp\
            + !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:mosi_from_dp\
        );
        Output = Net_327 (fanout=2)

    MacroCell: Name=\SPIM_TFT:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              \SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              !\SPIM_TFT:BSPIM:ld_ident\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              \SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:tx_status_1\
        );
        Output = \SPIM_TFT:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_TFT:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              \SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:tx_status_1\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * \SPIM_TFT:BSPIM:count_1\ * 
              !\SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:ld_ident\
        );
        Output = \SPIM_TFT:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_TFT:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\
            + !\SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:tx_status_1\
        );
        Output = \SPIM_TFT:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_330, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * !Net_330
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !Net_330
            + \SPIM_TFT:BSPIM:state_1\ * \SPIM_TFT:BSPIM:state_0\ * !Net_330
        );
        Output = Net_330 (fanout=2)

    MacroCell: Name=\SPIM_TFT:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              !\SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              \SPIM_TFT:BSPIM:load_cond\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:load_cond\
            + \SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              !\SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              \SPIM_TFT:BSPIM:load_cond\
            + \SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              !\SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              \SPIM_TFT:BSPIM:load_cond\
        );
        Output = \SPIM_TFT:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_TFT:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:ld_ident\
            + \SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:ld_ident\
            + \SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * \SPIM_TFT:BSPIM:count_1\ * 
              !\SPIM_TFT:BSPIM:count_0\ * \SPIM_TFT:BSPIM:ld_ident\
        );
        Output = \SPIM_TFT:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_TFT:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:cnt_enable\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:cnt_enable\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:cnt_enable\
            + \SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:cnt_enable\
        );
        Output = \SPIM_TFT:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_328, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_1\ * \SPIM_TFT:BSPIM:state_0\ * Net_328
        );
        Output = Net_328 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM_Audio:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIM_Audio:Net_276\ ,
            cs_addr_2 => \SPIM_Audio:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_Audio:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_Audio:BSPIM:state_0\ ,
            route_si => Net_74 ,
            f1_load => \SPIM_Audio:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_Audio:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_Audio:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_Audio:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIM_Audio:Net_276\ ,
            cs_addr_2 => \SPIM_Audio:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_Audio:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_Audio:BSPIM:state_0\ ,
            route_si => Net_74 ,
            f1_load => \SPIM_Audio:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_Audio:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_Audio:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_Audio:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_Audio:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_Audio:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_Audio:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_Audio:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
            route_si => \emFile:Net_16\ ,
            f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM_TFT:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_TFT:Net_276\ ,
            cs_addr_2 => \SPIM_TFT:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_TFT:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_TFT:BSPIM:state_0\ ,
            route_si => Net_315 ,
            f1_load => \SPIM_TFT:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_TFT:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_TFT:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_TFT:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_TFT:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_TFT:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
            chain_out => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
            chain_in => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
            chain_in => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Get_ADCs_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Get_ADCs_Timer:TimerUDB:status_2\ ,
            chain_in => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
            chain_out => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
            chain_in => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
            chain_in => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
            z0_comb => \TimeStamp_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TimeStamp_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TimeStamp_Timer:TimerUDB:status_2\ ,
            chain_in => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM_Audio:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_Audio:Net_276\ ,
            status_4 => \SPIM_Audio:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_Audio:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_Audio:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_Audio:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_Audio:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_Audio:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_Audio:Net_276\ ,
            status_6 => \SPIM_Audio:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_Audio:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_Audio:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_TFT:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_TFT:Net_276\ ,
            status_4 => \SPIM_TFT:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_TFT:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_TFT:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_TFT:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_TFT:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_TFT:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_TFT:Net_276\ ,
            status_6 => \SPIM_TFT:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_TFT:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_TFT:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Get_ADCs_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Get_ADCs_Timer:TimerUDB:status_3\ ,
            status_2 => \Get_ADCs_Timer:TimerUDB:status_2\ ,
            status_0 => \Get_ADCs_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_351 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TimeStamp_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TimeStamp_Timer:TimerUDB:status_3\ ,
            status_2 => \TimeStamp_Timer:TimerUDB:status_2\ ,
            status_0 => \TimeStamp_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_429 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
            control_6 => \Get_ADCs_Timer:TimerUDB:control_6\ ,
            control_5 => \Get_ADCs_Timer:TimerUDB:control_5\ ,
            control_4 => \Get_ADCs_Timer:TimerUDB:control_4\ ,
            control_3 => \Get_ADCs_Timer:TimerUDB:control_3\ ,
            control_2 => \Get_ADCs_Timer:TimerUDB:control_2\ ,
            control_1 => \Get_ADCs_Timer:TimerUDB:control_1\ ,
            control_0 => \Get_ADCs_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TimeStamp_Timer:TimerUDB:control_7\ ,
            control_6 => \TimeStamp_Timer:TimerUDB:control_6\ ,
            control_5 => \TimeStamp_Timer:TimerUDB:control_5\ ,
            control_4 => \TimeStamp_Timer:TimerUDB:control_4\ ,
            control_3 => \TimeStamp_Timer:TimerUDB:control_3\ ,
            control_2 => \TimeStamp_Timer:TimerUDB:control_2\ ,
            control_1 => \TimeStamp_Timer:TimerUDB:control_1\ ,
            control_0 => \TimeStamp_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_Audio:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_Audio:Net_276\ ,
            enable => \SPIM_Audio:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_Audio:BSPIM:count_6\ ,
            count_5 => \SPIM_Audio:BSPIM:count_5\ ,
            count_4 => \SPIM_Audio:BSPIM:count_4\ ,
            count_3 => \SPIM_Audio:BSPIM:count_3\ ,
            count_2 => \SPIM_Audio:BSPIM:count_2\ ,
            count_1 => \SPIM_Audio:BSPIM:count_1\ ,
            count_0 => \SPIM_Audio:BSPIM:count_0\ ,
            tc => \SPIM_Audio:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile:SPI0:BSPIM:count_0\ ,
            tc => \emFile:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM_TFT:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_TFT:Net_276\ ,
            enable => \SPIM_TFT:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_TFT:BSPIM:count_6\ ,
            count_5 => \SPIM_TFT:BSPIM:count_5\ ,
            count_4 => \SPIM_TFT:BSPIM:count_4\ ,
            count_3 => \SPIM_TFT:BSPIM:count_3\ ,
            count_2 => \SPIM_TFT:BSPIM:count_2\ ,
            count_1 => \SPIM_TFT:BSPIM:count_1\ ,
            count_0 => \SPIM_TFT:BSPIM:count_0\ ,
            tc => \SPIM_TFT:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =audiotimer_isr
        PORT MAP (
            interrupt => Net_133 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =get_adcs_isr
        PORT MAP (
            interrupt => Net_351 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_FlexSensor_L:IRQ\
        PORT MAP (
            interrupt => Net_389 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_FlexSensor_R:IRQ\
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_MASTER_L:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_MASTER_L:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =timestamp_timer_isr
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   47 :  145 :  192 : 24.48 %
  Unique P-terms              :  115 :  269 :  384 : 29.95 %
  Total P-terms               :  131 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.046ms
Tech mapping phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_FlexSensor_R:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : CLK(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : CSLD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DC(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : DIN(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : FlexSensor_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : FlexSensor_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MISO_TFT(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI_TFT(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RESET(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCLK_TFT(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SS_TFT(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : \emFile:SPI0_CS(0)\ (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \emFile:miso0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \emFile:mosi0(0)\ (fixed)
IO_1@[IOP=(15)][IoId=(1)] : \emFile:sclk0(0)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_FlexSensor_L:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_FlexSensor_L:ADC_SAR\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_FlexSensor_L:vRef_Vdda_1\
DSM[0]@[FFB(DSM,0)] : \ADC_FlexSensor_R:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_FlexSensor_R:vRef_2\
Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : CLK(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : CSLD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DC(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : DIN(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : FlexSensor_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : FlexSensor_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MISO_TFT(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI_TFT(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RESET(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCLK_TFT(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SS_TFT(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : \emFile:SPI0_CS(0)\ (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \emFile:miso0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \emFile:mosi0(0)\ (fixed)
IO_1@[IOP=(15)][IoId=(1)] : \emFile:sclk0(0)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_FlexSensor_L:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_FlexSensor_L:ADC_SAR\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_FlexSensor_L:vRef_Vdda_1\
DSM[0]@[FFB(DSM,0)] : \ADC_FlexSensor_R:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_FlexSensor_R:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_FlexSensor_R:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_FlexSensor_R:Net_244\ {
    common_vssa
  }
  Net: \ADC_FlexSensor_R:Net_35\ {
  }
  Net: Net_373 {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: Net_396 {
    dsm_0_vplus
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_3
    p0_3
  }
  Net: \ADC_FlexSensor_L:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_FlexSensor_L:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_FlexSensor_L:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \ADC_FlexSensor_R:Net_249\ {
  }
  Net: \ADC_FlexSensor_R:Net_257\ {
  }
  Net: \ADC_FlexSensor_R:Net_109\ {
  }
  Net: \ADC_FlexSensor_R:Net_34\ {
  }
  Net: AmuxNet::\ADC_FlexSensor_R:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_373
  agr4_x_sar_1_vplus                               -> Net_373
  agr4                                             -> Net_373
  agl4_x_agr4                                      -> Net_373
  agl4                                             -> Net_373
  agl4_x_p0_4                                      -> Net_373
  p0_4                                             -> Net_373
  dsm_0_vplus                                      -> Net_396
  agl7_x_dsm_0_vplus                               -> Net_396
  agl7                                             -> Net_396
  agl7_x_p0_3                                      -> Net_396
  p0_3                                             -> Net_396
  sar_1_vrefhi                                     -> \ADC_FlexSensor_L:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_FlexSensor_L:Net_126\
  sar_1_vminus                                     -> \ADC_FlexSensor_L:Net_126\
  p0_2                                             -> \ADC_FlexSensor_L:Net_210\
  p0_2_exvref                                      -> \ADC_FlexSensor_L:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_FlexSensor_L:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_FlexSensor_L:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_FlexSensor_L:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_FlexSensor_L:Net_235\
  sar_1_vref                                       -> \ADC_FlexSensor_L:Net_235\
  dsm_0_vminus                                     -> \ADC_FlexSensor_R:Net_20\
  common_vssa                                      -> \ADC_FlexSensor_R:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_FlexSensor_R:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_FlexSensor_R:AMux\
}
Mux Info {
  Mux: \ADC_FlexSensor_R:AMux\ {
     Mouth: \ADC_FlexSensor_R:Net_20\
     Guts:  AmuxNet::\ADC_FlexSensor_R:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_FlexSensor_R:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_FlexSensor_R:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 5s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   37 :   11 :   48 :  77.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.11
                   Pterms :            3.54
               Macrocells :            1.27
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 752, final cost is 752 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         21 :       9.52 :       2.24
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile:SPI0:BSPIM:count_0\ ,
        tc => \emFile:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_330, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * !Net_330
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !Net_330
            + \SPIM_TFT:BSPIM:state_1\ * \SPIM_TFT:BSPIM:state_0\ * !Net_330
        );
        Output = Net_330 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_328, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_1\ * \SPIM_TFT:BSPIM:state_0\ * Net_328
        );
        Output = Net_328 (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM_TFT:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_TFT:Net_276\ ,
        status_6 => \SPIM_TFT:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_TFT:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_TFT:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
        route_si => \emFile:Net_16\ ,
        f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_TFT:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              !\SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              \SPIM_TFT:BSPIM:load_cond\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:load_cond\
            + \SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              !\SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              \SPIM_TFT:BSPIM:load_cond\
            + \SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              !\SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              \SPIM_TFT:BSPIM:load_cond\
        );
        Output = \SPIM_TFT:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_TFT:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\
            + !\SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:tx_status_1\
        );
        Output = \SPIM_TFT:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_TFT:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\
        );
        Output = \SPIM_TFT:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_TFT:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\ * \SPIM_TFT:BSPIM:rx_status_4\
        );
        Output = \SPIM_TFT:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_TFT:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
        );
        Output = \SPIM_TFT:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_TFT:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\
        );
        Output = \SPIM_TFT:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_TFT:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_TFT:Net_276\ ,
        cs_addr_2 => \SPIM_TFT:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_TFT:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_TFT:BSPIM:state_0\ ,
        route_si => Net_315 ,
        f1_load => \SPIM_TFT:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_TFT:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_TFT:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_TFT:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_TFT:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_TFT:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM_TFT:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_TFT:Net_276\ ,
        status_4 => \SPIM_TFT:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_TFT:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_TFT:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_TFT:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_TFT:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_Audio:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\
            + !\SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:tx_status_1\
        );
        Output = \SPIM_Audio:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }
}

datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
        chain_out => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TimeStamp_Timer:TimerUDB:control_7\ ,
        control_6 => \TimeStamp_Timer:TimerUDB:control_6\ ,
        control_5 => \TimeStamp_Timer:TimerUDB:control_5\ ,
        control_4 => \TimeStamp_Timer:TimerUDB:control_4\ ,
        control_3 => \TimeStamp_Timer:TimerUDB:control_3\ ,
        control_2 => \TimeStamp_Timer:TimerUDB:control_2\ ,
        control_1 => \TimeStamp_Timer:TimerUDB:control_1\ ,
        control_0 => \TimeStamp_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
        z0_comb => \TimeStamp_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TimeStamp_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TimeStamp_Timer:TimerUDB:status_2\ ,
        chain_in => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\TimeStamp_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TimeStamp_Timer:TimerUDB:status_3\ ,
        status_2 => \TimeStamp_Timer:TimerUDB:status_2\ ,
        status_0 => \TimeStamp_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_429 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TimeStamp_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimeStamp_Timer:TimerUDB:control_7\ * 
              \TimeStamp_Timer:TimerUDB:per_zero\
        );
        Output = \TimeStamp_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_Audio:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIM_Audio:Net_276\ ,
        cs_addr_2 => \SPIM_Audio:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_Audio:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_Audio:BSPIM:state_0\ ,
        route_si => Net_74 ,
        f1_load => \SPIM_Audio:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_Audio:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_Audio:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_Audio:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_Audio:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_Audio:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_Audio:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_Audio:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM_Audio:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_Audio:Net_276\ ,
        status_6 => \SPIM_Audio:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_Audio:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_Audio:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_TFT:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:ld_ident\
            + \SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:ld_ident\
            + \SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * \SPIM_TFT:BSPIM:count_1\ * 
              !\SPIM_TFT:BSPIM:count_0\ * \SPIM_TFT:BSPIM:ld_ident\
        );
        Output = \SPIM_TFT:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_TFT:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:count_4\ * 
              !\SPIM_TFT:BSPIM:count_3\ * !\SPIM_TFT:BSPIM:count_2\ * 
              \SPIM_TFT:BSPIM:count_1\ * !\SPIM_TFT:BSPIM:count_0\ * 
              !\SPIM_TFT:BSPIM:ld_ident\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              \SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:tx_status_1\
        );
        Output = \SPIM_TFT:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
        chain_in => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_327, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_327 * !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * \SPIM_TFT:BSPIM:count_1\ * 
              !\SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:ld_ident\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:mosi_from_dp\
            + !\SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:mosi_from_dp\
        );
        Output = Net_327 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_174, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_1\ * \SPIM_Audio:BSPIM:state_0\ * 
              Net_174
        );
        Output = Net_174 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
        chain_in => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
        control_6 => \Get_ADCs_Timer:TimerUDB:control_6\ ,
        control_5 => \Get_ADCs_Timer:TimerUDB:control_5\ ,
        control_4 => \Get_ADCs_Timer:TimerUDB:control_4\ ,
        control_3 => \Get_ADCs_Timer:TimerUDB:control_3\ ,
        control_2 => \Get_ADCs_Timer:TimerUDB:control_2\ ,
        control_1 => \Get_ADCs_Timer:TimerUDB:control_1\ ,
        control_0 => \Get_ADCs_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_TFT:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:cnt_enable\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\ * !\SPIM_TFT:BSPIM:cnt_enable\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:cnt_enable\
            + \SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_1\ * 
              !\SPIM_TFT:BSPIM:state_0\ * \SPIM_TFT:BSPIM:cnt_enable\
        );
        Output = \SPIM_TFT:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_TFT:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_TFT:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_1\ * 
              \SPIM_TFT:BSPIM:state_0\
            + !\SPIM_TFT:BSPIM:state_2\ * \SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              \SPIM_TFT:BSPIM:count_2\ * !\SPIM_TFT:BSPIM:count_1\ * 
              \SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:tx_status_1\
            + \SPIM_TFT:BSPIM:state_2\ * !\SPIM_TFT:BSPIM:state_0\
            + \SPIM_TFT:BSPIM:state_1\ * !\SPIM_TFT:BSPIM:state_0\ * 
              !\SPIM_TFT:BSPIM:count_4\ * !\SPIM_TFT:BSPIM:count_3\ * 
              !\SPIM_TFT:BSPIM:count_2\ * \SPIM_TFT:BSPIM:count_1\ * 
              !\SPIM_TFT:BSPIM:count_0\ * !\SPIM_TFT:BSPIM:ld_ident\
        );
        Output = \SPIM_TFT:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_TFT:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_TFT:Net_276\ ,
        enable => \SPIM_TFT:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_TFT:BSPIM:count_6\ ,
        count_5 => \SPIM_TFT:BSPIM:count_5\ ,
        count_4 => \SPIM_TFT:BSPIM:count_4\ ,
        count_3 => \SPIM_TFT:BSPIM:count_3\ ,
        count_2 => \SPIM_TFT:BSPIM:count_2\ ,
        count_1 => \SPIM_TFT:BSPIM:count_1\ ,
        count_0 => \SPIM_TFT:BSPIM:count_0\ ,
        tc => \SPIM_TFT:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_Audio:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
        );
        Output = \SPIM_Audio:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_Audio:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\
        );
        Output = \SPIM_Audio:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
        chain_in => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\SPIM_Audio:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_Audio:Net_276\ ,
        status_4 => \SPIM_Audio:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_Audio:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_Audio:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_Audio:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_Audio:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_Audio:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              !\SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              \SPIM_Audio:BSPIM:load_cond\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:load_cond\
            + \SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              !\SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              \SPIM_Audio:BSPIM:load_cond\
            + \SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              !\SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              \SPIM_Audio:BSPIM:load_cond\
        );
        Output = \SPIM_Audio:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_Audio:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\
        );
        Output = \SPIM_Audio:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:Net_22\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimeStamp_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimeStamp_Timer:TimerUDB:per_zero\ ,
        chain_in => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \TimeStamp_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\

count7cell: Name =\SPIM_Audio:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_Audio:Net_276\ ,
        enable => \SPIM_Audio:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_Audio:BSPIM:count_6\ ,
        count_5 => \SPIM_Audio:BSPIM:count_5\ ,
        count_4 => \SPIM_Audio:BSPIM:count_4\ ,
        count_3 => \SPIM_Audio:BSPIM:count_3\ ,
        count_2 => \SPIM_Audio:BSPIM:count_2\ ,
        count_1 => \SPIM_Audio:BSPIM:count_1\ ,
        count_0 => \SPIM_Audio:BSPIM:count_0\ ,
        tc => \SPIM_Audio:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\emFile:Net_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_Audio:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:cnt_enable\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:cnt_enable\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:cnt_enable\
            + \SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:cnt_enable\
        );
        Output = \SPIM_Audio:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_Audio:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\ * \SPIM_Audio:BSPIM:rx_status_4\
        );
        Output = \SPIM_Audio:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_Audio:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIM_Audio:Net_276\ ,
        cs_addr_2 => \SPIM_Audio:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_Audio:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_Audio:BSPIM:state_0\ ,
        route_si => Net_74 ,
        f1_load => \SPIM_Audio:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_Audio:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_Audio:BSPIM:sR16:Dp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_159, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_159 * !\SPIM_Audio:BSPIM:state_2\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * \SPIM_Audio:BSPIM:count_1\ * 
              !\SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:ld_ident\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:mosi_from_dp\
            + !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:mosi_from_dp\
        );
        Output = Net_159 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Get_ADCs_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Get_ADCs_Timer:TimerUDB:status_2\ ,
        chain_in => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=10, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_Audio:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:count_4\ * 
              !\SPIM_Audio:BSPIM:count_3\ * !\SPIM_Audio:BSPIM:count_2\ * 
              \SPIM_Audio:BSPIM:count_1\ * !\SPIM_Audio:BSPIM:count_0\ * 
              !\SPIM_Audio:BSPIM:ld_ident\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              \SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:tx_status_1\
        );
        Output = \SPIM_Audio:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_Audio:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              \SPIM_Audio:BSPIM:count_2\ * !\SPIM_Audio:BSPIM:count_1\ * 
              \SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:tx_status_1\
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_0\
            + \SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * \SPIM_Audio:BSPIM:count_1\ * 
              !\SPIM_Audio:BSPIM:count_0\ * !\SPIM_Audio:BSPIM:ld_ident\
        );
        Output = \SPIM_Audio:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Get_ADCs_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Get_ADCs_Timer:TimerUDB:per_zero\ ,
        chain_out => \Get_ADCs_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_250, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              \SPIM_Audio:BSPIM:state_0\
            + !\SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !Net_250
            + \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !Net_250
            + \SPIM_Audio:BSPIM:state_1\ * \SPIM_Audio:BSPIM:state_0\ * 
              !Net_250
        );
        Output = Net_250 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_Audio:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_Audio:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_Audio:BSPIM:state_2\ * !\SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * !\SPIM_Audio:BSPIM:ld_ident\
            + \SPIM_Audio:BSPIM:state_2\ * \SPIM_Audio:BSPIM:state_1\ * 
              !\SPIM_Audio:BSPIM:state_0\ * \SPIM_Audio:BSPIM:ld_ident\
            + \SPIM_Audio:BSPIM:state_1\ * !\SPIM_Audio:BSPIM:state_0\ * 
              !\SPIM_Audio:BSPIM:count_4\ * !\SPIM_Audio:BSPIM:count_3\ * 
              !\SPIM_Audio:BSPIM:count_2\ * \SPIM_Audio:BSPIM:count_1\ * 
              !\SPIM_Audio:BSPIM:count_0\ * \SPIM_Audio:BSPIM:ld_ident\
        );
        Output = \SPIM_Audio:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Get_ADCs_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Get_ADCs_Timer:TimerUDB:control_7\ * 
              \Get_ADCs_Timer:TimerUDB:per_zero\
        );
        Output = \Get_ADCs_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Get_ADCs_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Get_ADCs_Timer:TimerUDB:status_3\ ,
        status_2 => \Get_ADCs_Timer:TimerUDB:status_2\ ,
        status_0 => \Get_ADCs_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_351 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_FlexSensor_L:IRQ\
        PORT MAP (
            interrupt => Net_389 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =get_adcs_isr
        PORT MAP (
            interrupt => Net_351 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =timestamp_timer_isr
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_MASTER_L:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_MASTER_L:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =audiotimer_isr
        PORT MAP (
            interrupt => Net_133 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_FlexSensor_R:IRQ\
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC_FlexSensor_L:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_FlexSensor_L:Bypass(0)\__PA ,
        analog_term => \ADC_FlexSensor_L:Net_210\ ,
        pad => \ADC_FlexSensor_L:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = FlexSensor_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FlexSensor_2(0)__PA ,
        analog_term => Net_396 ,
        pad => FlexSensor_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = FlexSensor_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FlexSensor_1(0)__PA ,
        analog_term => Net_373 ,
        pad => FlexSensor_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIN(0)__PA ,
        input => Net_159 ,
        pad => DIN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CSLD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CSLD(0)__PA ,
        input => Net_250 ,
        pad => CSLD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK(0)__PA ,
        input => Net_174 ,
        pad => CLK(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        fb => Net_74 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = MISO_TFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_TFT(0)__PA ,
        fb => Net_315 ,
        pad => MISO_TFT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => __ONE__ ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCLK_TFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_TFT(0)__PA ,
        input => Net_328 ,
        pad => SCLK_TFT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI_TFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_TFT(0)__PA ,
        input => Net_327 ,
        pad => MOSI_TFT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DC(0)__PA ,
        pad => DC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RESET(0)__PA ,
        input => __ONE__ ,
        pad => RESET(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SS_TFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS_TFT(0)__PA ,
        input => Net_330 ,
        pad => SS_TFT(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_MASTER_L:Net_1109_0\ ,
        input => \I2C_MASTER_L:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_MASTER_L:Net_1109_1\ ,
        input => \I2C_MASTER_L:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = \emFile:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:SPI0_CS(0)\__PA ,
        pad => \emFile:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \emFile:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:sclk0(0)\__PA ,
        input => \emFile:Net_22\ ,
        pad => \emFile:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \emFile:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:mosi0(0)\__PA ,
        input => \emFile:Net_10\ ,
        pad => \emFile:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \emFile:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:miso0(0)\__PA ,
        fb => \emFile:Net_16\ ,
        pad => \emFile:miso0(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_FlexSensor_R:Net_93\ ,
            dclk_0 => \ADC_FlexSensor_R:Net_93_local\ ,
            dclk_glb_1 => \emFile:Net_19\ ,
            dclk_1 => \emFile:Net_19_local\ ,
            dclk_glb_2 => \ADC_FlexSensor_L:Net_376\ ,
            dclk_2 => \ADC_FlexSensor_L:Net_376_local\ ,
            dclk_glb_3 => \SPIM_TFT:Net_276\ ,
            dclk_3 => \SPIM_TFT:Net_276_local\ ,
            dclk_glb_4 => \SPIM_Audio:Net_276\ ,
            dclk_4 => \SPIM_Audio:Net_276_local\ ,
            aclk_glb_0 => \ADC_FlexSensor_R:Net_488\ ,
            aclk_0 => \ADC_FlexSensor_R:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_FlexSensor_R:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_FlexSensor_R:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_FlexSensor_R:DSM\
        PORT MAP (
            aclock => \ADC_FlexSensor_R:Net_488\ ,
            vplus => Net_396 ,
            vminus => \ADC_FlexSensor_R:Net_20\ ,
            reset_dec => \ADC_FlexSensor_R:mod_reset\ ,
            extclk_cp_udb => \ADC_FlexSensor_R:Net_93_local\ ,
            ext_pin_1 => \ADC_FlexSensor_R:Net_249\ ,
            ext_pin_2 => \ADC_FlexSensor_R:Net_257\ ,
            ext_vssa => \ADC_FlexSensor_R:Net_109\ ,
            qtz_ref => \ADC_FlexSensor_R:Net_34\ ,
            dec_clock => \ADC_FlexSensor_R:aclock\ ,
            mod_dat_3 => \ADC_FlexSensor_R:mod_dat_3\ ,
            mod_dat_2 => \ADC_FlexSensor_R:mod_dat_2\ ,
            mod_dat_1 => \ADC_FlexSensor_R:mod_dat_1\ ,
            mod_dat_0 => \ADC_FlexSensor_R:mod_dat_0\ ,
            dout_udb_7 => \ADC_FlexSensor_R:Net_245_7\ ,
            dout_udb_6 => \ADC_FlexSensor_R:Net_245_6\ ,
            dout_udb_5 => \ADC_FlexSensor_R:Net_245_5\ ,
            dout_udb_4 => \ADC_FlexSensor_R:Net_245_4\ ,
            dout_udb_3 => \ADC_FlexSensor_R:Net_245_3\ ,
            dout_udb_2 => \ADC_FlexSensor_R:Net_245_2\ ,
            dout_udb_1 => \ADC_FlexSensor_R:Net_245_1\ ,
            dout_udb_0 => \ADC_FlexSensor_R:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_FlexSensor_R:DEC\
        PORT MAP (
            aclock => \ADC_FlexSensor_R:aclock\ ,
            mod_dat_3 => \ADC_FlexSensor_R:mod_dat_3\ ,
            mod_dat_2 => \ADC_FlexSensor_R:mod_dat_2\ ,
            mod_dat_1 => \ADC_FlexSensor_R:mod_dat_1\ ,
            mod_dat_0 => \ADC_FlexSensor_R:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_FlexSensor_R:mod_reset\ ,
            interrupt => Net_513 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_MASTER_L:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_MASTER_L:Net_1109_0\ ,
            sda_in => \I2C_MASTER_L:Net_1109_1\ ,
            scl_out => \I2C_MASTER_L:Net_643_0\ ,
            sda_out => \I2C_MASTER_L:sda_x_wire\ ,
            interrupt => \I2C_MASTER_L:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\AudioTimer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \AudioTimer:Net_51\ ,
            cmp => \AudioTimer:Net_261\ ,
            irq => Net_133 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_FlexSensor_R:vRef_2\
        PORT MAP (
            vout => \ADC_FlexSensor_R:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_FlexSensor_L:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_FlexSensor_L:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_FlexSensor_L:ADC_SAR\
        PORT MAP (
            vplus => Net_373 ,
            vminus => \ADC_FlexSensor_L:Net_126\ ,
            ext_pin => \ADC_FlexSensor_L:Net_210\ ,
            vrefhi_out => \ADC_FlexSensor_L:Net_126\ ,
            vref => \ADC_FlexSensor_L:Net_235\ ,
            clk_udb => \ADC_FlexSensor_L:Net_376_local\ ,
            irq => \ADC_FlexSensor_L:Net_252\ ,
            next => Net_392 ,
            data_out_udb_11 => \ADC_FlexSensor_L:Net_207_11\ ,
            data_out_udb_10 => \ADC_FlexSensor_L:Net_207_10\ ,
            data_out_udb_9 => \ADC_FlexSensor_L:Net_207_9\ ,
            data_out_udb_8 => \ADC_FlexSensor_L:Net_207_8\ ,
            data_out_udb_7 => \ADC_FlexSensor_L:Net_207_7\ ,
            data_out_udb_6 => \ADC_FlexSensor_L:Net_207_6\ ,
            data_out_udb_5 => \ADC_FlexSensor_L:Net_207_5\ ,
            data_out_udb_4 => \ADC_FlexSensor_L:Net_207_4\ ,
            data_out_udb_3 => \ADC_FlexSensor_L:Net_207_3\ ,
            data_out_udb_2 => \ADC_FlexSensor_L:Net_207_2\ ,
            data_out_udb_1 => \ADC_FlexSensor_L:Net_207_1\ ,
            data_out_udb_0 => \ADC_FlexSensor_L:Net_207_0\ ,
            eof_udb => Net_389 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_FlexSensor_R:AMux\
        PORT MAP (
            muxin_1 => \ADC_FlexSensor_R:Net_35\ ,
            muxin_0 => \ADC_FlexSensor_R:Net_244\ ,
            vout => \ADC_FlexSensor_R:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                              | 
Port | Pin | Fixed |      Type |       Drive Mode |                         Name | Connections
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------
   0 |   2 |       |      NONE |      HI_Z_ANALOG | \ADC_FlexSensor_L:Bypass(0)\ | Analog(\ADC_FlexSensor_L:Net_210\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |              FlexSensor_2(0) | Analog(Net_396)
     |   4 |     * |      NONE |      HI_Z_ANALOG |              FlexSensor_1(0) | Analog(Net_373)
     |   5 |     * |      NONE |         CMOS_OUT |                       DIN(0) | In(Net_159)
     |   6 |     * |      NONE |         CMOS_OUT |                      CSLD(0) | In(Net_250)
     |   7 |     * |      NONE |         CMOS_OUT |                       CLK(0) | In(Net_174)
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------
   1 |   6 |     * |      NONE |    RES_PULL_DOWN |                    MISO_1(0) | FB(Net_74)
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------
   2 |   1 |     * |      NONE |     HI_Z_DIGITAL |                  MISO_TFT(0) | FB(Net_315)
     |   2 |     * |      NONE |         CMOS_OUT |                       LED(0) | In(__ONE__)
     |   3 |     * |      NONE |         CMOS_OUT |                  SCLK_TFT(0) | In(Net_328)
     |   4 |     * |      NONE |         CMOS_OUT |                  MOSI_TFT(0) | In(Net_327)
     |   5 |     * |      NONE |         CMOS_OUT |                        DC(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                     RESET(0) | In(__ONE__)
     |   7 |     * |      NONE |         CMOS_OUT |                    SS_TFT(0) | In(Net_330)
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------
  12 |   4 |     * |      NONE |      RES_PULL_UP |                     SCL_1(0) | FB(\I2C_MASTER_L:Net_1109_0\), In(\I2C_MASTER_L:Net_643_0\)
     |   5 |     * |      NONE |      RES_PULL_UP |                     SDA_1(0) | FB(\I2C_MASTER_L:Net_1109_1\), In(\I2C_MASTER_L:sda_x_wire\)
-----+-----+-------+-----------+------------------+------------------------------+-------------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |          \emFile:SPI0_CS(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |            \emFile:sclk0(0)\ | In(\emFile:Net_22\)
     |   2 |     * |      NONE |         CMOS_OUT |            \emFile:mosi0(0)\ | In(\emFile:Net_10\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |            \emFile:miso0(0)\ | FB(\emFile:Net_16\)
-----------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 4s.793ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.981ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 9s.560ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in KovidKonsole_timing.html.
Static timing analysis phase: Elapsed time ==> 5s.660ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.141ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 28s.790ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 28s.806ms
API generation phase: Elapsed time ==> 4s.234ms
Dependency generation phase: Elapsed time ==> 0s.172ms
Cleanup phase: Elapsed time ==> 0s.016ms
