{
"and":4,
"bneq":15,
"IMM_W":28,
"rdwb":10,
"R5":517,
"ldi":6,
"BTN3_ADDR_W":0,
"DELAY_SLOTS":1,
"MEM_BASE":0,
"LED0_ADDR_W":0,
"SEL_ADDR_W":3,
"ALU_ADDR_W":0,
"beqi":12,
"SW2_BASE":718,
"R14":526,
"R15":527,
"BTN3_BASE":710,
"sub":2,
"DISPLAY_BASE":730,
"R11":523,
"SW_ADDR_W":0,
"CPRT_ADDR_W":0,
"wrw":9,
"COMPLEMENT2_BASE":722,
"R12":524,
"RB":528,
"ldih":7,
"R10":522,
"addi":0,
"MEM_ADDR_W":9,
"R4":516,
"ALU_BASE":726,
"R6":518,
"R7":519,
"R0":512,
"R1":513,
"R2":514,
"R3":515,
"RC":529,
"R13":525,
"beq":13,
"R8":520,
"REGF_BASE":512,
"R9":521,
"CPRT_BASE":600,
"SW_BASE":704,
"TRAP_BASE":1023,
"DISPLAY_ADDR_W":0,
"DATA_W":32,
"LED0_BASE":700,
"xor":5,
"SW2_ADDR_W":0,
"OPCODESZ":4,
"BTN2_ADDR_W":0,
"rdw":8,
"BTN2_BASE":714,
"COMPLEMENT2_ADDR_W":0,
"ADDR_W":10,
"shft":3,
"wrwb":11,
"add":1,
"INSTR_W":32,
"bneqi":14,
"REGF_ADDR_W":4,
"nop":0,
}
