-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_PE_0_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_V_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_V_out_V_full_n : IN STD_LOGIC;
    fifo_V_out_V_write : OUT STD_LOGIC;
    fifo_U_tmp_1_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_tmp_1_in_V_empty_n : IN STD_LOGIC;
    fifo_U_tmp_1_in_V_read : OUT STD_LOGIC;
    fifo_U_tmp_1_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_tmp_1_out_V_full_n : IN STD_LOGIC;
    fifo_U_tmp_1_out_V_write : OUT STD_LOGIC;
    fifo_A_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_A_in_V_empty_n : IN STD_LOGIC;
    fifo_A_in_V_read : OUT STD_LOGIC;
    fifo_L_drain_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_L_drain_out_V_full_n : IN STD_LOGIC;
    fifo_L_drain_out_V_write : OUT STD_LOGIC );
end;


architecture behav of kernel0_PE_0_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_V_out_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln320_reg_792 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_U_tmp_1_in_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal fifo_U_tmp_1_out_V_blk_n : STD_LOGIC;
    signal fifo_A_in_V_blk_n : STD_LOGIC;
    signal fifo_L_drain_out_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal icmp_ln320_reg_792_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0311_0_reg_200 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_0311_0_reg_200_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0311_0_reg_200_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln899_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_fu_230_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c2_V_reg_782 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_1059_reg_787 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_reg_787_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln320_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln320_reg_792_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln320_fu_248_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln320_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1061_reg_801_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln333_fu_256_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln333_reg_806 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_220_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_reg_811 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_fu_598_p14 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_reg_816 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_reg_826 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_phi_mux_p_0311_0_phi_fu_204_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal local_prev_V_0_0_0323_fu_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_U_tmp_0_1_0324_fu_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load125_fu_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln341_103_fu_439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load116_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load117_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load118_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load119_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load120_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load121_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load122_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load123_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_load124_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1058_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_1_0_02_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_2_0_03_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_3_0_04_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_4_0_05_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_5_0_06_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_6_0_07_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_7_0_08_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_8_0_09_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_9_0_010_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_10_0_011_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_L_tmp_11_0_012_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln341_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_93_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_fu_313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_94_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_95_fu_327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_95_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_96_fu_341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_96_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_97_fu_355_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_97_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_98_fu_369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_98_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_99_fu_383_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_99_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_100_fu_397_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_100_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_101_fu_411_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln341_101_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln341_102_fu_425_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_212_ce : STD_LOGIC;
    signal grp_fu_216_ce : STD_LOGIC;
    signal grp_fu_220_ce : STD_LOGIC;
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel0_kernel0_fdiv_32ns_32ns_32_12_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel0_kernel0_mux_124_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U193 : component kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_1059_reg_787_pp0_iter18_reg,
        din1 => tmp_s_reg_821,
        ce => grp_fu_212_ce,
        dout => grp_fu_212_p2);

    kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U194 : component kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_136_reg_816,
        din1 => tmp_1061_reg_801_pp0_iter14_reg,
        ce => grp_fu_216_ce,
        dout => grp_fu_216_p2);

    kernel0_fdiv_32ns_32ns_32_12_1_U195 : component kernel0_kernel0_fdiv_32ns_32ns_32_12_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln320_reg_796,
        din1 => select_ln333_reg_806,
        ce => grp_fu_220_ce,
        dout => grp_fu_220_p2);

    kernel0_mux_124_32_1_1_U196 : component kernel0_kernel0_mux_124_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_1058_fu_118,
        din1 => local_L_tmp_1_0_02_fu_122,
        din2 => local_L_tmp_2_0_03_fu_126,
        din3 => local_L_tmp_3_0_04_fu_130,
        din4 => local_L_tmp_4_0_05_fu_134,
        din5 => local_L_tmp_5_0_06_fu_138,
        din6 => local_L_tmp_6_0_07_fu_142,
        din7 => local_L_tmp_7_0_08_fu_146,
        din8 => local_L_tmp_8_0_09_fu_150,
        din9 => local_L_tmp_9_0_010_fu_154,
        din10 => local_L_tmp_10_0_011_fu_158,
        din11 => local_L_tmp_11_0_012_fu_162,
        din12 => p_0311_0_reg_200_pp0_iter13_reg,
        dout => tmp_136_fu_598_p14);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    p_0311_0_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln899_reg_778 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0311_0_reg_200 <= c2_V_reg_782;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0311_0_reg_200 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                c2_V_reg_782 <= c2_V_fu_230_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln320_reg_792 <= icmp_ln320_fu_242_p2;
                icmp_ln899_reg_778 <= icmp_ln899_fu_224_p2;
                p_0311_0_reg_200_pp0_iter1_reg <= p_0311_0_reg_200;
                select_ln320_reg_796 <= select_ln320_fu_248_p3;
                select_ln333_reg_806 <= select_ln333_fu_256_p3;
                tmp_1059_reg_787 <= fifo_A_in_V_dout;
                tmp_1061_reg_801 <= fifo_U_tmp_1_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln320_reg_792_pp0_iter10_reg <= icmp_ln320_reg_792_pp0_iter9_reg;
                icmp_ln320_reg_792_pp0_iter11_reg <= icmp_ln320_reg_792_pp0_iter10_reg;
                icmp_ln320_reg_792_pp0_iter12_reg <= icmp_ln320_reg_792_pp0_iter11_reg;
                icmp_ln320_reg_792_pp0_iter13_reg <= icmp_ln320_reg_792_pp0_iter12_reg;
                icmp_ln320_reg_792_pp0_iter14_reg <= icmp_ln320_reg_792_pp0_iter13_reg;
                icmp_ln320_reg_792_pp0_iter15_reg <= icmp_ln320_reg_792_pp0_iter14_reg;
                icmp_ln320_reg_792_pp0_iter16_reg <= icmp_ln320_reg_792_pp0_iter15_reg;
                icmp_ln320_reg_792_pp0_iter17_reg <= icmp_ln320_reg_792_pp0_iter16_reg;
                icmp_ln320_reg_792_pp0_iter18_reg <= icmp_ln320_reg_792_pp0_iter17_reg;
                icmp_ln320_reg_792_pp0_iter19_reg <= icmp_ln320_reg_792_pp0_iter18_reg;
                icmp_ln320_reg_792_pp0_iter20_reg <= icmp_ln320_reg_792_pp0_iter19_reg;
                icmp_ln320_reg_792_pp0_iter21_reg <= icmp_ln320_reg_792_pp0_iter20_reg;
                icmp_ln320_reg_792_pp0_iter22_reg <= icmp_ln320_reg_792_pp0_iter21_reg;
                icmp_ln320_reg_792_pp0_iter23_reg <= icmp_ln320_reg_792_pp0_iter22_reg;
                icmp_ln320_reg_792_pp0_iter24_reg <= icmp_ln320_reg_792_pp0_iter23_reg;
                icmp_ln320_reg_792_pp0_iter25_reg <= icmp_ln320_reg_792_pp0_iter24_reg;
                icmp_ln320_reg_792_pp0_iter2_reg <= icmp_ln320_reg_792;
                icmp_ln320_reg_792_pp0_iter3_reg <= icmp_ln320_reg_792_pp0_iter2_reg;
                icmp_ln320_reg_792_pp0_iter4_reg <= icmp_ln320_reg_792_pp0_iter3_reg;
                icmp_ln320_reg_792_pp0_iter5_reg <= icmp_ln320_reg_792_pp0_iter4_reg;
                icmp_ln320_reg_792_pp0_iter6_reg <= icmp_ln320_reg_792_pp0_iter5_reg;
                icmp_ln320_reg_792_pp0_iter7_reg <= icmp_ln320_reg_792_pp0_iter6_reg;
                icmp_ln320_reg_792_pp0_iter8_reg <= icmp_ln320_reg_792_pp0_iter7_reg;
                icmp_ln320_reg_792_pp0_iter9_reg <= icmp_ln320_reg_792_pp0_iter8_reg;
                p_0311_0_reg_200_pp0_iter10_reg <= p_0311_0_reg_200_pp0_iter9_reg;
                p_0311_0_reg_200_pp0_iter11_reg <= p_0311_0_reg_200_pp0_iter10_reg;
                p_0311_0_reg_200_pp0_iter12_reg <= p_0311_0_reg_200_pp0_iter11_reg;
                p_0311_0_reg_200_pp0_iter13_reg <= p_0311_0_reg_200_pp0_iter12_reg;
                p_0311_0_reg_200_pp0_iter2_reg <= p_0311_0_reg_200_pp0_iter1_reg;
                p_0311_0_reg_200_pp0_iter3_reg <= p_0311_0_reg_200_pp0_iter2_reg;
                p_0311_0_reg_200_pp0_iter4_reg <= p_0311_0_reg_200_pp0_iter3_reg;
                p_0311_0_reg_200_pp0_iter5_reg <= p_0311_0_reg_200_pp0_iter4_reg;
                p_0311_0_reg_200_pp0_iter6_reg <= p_0311_0_reg_200_pp0_iter5_reg;
                p_0311_0_reg_200_pp0_iter7_reg <= p_0311_0_reg_200_pp0_iter6_reg;
                p_0311_0_reg_200_pp0_iter8_reg <= p_0311_0_reg_200_pp0_iter7_reg;
                p_0311_0_reg_200_pp0_iter9_reg <= p_0311_0_reg_200_pp0_iter8_reg;
                tmp_1059_reg_787_pp0_iter10_reg <= tmp_1059_reg_787_pp0_iter9_reg;
                tmp_1059_reg_787_pp0_iter11_reg <= tmp_1059_reg_787_pp0_iter10_reg;
                tmp_1059_reg_787_pp0_iter12_reg <= tmp_1059_reg_787_pp0_iter11_reg;
                tmp_1059_reg_787_pp0_iter13_reg <= tmp_1059_reg_787_pp0_iter12_reg;
                tmp_1059_reg_787_pp0_iter14_reg <= tmp_1059_reg_787_pp0_iter13_reg;
                tmp_1059_reg_787_pp0_iter15_reg <= tmp_1059_reg_787_pp0_iter14_reg;
                tmp_1059_reg_787_pp0_iter16_reg <= tmp_1059_reg_787_pp0_iter15_reg;
                tmp_1059_reg_787_pp0_iter17_reg <= tmp_1059_reg_787_pp0_iter16_reg;
                tmp_1059_reg_787_pp0_iter18_reg <= tmp_1059_reg_787_pp0_iter17_reg;
                tmp_1059_reg_787_pp0_iter2_reg <= tmp_1059_reg_787;
                tmp_1059_reg_787_pp0_iter3_reg <= tmp_1059_reg_787_pp0_iter2_reg;
                tmp_1059_reg_787_pp0_iter4_reg <= tmp_1059_reg_787_pp0_iter3_reg;
                tmp_1059_reg_787_pp0_iter5_reg <= tmp_1059_reg_787_pp0_iter4_reg;
                tmp_1059_reg_787_pp0_iter6_reg <= tmp_1059_reg_787_pp0_iter5_reg;
                tmp_1059_reg_787_pp0_iter7_reg <= tmp_1059_reg_787_pp0_iter6_reg;
                tmp_1059_reg_787_pp0_iter8_reg <= tmp_1059_reg_787_pp0_iter7_reg;
                tmp_1059_reg_787_pp0_iter9_reg <= tmp_1059_reg_787_pp0_iter8_reg;
                tmp_1061_reg_801_pp0_iter10_reg <= tmp_1061_reg_801_pp0_iter9_reg;
                tmp_1061_reg_801_pp0_iter11_reg <= tmp_1061_reg_801_pp0_iter10_reg;
                tmp_1061_reg_801_pp0_iter12_reg <= tmp_1061_reg_801_pp0_iter11_reg;
                tmp_1061_reg_801_pp0_iter13_reg <= tmp_1061_reg_801_pp0_iter12_reg;
                tmp_1061_reg_801_pp0_iter14_reg <= tmp_1061_reg_801_pp0_iter13_reg;
                tmp_1061_reg_801_pp0_iter2_reg <= tmp_1061_reg_801;
                tmp_1061_reg_801_pp0_iter3_reg <= tmp_1061_reg_801_pp0_iter2_reg;
                tmp_1061_reg_801_pp0_iter4_reg <= tmp_1061_reg_801_pp0_iter3_reg;
                tmp_1061_reg_801_pp0_iter5_reg <= tmp_1061_reg_801_pp0_iter4_reg;
                tmp_1061_reg_801_pp0_iter6_reg <= tmp_1061_reg_801_pp0_iter5_reg;
                tmp_1061_reg_801_pp0_iter7_reg <= tmp_1061_reg_801_pp0_iter6_reg;
                tmp_1061_reg_801_pp0_iter8_reg <= tmp_1061_reg_801_pp0_iter7_reg;
                tmp_1061_reg_801_pp0_iter9_reg <= tmp_1061_reg_801_pp0_iter8_reg;
                tmp_136_reg_816 <= tmp_136_fu_598_p14;
                tmp_66_reg_826 <= grp_fu_212_p2;
                tmp_s_reg_821 <= grp_fu_216_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_10_0_011_fu_158 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load125_fu_74 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_9)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_8)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_7)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_6)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_5)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_4)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_3)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_2)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_1)) and not((p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_A)) and (icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_11_0_012_fu_162 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_1_0_02_fu_122 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load116_fu_82 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_2_0_03_fu_126 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load117_fu_86 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_3_0_04_fu_130 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load118_fu_90 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_4_0_05_fu_134 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load119_fu_94 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_5_0_06_fu_138 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load120_fu_98 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_6_0_07_fu_142 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load121_fu_102 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_7_0_08_fu_146 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load122_fu_106 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_8_0_09_fu_150 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load123_fu_110 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_L_tmp_9_0_010_fu_154 <= select_ln341_103_fu_439_p3;
                local_L_tmp_load124_fu_114 <= select_ln341_103_fu_439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_U_tmp_0_1_0324_fu_70 <= select_ln333_fu_256_p3;
                local_prev_V_0_0_0323_fu_66 <= select_ln320_fu_248_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1058_fu_118 <= grp_fu_220_p2;
                tmp_fu_78 <= grp_fu_220_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln320_reg_792_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_135_reg_811 <= grp_fu_220_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter1, icmp_ln899_fu_224_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter25)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln899_fu_224_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((icmp_ln899_fu_224_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state29 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo_V_out_V_full_n, fifo_U_tmp_1_in_V_empty_n, fifo_U_tmp_1_out_V_full_n, fifo_A_in_V_empty_n, fifo_L_drain_out_V_full_n, ap_enable_reg_pp0_iter26, icmp_ln320_reg_792_pp0_iter25_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter14, icmp_ln320_reg_792_pp0_iter13_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln320_reg_792_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_A_in_V_empty_n = ap_const_logic_0) or (fifo_U_tmp_1_out_V_full_n = ap_const_logic_0) or (fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0))) or ((icmp_ln320_reg_792_pp0_iter25_reg = ap_const_lv1_0) and (fifo_V_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo_V_out_V_full_n, fifo_U_tmp_1_in_V_empty_n, fifo_U_tmp_1_out_V_full_n, fifo_A_in_V_empty_n, fifo_L_drain_out_V_full_n, ap_enable_reg_pp0_iter26, icmp_ln320_reg_792_pp0_iter25_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter14, icmp_ln320_reg_792_pp0_iter13_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln320_reg_792_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_A_in_V_empty_n = ap_const_logic_0) or (fifo_U_tmp_1_out_V_full_n = ap_const_logic_0) or (fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0))) or ((icmp_ln320_reg_792_pp0_iter25_reg = ap_const_lv1_0) and (fifo_V_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_V_out_V_full_n, fifo_U_tmp_1_in_V_empty_n, fifo_U_tmp_1_out_V_full_n, fifo_A_in_V_empty_n, fifo_L_drain_out_V_full_n, ap_enable_reg_pp0_iter26, icmp_ln320_reg_792_pp0_iter25_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter14, icmp_ln320_reg_792_pp0_iter13_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln320_reg_792_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_A_in_V_empty_n = ap_const_logic_0) or (fifo_U_tmp_1_out_V_full_n = ap_const_logic_0) or (fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0))) or ((icmp_ln320_reg_792_pp0_iter25_reg = ap_const_lv1_0) and (fifo_V_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp0_stage0_iter14_assign_proc : process(fifo_L_drain_out_V_full_n, icmp_ln320_reg_792_pp0_iter13_reg)
    begin
                ap_block_state16_pp0_stage0_iter14 <= ((icmp_ln320_reg_792_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_pp0_stage0_iter26_assign_proc : process(fifo_V_out_V_full_n, icmp_ln320_reg_792_pp0_iter25_reg)
    begin
                ap_block_state28_pp0_stage0_iter26 <= ((icmp_ln320_reg_792_pp0_iter25_reg = ap_const_lv1_0) and (fifo_V_out_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(fifo_U_tmp_1_in_V_empty_n, fifo_U_tmp_1_out_V_full_n, fifo_A_in_V_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((fifo_A_in_V_empty_n = ap_const_logic_0) or (fifo_U_tmp_1_out_V_full_n = ap_const_logic_0) or (fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln899_fu_224_p2)
    begin
        if ((icmp_ln899_fu_224_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_0311_0_phi_fu_204_p4_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_0311_0_reg_200, icmp_ln899_reg_778, c2_V_reg_782)
    begin
        if (((icmp_ln899_reg_778 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_0311_0_phi_fu_204_p4 <= c2_V_reg_782;
        else 
            ap_phi_mux_p_0311_0_phi_fu_204_p4 <= p_0311_0_reg_200;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c2_V_fu_230_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_0311_0_phi_fu_204_p4) + unsigned(ap_const_lv4_1));

    fifo_A_in_V_blk_n_assign_proc : process(fifo_A_in_V_empty_n, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_A_in_V_blk_n <= fifo_A_in_V_empty_n;
        else 
            fifo_A_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_A_in_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_A_in_V_read <= ap_const_logic_1;
        else 
            fifo_A_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_L_drain_out_V_blk_n_assign_proc : process(fifo_L_drain_out_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter14, icmp_ln320_reg_792_pp0_iter13_reg)
    begin
        if (((icmp_ln320_reg_792_pp0_iter13_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            fifo_L_drain_out_V_blk_n <= fifo_L_drain_out_V_full_n;
        else 
            fifo_L_drain_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_L_drain_out_V_din <= tmp_135_reg_811;

    fifo_L_drain_out_V_write_assign_proc : process(ap_enable_reg_pp0_iter14, icmp_ln320_reg_792_pp0_iter13_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln320_reg_792_pp0_iter13_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_L_drain_out_V_write <= ap_const_logic_1;
        else 
            fifo_L_drain_out_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_U_tmp_1_in_V_blk_n_assign_proc : process(fifo_U_tmp_1_in_V_empty_n, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_tmp_1_in_V_blk_n <= fifo_U_tmp_1_in_V_empty_n;
        else 
            fifo_U_tmp_1_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_U_tmp_1_in_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_U_tmp_1_in_V_read <= ap_const_logic_1;
        else 
            fifo_U_tmp_1_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_U_tmp_1_out_V_blk_n_assign_proc : process(fifo_U_tmp_1_out_V_full_n, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_tmp_1_out_V_blk_n <= fifo_U_tmp_1_out_V_full_n;
        else 
            fifo_U_tmp_1_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_U_tmp_1_out_V_din <= fifo_U_tmp_1_in_V_dout;

    fifo_U_tmp_1_out_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_U_tmp_1_out_V_write <= ap_const_logic_1;
        else 
            fifo_U_tmp_1_out_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_V_out_V_blk_n_assign_proc : process(fifo_V_out_V_full_n, ap_enable_reg_pp0_iter26, ap_block_pp0_stage0, icmp_ln320_reg_792_pp0_iter25_reg)
    begin
        if (((icmp_ln320_reg_792_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1))) then 
            fifo_V_out_V_blk_n <= fifo_V_out_V_full_n;
        else 
            fifo_V_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_V_out_V_din <= tmp_66_reg_826;

    fifo_V_out_V_write_assign_proc : process(ap_enable_reg_pp0_iter26, icmp_ln320_reg_792_pp0_iter25_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln320_reg_792_pp0_iter25_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_V_out_V_write <= ap_const_logic_1;
        else 
            fifo_V_out_V_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_212_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_212_ce <= ap_const_logic_1;
        else 
            grp_fu_212_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_216_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_216_ce <= ap_const_logic_1;
        else 
            grp_fu_216_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_220_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_220_ce <= ap_const_logic_1;
        else 
            grp_fu_220_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln320_fu_242_p2 <= "1" when (p_0311_0_reg_200 = ap_const_lv4_0) else "0";
    icmp_ln341_100_fu_419_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_9) else "0";
    icmp_ln341_101_fu_433_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_A) else "0";
    icmp_ln341_93_fu_321_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_2) else "0";
    icmp_ln341_94_fu_335_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_3) else "0";
    icmp_ln341_95_fu_349_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_4) else "0";
    icmp_ln341_96_fu_363_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_5) else "0";
    icmp_ln341_97_fu_377_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_6) else "0";
    icmp_ln341_98_fu_391_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_7) else "0";
    icmp_ln341_99_fu_405_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_8) else "0";
    icmp_ln341_fu_307_p2 <= "1" when (p_0311_0_reg_200_pp0_iter12_reg = ap_const_lv4_1) else "0";
    icmp_ln899_fu_224_p2 <= "1" when (ap_phi_mux_p_0311_0_phi_fu_204_p4 = ap_const_lv4_C) else "0";
    select_ln320_fu_248_p3 <= 
        fifo_A_in_V_dout when (icmp_ln320_fu_242_p2(0) = '1') else 
        local_prev_V_0_0_0323_fu_66;
    select_ln333_fu_256_p3 <= 
        fifo_U_tmp_1_in_V_dout when (icmp_ln320_fu_242_p2(0) = '1') else 
        local_U_tmp_0_1_0324_fu_70;
    select_ln341_100_fu_397_p3 <= 
        local_L_tmp_load121_fu_102 when (icmp_ln341_98_fu_391_p2(0) = '1') else 
        select_ln341_99_fu_383_p3;
    select_ln341_101_fu_411_p3 <= 
        local_L_tmp_load122_fu_106 when (icmp_ln341_99_fu_405_p2(0) = '1') else 
        select_ln341_100_fu_397_p3;
    select_ln341_102_fu_425_p3 <= 
        local_L_tmp_load123_fu_110 when (icmp_ln341_100_fu_419_p2(0) = '1') else 
        select_ln341_101_fu_411_p3;
    select_ln341_103_fu_439_p3 <= 
        local_L_tmp_load124_fu_114 when (icmp_ln341_101_fu_433_p2(0) = '1') else 
        select_ln341_102_fu_425_p3;
    select_ln341_95_fu_327_p3 <= 
        local_L_tmp_load116_fu_82 when (icmp_ln341_93_fu_321_p2(0) = '1') else 
        select_ln341_fu_313_p3;
    select_ln341_96_fu_341_p3 <= 
        local_L_tmp_load117_fu_86 when (icmp_ln341_94_fu_335_p2(0) = '1') else 
        select_ln341_95_fu_327_p3;
    select_ln341_97_fu_355_p3 <= 
        local_L_tmp_load118_fu_90 when (icmp_ln341_95_fu_349_p2(0) = '1') else 
        select_ln341_96_fu_341_p3;
    select_ln341_98_fu_369_p3 <= 
        local_L_tmp_load119_fu_94 when (icmp_ln341_96_fu_363_p2(0) = '1') else 
        select_ln341_97_fu_355_p3;
    select_ln341_99_fu_383_p3 <= 
        local_L_tmp_load120_fu_98 when (icmp_ln341_97_fu_377_p2(0) = '1') else 
        select_ln341_98_fu_369_p3;
    select_ln341_fu_313_p3 <= 
        tmp_fu_78 when (icmp_ln341_fu_307_p2(0) = '1') else 
        local_L_tmp_load125_fu_74;
end behav;
