/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_9z ? celloutsig_1_5z[1] : celloutsig_1_4z[2];
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_0z[2] : celloutsig_0_1z);
  assign celloutsig_1_6z = celloutsig_1_5z[2] ^ celloutsig_1_4z[1];
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_3z[3];
  assign celloutsig_0_6z = celloutsig_0_3z[3] ^ celloutsig_0_5z;
  assign celloutsig_0_1z = in_data[61] ^ in_data[25];
  assign celloutsig_1_10z = { celloutsig_1_0z[3:0], celloutsig_1_3z } & { celloutsig_1_7z[13:9], celloutsig_1_4z };
  assign celloutsig_0_9z = celloutsig_0_7z / { 1'h1, in_data[34:32], celloutsig_0_6z };
  assign celloutsig_1_19z = { in_data[135:120], celloutsig_1_2z } <= { celloutsig_1_18z[1:0], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[167], celloutsig_1_0z } || { celloutsig_1_3z[4:1], celloutsig_1_5z };
  assign celloutsig_1_4z = { celloutsig_1_3z[3:0], celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[7:4], in_data[96] };
  assign celloutsig_1_17z = { celloutsig_1_10z[6], celloutsig_1_5z } !== { celloutsig_1_0z[7:3], celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_26z = celloutsig_0_4z[9:7] !== celloutsig_0_18z[2:0];
  assign celloutsig_1_2z = in_data[130:111] !== { in_data[145:136], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_0z[6:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } << celloutsig_0_0z[4:0];
  assign celloutsig_0_27z = celloutsig_0_4z[6:0] >> { celloutsig_0_9z[3:2], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[117:109] >> in_data[151:143];
  assign celloutsig_1_3z = { in_data[107:102], celloutsig_1_1z } - celloutsig_1_0z[7:1];
  assign celloutsig_0_0z = in_data[76:70] ~^ in_data[49:43];
  assign celloutsig_1_5z = { celloutsig_1_4z[5:1], celloutsig_1_1z } ~^ celloutsig_1_3z[6:1];
  assign celloutsig_1_7z = { in_data[165:158], celloutsig_1_0z, celloutsig_1_5z } ~^ in_data[139:117];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z } ~^ { celloutsig_0_3z[2:0], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_4z[8:0] ~^ { celloutsig_0_4z[6:4], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_1z = ~((in_data[101] & celloutsig_1_0z[0]) | celloutsig_1_0z[2]);
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_10z[10:9], celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_7z = celloutsig_0_3z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
