Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 08f6b459325e46139d43a468e76ddd77 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_test_behav xil_defaultlib.ALU_test xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port FlagV on this module [E:/Libraries/Documents/GitHub/Comp541Lab3/Lab3/Lab3.srcs/sim_1/new/ALU_test.v:24]
ERROR: [VRFC 10-426] cannot find port FlagN on this module [E:/Libraries/Documents/GitHub/Comp541Lab3/Lab3/Lab3.srcs/sim_1/new/ALU_test.v:25]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 3 for port shamt [E:/Libraries/Documents/GitHub/Comp541Lab3/Lab3/Lab3.srcs/sources_1/new/ALU.v:37]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port comparison [E:/Libraries/Documents/GitHub/Comp541Lab3/Lab3/Lab3.srcs/sources_1/new/ALU.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
