# ECE_3300L_LAB1

This assignment is the Verilog from group member Matthew Tootoonchi in group 8. Evidence of a damaged FPGA is also posted here.

Here are the YouTube links for the demonstration of how the code functions.

FPGA Broken?: 
https://youtu.be/XBpQ3r_-nuM

Working Calculator:
https://youtu.be/7mggknlUh9M

Archive:
https://youtu.be/T-GjDDVwlOg

ALso, Here are the pictures.

Block diagram
![Test Image 1](LAB1_BLOCK_DIAGRAM.png)

Multiplier
![Test Image 1](CURCUIT.png)

9x5
![Test Image 1](9x5.png)

14x11
![Test Image 1](14x11.png)

Testbench 1
![Test Image 1](tb1.png)

Testbench 2
![Test Image 2](tb2.png)

Testbench 3
![Test Image 3](tb3.png)

Testbench 4
![Test Image 4](tb4.png)

Testbench 5
![Test Image 5](tb5.png)

