Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Nov 13 15:04:23 2024
| Host         : FredMachine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.786        0.000                      0                   66        0.233        0.000                      0                   66        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.786        0.000                      0                   66        0.233        0.000                      0                   66        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.638ns (50.982%)  route 1.575ns (49.018%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.615 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.615    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.880 r  debounce_inst/debounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.880    debounce_inst/debounce_counter_reg[16]_i_1_n_6
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.348    14.400    debounce_inst/CLK
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[17]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.059    14.666    debounce_inst/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.633ns (50.905%)  route 1.575ns (49.095%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.615 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.615    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.875 r  debounce_inst/debounce_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.875    debounce_inst/debounce_counter_reg[16]_i_1_n_4
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.348    14.400    debounce_inst/CLK
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[19]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.059    14.666    debounce_inst/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 1.573ns (49.970%)  route 1.575ns (50.030%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.615 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.615    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.815 r  debounce_inst/debounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.815    debounce_inst/debounce_counter_reg[16]_i_1_n_5
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.348    14.400    debounce_inst/CLK
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[18]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.059    14.666    debounce_inst/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.554ns (49.666%)  route 1.575ns (50.334%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.615 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.615    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.796 r  debounce_inst/debounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.796    debounce_inst/debounce_counter_reg[16]_i_1_n_7
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.348    14.400    debounce_inst/CLK
    SLICE_X0Y90          FDCE                                         r  debounce_inst/debounce_counter_reg[16]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.059    14.666    debounce_inst/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 1.540ns (49.440%)  route 1.575ns (50.560%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.782 r  debounce_inst/debounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.782    debounce_inst/debounce_counter_reg[12]_i_1_n_6
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    debounce_inst/CLK
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[13]/C
                         clock pessimism              0.243    14.641    
                         clock uncertainty           -0.035    14.606    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.059    14.665    debounce_inst/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.535ns (49.358%)  route 1.575ns (50.642%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.777 r  debounce_inst/debounce_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.777    debounce_inst/debounce_counter_reg[12]_i_1_n_4
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    debounce_inst/CLK
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[15]/C
                         clock pessimism              0.243    14.641    
                         clock uncertainty           -0.035    14.606    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.059    14.665    debounce_inst/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 amount_paid_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.907ns (29.852%)  route 2.131ns (70.148%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     4.665    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  amount_paid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.433     5.098 f  amount_paid_reg[3]/Q
                         net (fo=22, routed)          0.789     5.888    amount_paid_reg_n_0_[3]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.105     5.993 r  amount_paid[4]_i_3/O
                         net (fo=2, routed)           0.766     6.759    debounce_inst/amount_paid_reg[4]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.264     7.023 r  debounce_inst/amount_paid[6]_i_4/O
                         net (fo=1, routed)           0.576     7.599    debounce_inst/amount_paid[6]_i_4_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.105     7.704 r  debounce_inst/amount_paid[6]_i_1/O
                         net (fo=1, routed)           0.000     7.704    amount_paid[6]
    SLICE_X7Y89          FDCE                                         r  amount_paid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.345    14.397    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  amount_paid_reg[6]/C
                         clock pessimism              0.245    14.641    
                         clock uncertainty           -0.035    14.606    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.032    14.638    amount_paid_reg[6]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.475ns (48.362%)  route 1.575ns (51.638%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.717 r  debounce_inst/debounce_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.717    debounce_inst/debounce_counter_reg[12]_i_1_n_5
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    debounce_inst/CLK
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[14]/C
                         clock pessimism              0.243    14.641    
                         clock uncertainty           -0.035    14.606    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.059    14.665    debounce_inst/debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.456ns (48.038%)  route 1.575ns (51.962%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.517 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.698 r  debounce_inst/debounce_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.698    debounce_inst/debounce_counter_reg[12]_i_1_n_7
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.347    14.399    debounce_inst/CLK
    SLICE_X0Y89          FDCE                                         r  debounce_inst/debounce_counter_reg[12]/C
                         clock pessimism              0.243    14.641    
                         clock uncertainty           -0.035    14.606    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.059    14.665    debounce_inst/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.442ns (47.797%)  route 1.575ns (52.203%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     4.667    debounce_inst/CLK
    SLICE_X2Y88          FDCE                                         r  debounce_inst/money_input_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[2]/Q
                         net (fo=1, routed)           0.553     5.654    debounce_inst/money_input_prev[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.759 f  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=23, routed)          0.873     6.632    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.105     6.737 r  debounce_inst/debounce_counter[0]_i_2/O
                         net (fo=1, routed)           0.148     6.885    debounce_inst/debounce_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.321 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.419 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.684 r  debounce_inst/debounce_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.684    debounce_inst/debounce_counter_reg[8]_i_1_n_6
    SLICE_X0Y88          FDCE                                         r  debounce_inst/debounce_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.346    14.398    debounce_inst/CLK
    SLICE_X0Y88          FDCE                                         r  debounce_inst/debounce_counter_reg[9]/C
                         clock pessimism              0.243    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.059    14.664    debounce_inst/debounce_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  6.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 amount_paid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.246ns (69.754%)  route 0.107ns (30.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  amount_paid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.148     1.668 r  amount_paid_reg[0]/Q
                         net (fo=17, routed)          0.107     1.775    debounce_inst/Q[0]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.098     1.873 r  debounce_inst/amount_paid[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    amount_paid[1]
    SLICE_X6Y89          FDCE                                         r  amount_paid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  amount_paid_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y89          FDCE (Hold_fdce_C_D)         0.120     1.640    amount_paid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    display/CLK
    SLICE_X2Y83          FDRE                                         r  display/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  display/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.112     1.794    display/clkdiv_reg_n_0_[2]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  display/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    display/clkdiv_reg[0]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  display/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.870     2.035    display/CLK
    SLICE_X2Y83          FDRE                                         r  display/clkdiv_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    display/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    display/CLK
    SLICE_X2Y84          FDRE                                         r  display/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  display/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.112     1.795    display/clkdiv_reg_n_0_[6]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  display/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    display/clkdiv_reg[4]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  display/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    display/CLK
    SLICE_X2Y84          FDRE                                         r  display/clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    display/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    display/CLK
    SLICE_X2Y85          FDRE                                         r  display/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  display/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.112     1.795    display/clkdiv_reg_n_0_[10]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  display/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    display/clkdiv_reg[8]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  display/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    display/CLK
    SLICE_X2Y85          FDRE                                         r  display/clkdiv_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    display/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    display/CLK
    SLICE_X2Y86          FDRE                                         r  display/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  display/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.112     1.795    display/clkdiv_reg_n_0_[14]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  display/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    display/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  display/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    display/CLK
    SLICE_X2Y86          FDRE                                         r  display/clkdiv_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    display/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debounce_inst/stable_money_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.987%)  route 0.209ns (50.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.603     1.522    debounce_inst/CLK
    SLICE_X2Y90          FDCE                                         r  debounce_inst/stable_money_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  debounce_inst/stable_money_input_reg[1]/Q
                         net (fo=10, routed)          0.209     1.895    debounce_inst/debounced_money_input[1]
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.940 r  debounce_inst/amount_paid[5]_i_1/O
                         net (fo=1, routed)           0.000     1.940    amount_paid[5]
    SLICE_X6Y91          FDCE                                         r  amount_paid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  amount_paid_reg[5]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X6Y91          FDCE (Hold_fdce_C_D)         0.121     1.679    amount_paid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 debounce_inst/stable_money_input_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.691%)  route 0.240ns (56.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.602     1.521    debounce_inst/CLK
    SLICE_X3Y88          FDCE                                         r  debounce_inst/stable_money_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  debounce_inst/stable_money_input_reg[2]/Q
                         net (fo=10, routed)          0.240     1.902    debounce_inst/debounced_money_input[2]
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  debounce_inst/amount_paid[3]_i_1/O
                         net (fo=1, routed)           0.000     1.947    amount_paid[3]
    SLICE_X6Y89          FDCE                                         r  amount_paid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDCE                                         r  amount_paid_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X6Y89          FDCE (Hold_fdce_C_D)         0.121     1.678    amount_paid_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.950%)  route 0.135ns (33.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.601     1.520    display/CLK
    SLICE_X2Y87          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  display/clkdiv_reg[18]/Q
                         net (fo=21, routed)          0.135     1.820    display/clkdiv_reg[18]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.930 r  display/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.930    display/clkdiv_reg[16]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  display/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.873     2.038    display/CLK
    SLICE_X2Y87          FDRE                                         r  display/clkdiv_reg[18]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    display/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.310ns (73.444%)  route 0.112ns (26.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.599     1.518    display/CLK
    SLICE_X2Y83          FDRE                                         r  display/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  display/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.112     1.794    display/clkdiv_reg_n_0_[2]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.940 r  display/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    display/clkdiv_reg[0]_i_1_n_4
    SLICE_X2Y83          FDRE                                         r  display/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.870     2.035    display/CLK
    SLICE_X2Y83          FDRE                                         r  display/clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    display/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.310ns (73.444%)  route 0.112ns (26.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.600     1.519    display/CLK
    SLICE_X2Y84          FDRE                                         r  display/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  display/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.112     1.795    display/clkdiv_reg_n_0_[6]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.941 r  display/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    display/clkdiv_reg[4]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  display/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    display/CLK
    SLICE_X2Y84          FDRE                                         r  display/clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    display/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     amount_paid_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     amount_paid_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     amount_paid_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     amount_paid_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91     amount_paid_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     amount_paid_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     amount_paid_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     amount_paid_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     debounce_inst/debounce_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debounce_inst/debounce_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debounce_inst/debounce_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debounce_inst/debounce_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debounce_inst/debounce_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     debounce_inst/stable_money_input_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     debounce_inst/stable_money_input_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     debounce_inst/stable_money_input_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     purchase_success_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     debounce_inst/debounce_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     debounce_inst/debounce_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     amount_paid_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     amount_paid_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     amount_paid_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     amount_paid_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     amount_paid_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     amount_paid_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     amount_paid_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     amount_paid_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     debounce_inst/debounce_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     debounce_inst/debounce_counter_reg[10]/C



