A project organizer for VHDL and Verilog RTL hardware designs
