{
  "module_name": "qcs404.c",
  "hash_id": "e16a457463e1a72c1aa04d50253f5178b893de2726d4973ce76c318b2962b3f0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/qcs404.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/interconnect/qcom,qcs404.h>\n#include <linux/device.h>\n#include <linux/interconnect-provider.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n\n#include \"icc-rpm.h\"\n\nenum {\n\tQCS404_MASTER_AMPSS_M0 = 1,\n\tQCS404_MASTER_GRAPHICS_3D,\n\tQCS404_MASTER_MDP_PORT0,\n\tQCS404_SNOC_BIMC_1_MAS,\n\tQCS404_MASTER_TCU_0,\n\tQCS404_MASTER_SPDM,\n\tQCS404_MASTER_BLSP_1,\n\tQCS404_MASTER_BLSP_2,\n\tQCS404_MASTER_XM_USB_HS1,\n\tQCS404_MASTER_CRYPTO_CORE0,\n\tQCS404_MASTER_SDCC_1,\n\tQCS404_MASTER_SDCC_2,\n\tQCS404_SNOC_PNOC_MAS,\n\tQCS404_MASTER_QPIC,\n\tQCS404_MASTER_QDSS_BAM,\n\tQCS404_BIMC_SNOC_MAS,\n\tQCS404_PNOC_SNOC_MAS,\n\tQCS404_MASTER_QDSS_ETR,\n\tQCS404_MASTER_EMAC,\n\tQCS404_MASTER_PCIE,\n\tQCS404_MASTER_USB3,\n\tQCS404_PNOC_INT_0,\n\tQCS404_PNOC_INT_2,\n\tQCS404_PNOC_INT_3,\n\tQCS404_PNOC_SLV_0,\n\tQCS404_PNOC_SLV_1,\n\tQCS404_PNOC_SLV_2,\n\tQCS404_PNOC_SLV_3,\n\tQCS404_PNOC_SLV_4,\n\tQCS404_PNOC_SLV_6,\n\tQCS404_PNOC_SLV_7,\n\tQCS404_PNOC_SLV_8,\n\tQCS404_PNOC_SLV_9,\n\tQCS404_PNOC_SLV_10,\n\tQCS404_PNOC_SLV_11,\n\tQCS404_SNOC_QDSS_INT,\n\tQCS404_SNOC_INT_0,\n\tQCS404_SNOC_INT_1,\n\tQCS404_SNOC_INT_2,\n\tQCS404_SLAVE_EBI_CH0,\n\tQCS404_BIMC_SNOC_SLV,\n\tQCS404_SLAVE_SPDM_WRAPPER,\n\tQCS404_SLAVE_PDM,\n\tQCS404_SLAVE_PRNG,\n\tQCS404_SLAVE_TCSR,\n\tQCS404_SLAVE_SNOC_CFG,\n\tQCS404_SLAVE_MESSAGE_RAM,\n\tQCS404_SLAVE_DISPLAY_CFG,\n\tQCS404_SLAVE_GRAPHICS_3D_CFG,\n\tQCS404_SLAVE_BLSP_1,\n\tQCS404_SLAVE_TLMM_NORTH,\n\tQCS404_SLAVE_PCIE_1,\n\tQCS404_SLAVE_EMAC_CFG,\n\tQCS404_SLAVE_BLSP_2,\n\tQCS404_SLAVE_TLMM_EAST,\n\tQCS404_SLAVE_TCU,\n\tQCS404_SLAVE_PMIC_ARB,\n\tQCS404_SLAVE_SDCC_1,\n\tQCS404_SLAVE_SDCC_2,\n\tQCS404_SLAVE_TLMM_SOUTH,\n\tQCS404_SLAVE_USB_HS,\n\tQCS404_SLAVE_USB3,\n\tQCS404_SLAVE_CRYPTO_0_CFG,\n\tQCS404_PNOC_SNOC_SLV,\n\tQCS404_SLAVE_APPSS,\n\tQCS404_SLAVE_WCSS,\n\tQCS404_SNOC_BIMC_1_SLV,\n\tQCS404_SLAVE_OCIMEM,\n\tQCS404_SNOC_PNOC_SLV,\n\tQCS404_SLAVE_QDSS_STM,\n\tQCS404_SLAVE_CATS_128,\n\tQCS404_SLAVE_OCMEM_64,\n\tQCS404_SLAVE_LPASS,\n};\n\nstatic const u16 mas_apps_proc_links[] = {\n\tQCS404_SLAVE_EBI_CH0,\n\tQCS404_BIMC_SNOC_SLV\n};\n\nstatic struct qcom_icc_node mas_apps_proc = {\n\t.name = \"mas_apps_proc\",\n\t.id = QCS404_MASTER_AMPSS_M0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 0,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_apps_proc_links),\n\t.links = mas_apps_proc_links,\n};\n\nstatic const u16 mas_oxili_links[] = {\n\tQCS404_SLAVE_EBI_CH0,\n\tQCS404_BIMC_SNOC_SLV\n};\n\nstatic struct qcom_icc_node mas_oxili = {\n\t.name = \"mas_oxili\",\n\t.id = QCS404_MASTER_GRAPHICS_3D,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_oxili_links),\n\t.links = mas_oxili_links,\n};\n\nstatic const u16 mas_mdp_links[] = {\n\tQCS404_SLAVE_EBI_CH0,\n\tQCS404_BIMC_SNOC_SLV\n};\n\nstatic struct qcom_icc_node mas_mdp = {\n\t.name = \"mas_mdp\",\n\t.id = QCS404_MASTER_MDP_PORT0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_mdp_links),\n\t.links = mas_mdp_links,\n};\n\nstatic const u16 mas_snoc_bimc_1_links[] = {\n\tQCS404_SLAVE_EBI_CH0\n};\n\nstatic struct qcom_icc_node mas_snoc_bimc_1 = {\n\t.name = \"mas_snoc_bimc_1\",\n\t.id = QCS404_SNOC_BIMC_1_MAS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 76,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_bimc_1_links),\n\t.links = mas_snoc_bimc_1_links,\n};\n\nstatic const u16 mas_tcu_0_links[] = {\n\tQCS404_SLAVE_EBI_CH0,\n\tQCS404_BIMC_SNOC_SLV\n};\n\nstatic struct qcom_icc_node mas_tcu_0 = {\n\t.name = \"mas_tcu_0\",\n\t.id = QCS404_MASTER_TCU_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_tcu_0_links),\n\t.links = mas_tcu_0_links,\n};\n\nstatic const u16 mas_spdm_links[] = {\n\tQCS404_PNOC_INT_3\n};\n\nstatic struct qcom_icc_node mas_spdm = {\n\t.name = \"mas_spdm\",\n\t.id = QCS404_MASTER_SPDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_spdm_links),\n\t.links = mas_spdm_links,\n};\n\nstatic const u16 mas_blsp_1_links[] = {\n\tQCS404_PNOC_INT_3\n};\n\nstatic struct qcom_icc_node mas_blsp_1 = {\n\t.name = \"mas_blsp_1\",\n\t.id = QCS404_MASTER_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = 41,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_blsp_1_links),\n\t.links = mas_blsp_1_links,\n};\n\nstatic const u16 mas_blsp_2_links[] = {\n\tQCS404_PNOC_INT_3\n};\n\nstatic struct qcom_icc_node mas_blsp_2 = {\n\t.name = \"mas_blsp_2\",\n\t.id = QCS404_MASTER_BLSP_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = 39,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_blsp_2_links),\n\t.links = mas_blsp_2_links,\n};\n\nstatic const u16 mas_xi_usb_hs1_links[] = {\n\tQCS404_PNOC_INT_0\n};\n\nstatic struct qcom_icc_node mas_xi_usb_hs1 = {\n\t.name = \"mas_xi_usb_hs1\",\n\t.id = QCS404_MASTER_XM_USB_HS1,\n\t.buswidth = 8,\n\t.mas_rpm_id = 138,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_xi_usb_hs1_links),\n\t.links = mas_xi_usb_hs1_links,\n};\n\nstatic const u16 mas_crypto_links[] = {\n\tQCS404_PNOC_SNOC_SLV,\n\tQCS404_PNOC_INT_2\n};\n\nstatic struct qcom_icc_node mas_crypto = {\n\t.name = \"mas_crypto\",\n\t.id = QCS404_MASTER_CRYPTO_CORE0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 23,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_crypto_links),\n\t.links = mas_crypto_links,\n};\n\nstatic const u16 mas_sdcc_1_links[] = {\n\tQCS404_PNOC_INT_0\n};\n\nstatic struct qcom_icc_node mas_sdcc_1 = {\n\t.name = \"mas_sdcc_1\",\n\t.id = QCS404_MASTER_SDCC_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = 33,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_sdcc_1_links),\n\t.links = mas_sdcc_1_links,\n};\n\nstatic const u16 mas_sdcc_2_links[] = {\n\tQCS404_PNOC_INT_0\n};\n\nstatic struct qcom_icc_node mas_sdcc_2 = {\n\t.name = \"mas_sdcc_2\",\n\t.id = QCS404_MASTER_SDCC_2,\n\t.buswidth = 8,\n\t.mas_rpm_id = 35,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_sdcc_2_links),\n\t.links = mas_sdcc_2_links,\n};\n\nstatic const u16 mas_snoc_pcnoc_links[] = {\n\tQCS404_PNOC_INT_2\n};\n\nstatic struct qcom_icc_node mas_snoc_pcnoc = {\n\t.name = \"mas_snoc_pcnoc\",\n\t.id = QCS404_SNOC_PNOC_MAS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 77,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_pcnoc_links),\n\t.links = mas_snoc_pcnoc_links,\n};\n\nstatic const u16 mas_qpic_links[] = {\n\tQCS404_PNOC_INT_0\n};\n\nstatic struct qcom_icc_node mas_qpic = {\n\t.name = \"mas_qpic\",\n\t.id = QCS404_MASTER_QPIC,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qpic_links),\n\t.links = mas_qpic_links,\n};\n\nstatic const u16 mas_qdss_bam_links[] = {\n\tQCS404_SNOC_QDSS_INT\n};\n\nstatic struct qcom_icc_node mas_qdss_bam = {\n\t.name = \"mas_qdss_bam\",\n\t.id = QCS404_MASTER_QDSS_BAM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qdss_bam_links),\n\t.links = mas_qdss_bam_links,\n};\n\nstatic const u16 mas_bimc_snoc_links[] = {\n\tQCS404_SLAVE_OCMEM_64,\n\tQCS404_SLAVE_CATS_128,\n\tQCS404_SNOC_INT_0,\n\tQCS404_SNOC_INT_1\n};\n\nstatic struct qcom_icc_node mas_bimc_snoc = {\n\t.name = \"mas_bimc_snoc\",\n\t.id = QCS404_BIMC_SNOC_MAS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 21,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_bimc_snoc_links),\n\t.links = mas_bimc_snoc_links,\n};\n\nstatic const u16 mas_pcnoc_snoc_links[] = {\n\tQCS404_SNOC_BIMC_1_SLV,\n\tQCS404_SNOC_INT_2,\n\tQCS404_SNOC_INT_0\n};\n\nstatic struct qcom_icc_node mas_pcnoc_snoc = {\n\t.name = \"mas_pcnoc_snoc\",\n\t.id = QCS404_PNOC_SNOC_MAS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 29,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pcnoc_snoc_links),\n\t.links = mas_pcnoc_snoc_links,\n};\n\nstatic const u16 mas_qdss_etr_links[] = {\n\tQCS404_SNOC_QDSS_INT\n};\n\nstatic struct qcom_icc_node mas_qdss_etr = {\n\t.name = \"mas_qdss_etr\",\n\t.id = QCS404_MASTER_QDSS_ETR,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_qdss_etr_links),\n\t.links = mas_qdss_etr_links,\n};\n\nstatic const u16 mas_emac_links[] = {\n\tQCS404_SNOC_BIMC_1_SLV,\n\tQCS404_SNOC_INT_1\n};\n\nstatic struct qcom_icc_node mas_emac = {\n\t.name = \"mas_emac\",\n\t.id = QCS404_MASTER_EMAC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_emac_links),\n\t.links = mas_emac_links,\n};\n\nstatic const u16 mas_pcie_links[] = {\n\tQCS404_SNOC_BIMC_1_SLV,\n\tQCS404_SNOC_INT_1\n};\n\nstatic struct qcom_icc_node mas_pcie = {\n\t.name = \"mas_pcie\",\n\t.id = QCS404_MASTER_PCIE,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pcie_links),\n\t.links = mas_pcie_links,\n};\n\nstatic const u16 mas_usb3_links[] = {\n\tQCS404_SNOC_BIMC_1_SLV,\n\tQCS404_SNOC_INT_1\n};\n\nstatic struct qcom_icc_node mas_usb3 = {\n\t.name = \"mas_usb3\",\n\t.id = QCS404_MASTER_USB3,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_usb3_links),\n\t.links = mas_usb3_links,\n};\n\nstatic const u16 pcnoc_int_0_links[] = {\n\tQCS404_PNOC_SNOC_SLV,\n\tQCS404_PNOC_INT_2\n};\n\nstatic struct qcom_icc_node pcnoc_int_0 = {\n\t.name = \"pcnoc_int_0\",\n\t.id = QCS404_PNOC_INT_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 85,\n\t.slv_rpm_id = 114,\n\t.num_links = ARRAY_SIZE(pcnoc_int_0_links),\n\t.links = pcnoc_int_0_links,\n};\n\nstatic const u16 pcnoc_int_2_links[] = {\n\tQCS404_PNOC_SLV_10,\n\tQCS404_SLAVE_TCU,\n\tQCS404_PNOC_SLV_11,\n\tQCS404_PNOC_SLV_2,\n\tQCS404_PNOC_SLV_3,\n\tQCS404_PNOC_SLV_0,\n\tQCS404_PNOC_SLV_1,\n\tQCS404_PNOC_SLV_6,\n\tQCS404_PNOC_SLV_7,\n\tQCS404_PNOC_SLV_4,\n\tQCS404_PNOC_SLV_8,\n\tQCS404_PNOC_SLV_9\n};\n\nstatic struct qcom_icc_node pcnoc_int_2 = {\n\t.name = \"pcnoc_int_2\",\n\t.id = QCS404_PNOC_INT_2,\n\t.buswidth = 8,\n\t.mas_rpm_id = 124,\n\t.slv_rpm_id = 184,\n\t.num_links = ARRAY_SIZE(pcnoc_int_2_links),\n\t.links = pcnoc_int_2_links,\n};\n\nstatic const u16 pcnoc_int_3_links[] = {\n\tQCS404_PNOC_SNOC_SLV\n};\n\nstatic struct qcom_icc_node pcnoc_int_3 = {\n\t.name = \"pcnoc_int_3\",\n\t.id = QCS404_PNOC_INT_3,\n\t.buswidth = 8,\n\t.mas_rpm_id = 125,\n\t.slv_rpm_id = 185,\n\t.num_links = ARRAY_SIZE(pcnoc_int_3_links),\n\t.links = pcnoc_int_3_links,\n};\n\nstatic const u16 pcnoc_s_0_links[] = {\n\tQCS404_SLAVE_PRNG,\n\tQCS404_SLAVE_SPDM_WRAPPER,\n\tQCS404_SLAVE_PDM\n};\n\nstatic struct qcom_icc_node pcnoc_s_0 = {\n\t.name = \"pcnoc_s_0\",\n\t.id = QCS404_PNOC_SLV_0,\n\t.buswidth = 4,\n\t.mas_rpm_id = 89,\n\t.slv_rpm_id = 118,\n\t.num_links = ARRAY_SIZE(pcnoc_s_0_links),\n\t.links = pcnoc_s_0_links,\n};\n\nstatic const u16 pcnoc_s_1_links[] = {\n\tQCS404_SLAVE_TCSR\n};\n\nstatic struct qcom_icc_node pcnoc_s_1 = {\n\t.name = \"pcnoc_s_1\",\n\t.id = QCS404_PNOC_SLV_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = 90,\n\t.slv_rpm_id = 119,\n\t.num_links = ARRAY_SIZE(pcnoc_s_1_links),\n\t.links = pcnoc_s_1_links,\n};\n\nstatic const u16 pcnoc_s_2_links[] = {\n\tQCS404_SLAVE_GRAPHICS_3D_CFG\n};\n\nstatic struct qcom_icc_node pcnoc_s_2 = {\n\t.name = \"pcnoc_s_2\",\n\t.id = QCS404_PNOC_SLV_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_2_links),\n\t.links = pcnoc_s_2_links,\n};\n\nstatic const u16 pcnoc_s_3_links[] = {\n\tQCS404_SLAVE_MESSAGE_RAM\n};\n\nstatic struct qcom_icc_node pcnoc_s_3 = {\n\t.name = \"pcnoc_s_3\",\n\t.id = QCS404_PNOC_SLV_3,\n\t.buswidth = 4,\n\t.mas_rpm_id = 92,\n\t.slv_rpm_id = 121,\n\t.num_links = ARRAY_SIZE(pcnoc_s_3_links),\n\t.links = pcnoc_s_3_links,\n};\n\nstatic const u16 pcnoc_s_4_links[] = {\n\tQCS404_SLAVE_SNOC_CFG\n};\n\nstatic struct qcom_icc_node pcnoc_s_4 = {\n\t.name = \"pcnoc_s_4\",\n\t.id = QCS404_PNOC_SLV_4,\n\t.buswidth = 4,\n\t.mas_rpm_id = 93,\n\t.slv_rpm_id = 122,\n\t.num_links = ARRAY_SIZE(pcnoc_s_4_links),\n\t.links = pcnoc_s_4_links,\n};\n\nstatic const u16 pcnoc_s_6_links[] = {\n\tQCS404_SLAVE_BLSP_1,\n\tQCS404_SLAVE_TLMM_NORTH,\n\tQCS404_SLAVE_EMAC_CFG\n};\n\nstatic struct qcom_icc_node pcnoc_s_6 = {\n\t.name = \"pcnoc_s_6\",\n\t.id = QCS404_PNOC_SLV_6,\n\t.buswidth = 4,\n\t.mas_rpm_id = 94,\n\t.slv_rpm_id = 123,\n\t.num_links = ARRAY_SIZE(pcnoc_s_6_links),\n\t.links = pcnoc_s_6_links,\n};\n\nstatic const u16 pcnoc_s_7_links[] = {\n\tQCS404_SLAVE_TLMM_SOUTH,\n\tQCS404_SLAVE_DISPLAY_CFG,\n\tQCS404_SLAVE_SDCC_1,\n\tQCS404_SLAVE_PCIE_1,\n\tQCS404_SLAVE_SDCC_2\n};\n\nstatic struct qcom_icc_node pcnoc_s_7 = {\n\t.name = \"pcnoc_s_7\",\n\t.id = QCS404_PNOC_SLV_7,\n\t.buswidth = 4,\n\t.mas_rpm_id = 95,\n\t.slv_rpm_id = 124,\n\t.num_links = ARRAY_SIZE(pcnoc_s_7_links),\n\t.links = pcnoc_s_7_links,\n};\n\nstatic const u16 pcnoc_s_8_links[] = {\n\tQCS404_SLAVE_CRYPTO_0_CFG\n};\n\nstatic struct qcom_icc_node pcnoc_s_8 = {\n\t.name = \"pcnoc_s_8\",\n\t.id = QCS404_PNOC_SLV_8,\n\t.buswidth = 4,\n\t.mas_rpm_id = 96,\n\t.slv_rpm_id = 125,\n\t.num_links = ARRAY_SIZE(pcnoc_s_8_links),\n\t.links = pcnoc_s_8_links,\n};\n\nstatic const u16 pcnoc_s_9_links[] = {\n\tQCS404_SLAVE_BLSP_2,\n\tQCS404_SLAVE_TLMM_EAST,\n\tQCS404_SLAVE_PMIC_ARB\n};\n\nstatic struct qcom_icc_node pcnoc_s_9 = {\n\t.name = \"pcnoc_s_9\",\n\t.id = QCS404_PNOC_SLV_9,\n\t.buswidth = 4,\n\t.mas_rpm_id = 97,\n\t.slv_rpm_id = 126,\n\t.num_links = ARRAY_SIZE(pcnoc_s_9_links),\n\t.links = pcnoc_s_9_links,\n};\n\nstatic const u16 pcnoc_s_10_links[] = {\n\tQCS404_SLAVE_USB_HS\n};\n\nstatic struct qcom_icc_node pcnoc_s_10 = {\n\t.name = \"pcnoc_s_10\",\n\t.id = QCS404_PNOC_SLV_10,\n\t.buswidth = 4,\n\t.mas_rpm_id = 157,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(pcnoc_s_10_links),\n\t.links = pcnoc_s_10_links,\n};\n\nstatic const u16 pcnoc_s_11_links[] = {\n\tQCS404_SLAVE_USB3\n};\n\nstatic struct qcom_icc_node pcnoc_s_11 = {\n\t.name = \"pcnoc_s_11\",\n\t.id = QCS404_PNOC_SLV_11,\n\t.buswidth = 4,\n\t.mas_rpm_id = 158,\n\t.slv_rpm_id = 246,\n\t.num_links = ARRAY_SIZE(pcnoc_s_11_links),\n\t.links = pcnoc_s_11_links,\n};\n\nstatic const u16 qdss_int_links[] = {\n\tQCS404_SNOC_BIMC_1_SLV,\n\tQCS404_SNOC_INT_1\n};\n\nstatic struct qcom_icc_node qdss_int = {\n\t.name = \"qdss_int\",\n\t.id = QCS404_SNOC_QDSS_INT,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(qdss_int_links),\n\t.links = qdss_int_links,\n};\n\nstatic const u16 snoc_int_0_links[] = {\n\tQCS404_SLAVE_LPASS,\n\tQCS404_SLAVE_APPSS,\n\tQCS404_SLAVE_WCSS\n};\n\nstatic struct qcom_icc_node snoc_int_0 = {\n\t.name = \"snoc_int_0\",\n\t.id = QCS404_SNOC_INT_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 99,\n\t.slv_rpm_id = 130,\n\t.num_links = ARRAY_SIZE(snoc_int_0_links),\n\t.links = snoc_int_0_links,\n};\n\nstatic const u16 snoc_int_1_links[] = {\n\tQCS404_SNOC_PNOC_SLV,\n\tQCS404_SNOC_INT_2\n};\n\nstatic struct qcom_icc_node snoc_int_1 = {\n\t.name = \"snoc_int_1\",\n\t.id = QCS404_SNOC_INT_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = 100,\n\t.slv_rpm_id = 131,\n\t.num_links = ARRAY_SIZE(snoc_int_1_links),\n\t.links = snoc_int_1_links,\n};\n\nstatic const u16 snoc_int_2_links[] = {\n\tQCS404_SLAVE_QDSS_STM,\n\tQCS404_SLAVE_OCIMEM\n};\n\nstatic struct qcom_icc_node snoc_int_2 = {\n\t.name = \"snoc_int_2\",\n\t.id = QCS404_SNOC_INT_2,\n\t.buswidth = 8,\n\t.mas_rpm_id = 134,\n\t.slv_rpm_id = 197,\n\t.num_links = ARRAY_SIZE(snoc_int_2_links),\n\t.links = snoc_int_2_links,\n};\n\nstatic struct qcom_icc_node slv_ebi = {\n\t.name = \"slv_ebi\",\n\t.id = QCS404_SLAVE_EBI_CH0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 0,\n};\n\nstatic const u16 slv_bimc_snoc_links[] = {\n\tQCS404_BIMC_SNOC_MAS\n};\n\nstatic struct qcom_icc_node slv_bimc_snoc = {\n\t.name = \"slv_bimc_snoc\",\n\t.id = QCS404_BIMC_SNOC_SLV,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 2,\n\t.num_links = ARRAY_SIZE(slv_bimc_snoc_links),\n\t.links = slv_bimc_snoc_links,\n};\n\nstatic struct qcom_icc_node slv_spdm = {\n\t.name = \"slv_spdm\",\n\t.id = QCS404_SLAVE_SPDM_WRAPPER,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_pdm = {\n\t.name = \"slv_pdm\",\n\t.id = QCS404_SLAVE_PDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 41,\n};\n\nstatic struct qcom_icc_node slv_prng = {\n\t.name = \"slv_prng\",\n\t.id = QCS404_SLAVE_PRNG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 44,\n};\n\nstatic struct qcom_icc_node slv_tcsr = {\n\t.name = \"slv_tcsr\",\n\t.id = QCS404_SLAVE_TCSR,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 50,\n};\n\nstatic struct qcom_icc_node slv_snoc_cfg = {\n\t.name = \"slv_snoc_cfg\",\n\t.id = QCS404_SLAVE_SNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 70,\n};\n\nstatic struct qcom_icc_node slv_message_ram = {\n\t.name = \"slv_message_ram\",\n\t.id = QCS404_SLAVE_MESSAGE_RAM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 55,\n};\n\nstatic struct qcom_icc_node slv_disp_ss_cfg = {\n\t.name = \"slv_disp_ss_cfg\",\n\t.id = QCS404_SLAVE_DISPLAY_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_gpu_cfg = {\n\t.name = \"slv_gpu_cfg\",\n\t.id = QCS404_SLAVE_GRAPHICS_3D_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_blsp_1 = {\n\t.name = \"slv_blsp_1\",\n\t.id = QCS404_SLAVE_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 39,\n};\n\nstatic struct qcom_icc_node slv_tlmm_north = {\n\t.name = \"slv_tlmm_north\",\n\t.id = QCS404_SLAVE_TLMM_NORTH,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 214,\n};\n\nstatic struct qcom_icc_node slv_pcie = {\n\t.name = \"slv_pcie\",\n\t.id = QCS404_SLAVE_PCIE_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_ethernet = {\n\t.name = \"slv_ethernet\",\n\t.id = QCS404_SLAVE_EMAC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_blsp_2 = {\n\t.name = \"slv_blsp_2\",\n\t.id = QCS404_SLAVE_BLSP_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 37,\n};\n\nstatic struct qcom_icc_node slv_tlmm_east = {\n\t.name = \"slv_tlmm_east\",\n\t.id = QCS404_SLAVE_TLMM_EAST,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 213,\n};\n\nstatic struct qcom_icc_node slv_tcu = {\n\t.name = \"slv_tcu\",\n\t.id = QCS404_SLAVE_TCU,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_pmic_arb = {\n\t.name = \"slv_pmic_arb\",\n\t.id = QCS404_SLAVE_PMIC_ARB,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 59,\n};\n\nstatic struct qcom_icc_node slv_sdcc_1 = {\n\t.name = \"slv_sdcc_1\",\n\t.id = QCS404_SLAVE_SDCC_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 31,\n};\n\nstatic struct qcom_icc_node slv_sdcc_2 = {\n\t.name = \"slv_sdcc_2\",\n\t.id = QCS404_SLAVE_SDCC_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 33,\n};\n\nstatic struct qcom_icc_node slv_tlmm_south = {\n\t.name = \"slv_tlmm_south\",\n\t.id = QCS404_SLAVE_TLMM_SOUTH,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_usb_hs = {\n\t.name = \"slv_usb_hs\",\n\t.id = QCS404_SLAVE_USB_HS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 40,\n};\n\nstatic struct qcom_icc_node slv_usb3 = {\n\t.name = \"slv_usb3\",\n\t.id = QCS404_SLAVE_USB3,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 22,\n};\n\nstatic struct qcom_icc_node slv_crypto_0_cfg = {\n\t.name = \"slv_crypto_0_cfg\",\n\t.id = QCS404_SLAVE_CRYPTO_0_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 52,\n};\n\nstatic const u16 slv_pcnoc_snoc_links[] = {\n\tQCS404_PNOC_SNOC_MAS\n};\n\nstatic struct qcom_icc_node slv_pcnoc_snoc = {\n\t.name = \"slv_pcnoc_snoc\",\n\t.id = QCS404_PNOC_SNOC_SLV,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 45,\n\t.num_links = ARRAY_SIZE(slv_pcnoc_snoc_links),\n\t.links = slv_pcnoc_snoc_links,\n};\n\nstatic struct qcom_icc_node slv_kpss_ahb = {\n\t.name = \"slv_kpss_ahb\",\n\t.id = QCS404_SLAVE_APPSS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_wcss = {\n\t.name = \"slv_wcss\",\n\t.id = QCS404_SLAVE_WCSS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 23,\n};\n\nstatic const u16 slv_snoc_bimc_1_links[] = {\n\tQCS404_SNOC_BIMC_1_MAS\n};\n\nstatic struct qcom_icc_node slv_snoc_bimc_1 = {\n\t.name = \"slv_snoc_bimc_1\",\n\t.id = QCS404_SNOC_BIMC_1_SLV,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 104,\n\t.num_links = ARRAY_SIZE(slv_snoc_bimc_1_links),\n\t.links = slv_snoc_bimc_1_links,\n};\n\nstatic struct qcom_icc_node slv_imem = {\n\t.name = \"slv_imem\",\n\t.id = QCS404_SLAVE_OCIMEM,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 26,\n};\n\nstatic const u16 slv_snoc_pcnoc_links[] = {\n\tQCS404_SNOC_PNOC_MAS\n};\n\nstatic struct qcom_icc_node slv_snoc_pcnoc = {\n\t.name = \"slv_snoc_pcnoc\",\n\t.id = QCS404_SNOC_PNOC_SLV,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 28,\n\t.num_links = ARRAY_SIZE(slv_snoc_pcnoc_links),\n\t.links = slv_snoc_pcnoc_links,\n};\n\nstatic struct qcom_icc_node slv_qdss_stm = {\n\t.name = \"slv_qdss_stm\",\n\t.id = QCS404_SLAVE_QDSS_STM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 30,\n};\n\nstatic struct qcom_icc_node slv_cats_0 = {\n\t.name = \"slv_cats_0\",\n\t.id = QCS404_SLAVE_CATS_128,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_cats_1 = {\n\t.name = \"slv_cats_1\",\n\t.id = QCS404_SLAVE_OCMEM_64,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node slv_lpass = {\n\t.name = \"slv_lpass\",\n\t.id = QCS404_SLAVE_LPASS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = -1,\n};\n\nstatic struct qcom_icc_node * const qcs404_bimc_nodes[] = {\n\t[MASTER_AMPSS_M0] = &mas_apps_proc,\n\t[MASTER_OXILI] = &mas_oxili,\n\t[MASTER_MDP_PORT0] = &mas_mdp,\n\t[MASTER_SNOC_BIMC_1] = &mas_snoc_bimc_1,\n\t[MASTER_TCU_0] = &mas_tcu_0,\n\t[SLAVE_EBI_CH0] = &slv_ebi,\n\t[SLAVE_BIMC_SNOC] = &slv_bimc_snoc,\n};\n\nstatic const struct qcom_icc_desc qcs404_bimc = {\n\t.bus_clk_desc = &bimc_clk,\n\t.nodes = qcs404_bimc_nodes,\n\t.num_nodes = ARRAY_SIZE(qcs404_bimc_nodes),\n};\n\nstatic struct qcom_icc_node * const qcs404_pcnoc_nodes[] = {\n\t[MASTER_SPDM] = &mas_spdm,\n\t[MASTER_BLSP_1] = &mas_blsp_1,\n\t[MASTER_BLSP_2] = &mas_blsp_2,\n\t[MASTER_XI_USB_HS1] = &mas_xi_usb_hs1,\n\t[MASTER_CRYPT0] = &mas_crypto,\n\t[MASTER_SDCC_1] = &mas_sdcc_1,\n\t[MASTER_SDCC_2] = &mas_sdcc_2,\n\t[MASTER_SNOC_PCNOC] = &mas_snoc_pcnoc,\n\t[MASTER_QPIC] = &mas_qpic,\n\t[PCNOC_INT_0] = &pcnoc_int_0,\n\t[PCNOC_INT_2] = &pcnoc_int_2,\n\t[PCNOC_INT_3] = &pcnoc_int_3,\n\t[PCNOC_S_0] = &pcnoc_s_0,\n\t[PCNOC_S_1] = &pcnoc_s_1,\n\t[PCNOC_S_2] = &pcnoc_s_2,\n\t[PCNOC_S_3] = &pcnoc_s_3,\n\t[PCNOC_S_4] = &pcnoc_s_4,\n\t[PCNOC_S_6] = &pcnoc_s_6,\n\t[PCNOC_S_7] = &pcnoc_s_7,\n\t[PCNOC_S_8] = &pcnoc_s_8,\n\t[PCNOC_S_9] = &pcnoc_s_9,\n\t[PCNOC_S_10] = &pcnoc_s_10,\n\t[PCNOC_S_11] = &pcnoc_s_11,\n\t[SLAVE_SPDM] = &slv_spdm,\n\t[SLAVE_PDM] = &slv_pdm,\n\t[SLAVE_PRNG] = &slv_prng,\n\t[SLAVE_TCSR] = &slv_tcsr,\n\t[SLAVE_SNOC_CFG] = &slv_snoc_cfg,\n\t[SLAVE_MESSAGE_RAM] = &slv_message_ram,\n\t[SLAVE_DISP_SS_CFG] = &slv_disp_ss_cfg,\n\t[SLAVE_GPU_CFG] = &slv_gpu_cfg,\n\t[SLAVE_BLSP_1] = &slv_blsp_1,\n\t[SLAVE_BLSP_2] = &slv_blsp_2,\n\t[SLAVE_TLMM_NORTH] = &slv_tlmm_north,\n\t[SLAVE_PCIE] = &slv_pcie,\n\t[SLAVE_ETHERNET] = &slv_ethernet,\n\t[SLAVE_TLMM_EAST] = &slv_tlmm_east,\n\t[SLAVE_TCU] = &slv_tcu,\n\t[SLAVE_PMIC_ARB] = &slv_pmic_arb,\n\t[SLAVE_SDCC_1] = &slv_sdcc_1,\n\t[SLAVE_SDCC_2] = &slv_sdcc_2,\n\t[SLAVE_TLMM_SOUTH] = &slv_tlmm_south,\n\t[SLAVE_USB_HS] = &slv_usb_hs,\n\t[SLAVE_USB3] = &slv_usb3,\n\t[SLAVE_CRYPTO_0_CFG] = &slv_crypto_0_cfg,\n\t[SLAVE_PCNOC_SNOC] = &slv_pcnoc_snoc,\n};\n\nstatic const struct qcom_icc_desc qcs404_pcnoc = {\n\t.bus_clk_desc = &bus_0_clk,\n\t.nodes = qcs404_pcnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(qcs404_pcnoc_nodes),\n};\n\nstatic struct qcom_icc_node * const qcs404_snoc_nodes[] = {\n\t[MASTER_QDSS_BAM] = &mas_qdss_bam,\n\t[MASTER_BIMC_SNOC] = &mas_bimc_snoc,\n\t[MASTER_PCNOC_SNOC] = &mas_pcnoc_snoc,\n\t[MASTER_QDSS_ETR] = &mas_qdss_etr,\n\t[MASTER_EMAC] = &mas_emac,\n\t[MASTER_PCIE] = &mas_pcie,\n\t[MASTER_USB3] = &mas_usb3,\n\t[QDSS_INT] = &qdss_int,\n\t[SNOC_INT_0] = &snoc_int_0,\n\t[SNOC_INT_1] = &snoc_int_1,\n\t[SNOC_INT_2] = &snoc_int_2,\n\t[SLAVE_KPSS_AHB] = &slv_kpss_ahb,\n\t[SLAVE_WCSS] = &slv_wcss,\n\t[SLAVE_SNOC_BIMC_1] = &slv_snoc_bimc_1,\n\t[SLAVE_IMEM] = &slv_imem,\n\t[SLAVE_SNOC_PCNOC] = &slv_snoc_pcnoc,\n\t[SLAVE_QDSS_STM] = &slv_qdss_stm,\n\t[SLAVE_CATS_0] = &slv_cats_0,\n\t[SLAVE_CATS_1] = &slv_cats_1,\n\t[SLAVE_LPASS] = &slv_lpass,\n};\n\nstatic const struct qcom_icc_desc qcs404_snoc = {\n\t.bus_clk_desc = &bus_1_clk,\n\t.nodes = qcs404_snoc_nodes,\n\t.num_nodes = ARRAY_SIZE(qcs404_snoc_nodes),\n};\n\n\nstatic const struct of_device_id qcs404_noc_of_match[] = {\n\t{ .compatible = \"qcom,qcs404-bimc\", .data = &qcs404_bimc },\n\t{ .compatible = \"qcom,qcs404-pcnoc\", .data = &qcs404_pcnoc },\n\t{ .compatible = \"qcom,qcs404-snoc\", .data = &qcs404_snoc },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, qcs404_noc_of_match);\n\nstatic struct platform_driver qcs404_noc_driver = {\n\t.probe = qnoc_probe,\n\t.remove = qnoc_remove,\n\t.driver = {\n\t\t.name = \"qnoc-qcs404\",\n\t\t.of_match_table = qcs404_noc_of_match,\n\t},\n};\nmodule_platform_driver(qcs404_noc_driver);\nMODULE_DESCRIPTION(\"Qualcomm QCS404 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}