

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.850 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      519|      519|  6.228 us|  6.228 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n8_1_L_n8_2_L_n8_3  |      517|      517|         7|          1|          1|   512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.85>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_phi22 = alloca i32 1"   --->   Operation 10 'alloca' 'p_phi22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_i2259_phi = alloca i32 1"   --->   Operation 11 'alloca' 'mul_i2259_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 12 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_n8_2 = alloca i32 1" [case_3.cc:194]   --->   Operation 13 'alloca' 'i_n8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten64 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten82 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m93_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %m93_cast"   --->   Operation 16 'read' 'm93_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv3_i12_i180886_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %conv3_i12_i180886"   --->   Operation 17 'read' 'conv3_i12_i180886_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv3_i_i4798204_phi_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %conv3_i_i4798204_phi_reload"   --->   Operation 18 'read' 'conv3_i_i4798204_phi_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln22_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln22_2"   --->   Operation 19 'read' 'sext_ln22_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln205_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln205"   --->   Operation 21 'read' 'sext_ln205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_scalar_load_2_cast31"   --->   Operation 22 'read' 'in_scalar_load_2_cast31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m27_10_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_10_reload"   --->   Operation 23 'read' 'm27_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m93_cast_cast = sext i10 %m93_cast_read"   --->   Operation 24 'sext' 'm93_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln22_2_cast = sext i4 %sext_ln22_2_read"   --->   Operation 25 'sext' 'sext_ln22_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln205_cast = sext i9 %sext_ln205_read"   --->   Operation 26 'sext' 'sext_ln205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast31_cast = sext i4 %in_scalar_load_2_cast31_read"   --->   Operation 27 'sext' 'in_scalar_load_2_cast31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv3_i_i4798204_phi_reload_cast7 = sext i9 %conv3_i_i4798204_phi_reload_read"   --->   Operation 28 'sext' 'conv3_i_i4798204_phi_reload_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_14, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_6, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_4, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten82"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten64"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln194 = store i4 0, i4 %i_n8_2" [case_3.cc:194]   --->   Operation 35 'store' 'store_ln194' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_10_reload_read, i16 %m27" [case_3.cc:22]   --->   Operation 36 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc666"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten82_load = load i10 %indvar_flatten82" [case_3.cc:192]   --->   Operation 38 'load' 'indvar_flatten82_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%icmp_ln192 = icmp_eq  i10 %indvar_flatten82_load, i10 512" [case_3.cc:192]   --->   Operation 39 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln192 = add i10 %indvar_flatten82_load, i10 1" [case_3.cc:192]   --->   Operation 40 'add' 'add_ln192' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc672, void %for.cond.cleanup536.exitStub" [case_3.cc:192]   --->   Operation 41 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_n8_2_load = load i4 %i_n8_2" [case_3.cc:194]   --->   Operation 42 'load' 'i_n8_2_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten64_load = load i8 %indvar_flatten64" [case_3.cc:193]   --->   Operation 43 'load' 'indvar_flatten64_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.91ns)   --->   "%icmp_ln193 = icmp_eq  i8 %indvar_flatten64_load, i8 64" [case_3.cc:193]   --->   Operation 44 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln193, i1 1" [case_3.cc:22]   --->   Operation 45 'xor' 'xor_ln22' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.73ns)   --->   "%icmp_ln194 = icmp_eq  i4 %i_n8_2_load, i4 8" [case_3.cc:194]   --->   Operation 46 'icmp' 'icmp_ln194' <Predicate = (!icmp_ln192)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%and_ln22 = and i1 %icmp_ln194, i1 %xor_ln22" [case_3.cc:22]   --->   Operation 47 'and' 'and_ln22' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln22, i1 %icmp_ln193" [case_3.cc:22]   --->   Operation 48 'or' 'or_ln22' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22, i4 0, i4 %i_n8_2_load" [case_3.cc:22]   --->   Operation 49 'select' 'select_ln22' <Predicate = (!icmp_ln192)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i4 %select_ln22" [case_3.cc:194]   --->   Operation 50 'zext' 'zext_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln194" [case_3.cc:202]   --->   Operation 51 'getelementptr' 'in_data_2_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:202]   --->   Operation 52 'load' 'in_data_2_load' <Predicate = (!icmp_ln192)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln194 = add i4 %select_ln22, i4 1" [case_3.cc:194]   --->   Operation 53 'add' 'add_ln194' <Predicate = (!icmp_ln192)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.91ns)   --->   "%add_ln193 = add i8 %indvar_flatten64_load, i8 1" [case_3.cc:193]   --->   Operation 54 'add' 'add_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.24ns)   --->   "%select_ln193 = select i1 %icmp_ln193, i8 1, i8 %add_ln193" [case_3.cc:193]   --->   Operation 55 'select' 'select_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln192 = store i10 %add_ln192, i10 %indvar_flatten82" [case_3.cc:192]   --->   Operation 56 'store' 'store_ln192' <Predicate = (!icmp_ln192)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln193 = store i8 %select_ln193, i8 %indvar_flatten64" [case_3.cc:193]   --->   Operation 57 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln194 = store i4 %add_ln194, i4 %i_n8_2" [case_3.cc:194]   --->   Operation 58 'store' 'store_ln194' <Predicate = (!icmp_ln192)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 59 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:202]   --->   Operation 59 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i8 %in_data_2_load" [case_3.cc:202]   --->   Operation 60 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%in_data_6_addr = getelementptr i8 %in_data_6, i64 0, i64 %zext_ln194" [case_3.cc:199]   --->   Operation 61 'getelementptr' 'in_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%in_data_6_load = load i4 %in_data_6_addr" [case_3.cc:199]   --->   Operation 62 'load' 'in_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln202_1 = sext i7 %trunc_ln202" [case_3.cc:202]   --->   Operation 63 'sext' 'sext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.74ns)   --->   "%mul_ln202 = mul i11 %sext_ln202_1, i11 %in_scalar_load_2_cast31_cast" [case_3.cc:202]   --->   Operation 64 'mul' 'mul_ln202' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%m94 = trunc i11 %mul_ln202" [case_3.cc:202]   --->   Operation 65 'trunc' 'm94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i11 %mul_ln202" [case_3.cc:212]   --->   Operation 66 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%m101 = add i6 %trunc_ln212, i6 %tmp" [case_3.cc:212]   --->   Operation 67 'add' 'm101' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i6 %m101" [case_3.cc:213]   --->   Operation 68 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [3/3] (1.05ns) (grouped into DSP with root node add_ln214_1)   --->   "%m102 = mul i10 %sext_ln213, i10 %sext_ln22_2_cast" [case_3.cc:213]   --->   Operation 69 'mul' 'm102' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln202 = store i7 %m94, i7 %mul_i2259_phi" [case_3.cc:202]   --->   Operation 70 'store' 'store_ln202' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%in_data_4_addr = getelementptr i8 %in_data_4, i64 0, i64 %zext_ln194" [case_3.cc:197]   --->   Operation 71 'getelementptr' 'in_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.32ns)   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_3.cc:197]   --->   Operation 72 'load' 'in_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%in_data_14_addr = getelementptr i8 %in_data_14, i64 0, i64 %zext_ln194" [case_3.cc:197]   --->   Operation 73 'getelementptr' 'in_data_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.32ns)   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_3.cc:197]   --->   Operation 74 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 75 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load = load i4 %in_data_6_addr" [case_3.cc:199]   --->   Operation 75 'load' 'in_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 76 [2/3] (1.05ns) (grouped into DSP with root node add_ln214_1)   --->   "%m102 = mul i10 %sext_ln213, i10 %sext_ln22_2_cast" [case_3.cc:213]   --->   Operation 76 'mul' 'm102' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln199 = store i8 %in_data_6_load, i8 %p_phi22" [case_3.cc:199]   --->   Operation 77 'store' 'store_ln199' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.63>
ST_5 : Operation 78 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_3.cc:197]   --->   Operation 78 'load' 'in_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i8 %in_data_4_load" [case_3.cc:197]   --->   Operation 79 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_3.cc:197]   --->   Operation 80 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i8 %in_data_14_load" [case_3.cc:197]   --->   Operation 81 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (3.49ns)   --->   "%m90 = mul i5 %trunc_ln197_1, i5 %trunc_ln197" [case_3.cc:197]   --->   Operation 82 'mul' 'm90' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i5 %m90" [case_3.cc:201]   --->   Operation 83 'sext' 'sext_ln201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i8 %in_data_6_load" [case_3.cc:202]   --->   Operation 84 'sext' 'sext_ln202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln205_1 = sext i8 %in_data_6_load" [case_3.cc:205]   --->   Operation 85 'sext' 'sext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (4.35ns)   --->   "%m96 = mul i13 %sext_ln205_cast, i13 %sext_ln205_1" [case_3.cc:205]   --->   Operation 86 'mul' 'm96' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i13 %m96" [case_3.cc:68]   --->   Operation 87 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln212 = sext i8 %in_data_2_load" [case_3.cc:212]   --->   Operation 88 'sext' 'sext_ln212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln214_1)   --->   "%m102 = mul i10 %sext_ln213, i10 %sext_ln22_2_cast" [case_3.cc:213]   --->   Operation 89 'mul' 'm102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i6 %m101" [case_3.cc:214]   --->   Operation 90 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node add_ln214_1)   --->   "%sext_ln214_1 = sext i10 %m102" [case_3.cc:214]   --->   Operation 91 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln214_1 = add i14 %sext_ln68, i14 %sext_ln214_1" [case_3.cc:214]   --->   Operation 92 'add' 'add_ln214_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln214_4 = add i9 %sext_ln202, i9 %sext_ln212" [case_3.cc:214]   --->   Operation 93 'add' 'add_ln214_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.82ns)   --->   "%add_ln214_5 = add i7 %sext_ln214, i7 %sext_ln201" [case_3.cc:214]   --->   Operation 94 'add' 'add_ln214_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.78>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln205_2 = sext i7 %m94" [case_3.cc:205]   --->   Operation 95 'sext' 'sext_ln205_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.67ns)   --->   "%add_ln214 = add i13 %conv3_i_i4798204_phi_reload_cast7, i13 %conv3_i12_i180886_read" [case_3.cc:214]   --->   Operation 96 'add' 'add_ln214' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i13 %add_ln214" [case_3.cc:214]   --->   Operation 97 'sext' 'sext_ln214_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln214_1 = add i14 %sext_ln68, i14 %sext_ln214_1" [case_3.cc:214]   --->   Operation 98 'add' 'add_ln214_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/1] (1.81ns)   --->   "%add_ln214_2 = add i14 %add_ln214_1, i14 %m93_cast_cast" [case_3.cc:214]   --->   Operation 99 'add' 'add_ln214_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln214_6 = sext i14 %add_ln214_2" [case_3.cc:214]   --->   Operation 100 'sext' 'sext_ln214_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_3 = add i15 %sext_ln214_6, i15 %sext_ln214_2" [case_3.cc:214]   --->   Operation 101 'add' 'add_ln214_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i9 %add_ln214_4" [case_3.cc:214]   --->   Operation 102 'sext' 'sext_ln214_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln214_4 = sext i7 %add_ln214_5" [case_3.cc:214]   --->   Operation 103 'sext' 'sext_ln214_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.87ns)   --->   "%add_ln214_6 = add i8 %sext_ln214_4, i8 %sext_ln205_2" [case_3.cc:214]   --->   Operation 104 'add' 'add_ln214_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln214_5 = sext i8 %add_ln214_6" [case_3.cc:214]   --->   Operation 105 'sext' 'sext_ln214_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.82ns)   --->   "%add_ln214_7 = add i10 %sext_ln214_5, i10 %sext_ln214_3" [case_3.cc:214]   --->   Operation 106 'add' 'add_ln214_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln214_7 = sext i10 %add_ln214_7" [case_3.cc:214]   --->   Operation 107 'sext' 'sext_ln214_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln214_8 = add i15 %sext_ln214_7, i15 %add_ln214_3" [case_3.cc:214]   --->   Operation 108 'add' 'add_ln214_8' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_phi22_load = load i8 %p_phi22"   --->   Operation 117 'load' 'p_phi22_load' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%mul_i2259_phi_load = load i7 %mul_i2259_phi"   --->   Operation 118 'load' 'mul_i2259_phi_load' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 119 'load' 'm27_load' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_13_out, i16 %m27_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %mul_i2259_phi_out, i7 %mul_i2259_phi_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_phi22_out, i8 %p_phi22_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.66>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%m27_load_4 = load i16 %m27" [case_3.cc:214]   --->   Operation 109 'load' 'm27_load_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n8_1_L_n8_2_L_n8_3_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 112 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln214_8 = sext i15 %add_ln214_8" [case_3.cc:214]   --->   Operation 113 'sext' 'sext_ln214_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.07ns)   --->   "%m27_6 = add i16 %m27_load_4, i16 %sext_ln214_8" [case_3.cc:214]   --->   Operation 114 'add' 'm27_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_6, i16 %m27" [case_3.cc:22]   --->   Operation 115 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc666" [case_3.cc:194]   --->   Operation 116 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 7.850ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten64' [40]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten64_load', case_3.cc:193) on local variable 'indvar_flatten64' [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln193', case_3.cc:193) [55]  (1.915 ns)
	'or' operation 1 bit ('or_ln22', case_3.cc:22) [59]  (0.000 ns)
	'select' operation 4 bit ('select_ln22', case_3.cc:22) [60]  (1.024 ns)
	'add' operation 4 bit ('add_ln194', case_3.cc:194) [108]  (1.735 ns)
	'store' operation 0 bit ('store_ln194', case_3.cc:194) of variable 'add_ln194', case_3.cc:194 on local variable 'i_n8_2', case_3.cc:194 [113]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_2_load', case_3.cc:202) on array 'in_data_2' [75]  (2.322 ns)

 <State 3>: 6.615ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln202', case_3.cc:202) [78]  (3.740 ns)
	'add' operation 6 bit ('m101', case_3.cc:212) [86]  (1.825 ns)
	'mul' operation 10 bit of DSP[93] ('m102', case_3.cc:213) [88]  (1.050 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('in_data_4_addr', case_3.cc:197) [63]  (0.000 ns)
	'load' operation 8 bit ('in_data_4_load', case_3.cc:197) on array 'in_data_4' [64]  (2.322 ns)

 <State 5>: 7.637ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_4_load', case_3.cc:197) on array 'in_data_4' [64]  (2.322 ns)
	'mul' operation 5 bit ('m90', case_3.cc:197) [69]  (3.490 ns)
	'add' operation 7 bit ('add_ln214_5', case_3.cc:214) [99]  (1.825 ns)

 <State 6>: 7.786ns
The critical path consists of the following:
	'add' operation 14 bit of DSP[93] ('add_ln214_1', case_3.cc:214) [93]  (2.100 ns)
	'add' operation 14 bit ('add_ln214_2', case_3.cc:214) [94]  (1.812 ns)
	'add' operation 15 bit ('add_ln214_3', case_3.cc:214) [96]  (0.000 ns)
	'add' operation 15 bit ('add_ln214_8', case_3.cc:214) [105]  (3.874 ns)

 <State 7>: 3.665ns
The critical path consists of the following:
	'load' operation 16 bit ('m27_load_4', case_3.cc:214) on local variable 'm27', case_3.cc:22 [50]  (0.000 ns)
	'add' operation 16 bit ('m27_6', case_3.cc:214) [107]  (2.077 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27_6', case_3.cc:214 on local variable 'm27', case_3.cc:22 [114]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
