

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Fri Feb  4 01:23:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|        ?|  0.145 us|         ?|   11|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_33_1   |        2|        ?|     2 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_38_2  |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_3   |        7|        ?|         8|          1|          1|  1 ~ ?|       yes|
        |- Loop 6            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 4, depth = 11
  * Pipeline-4: initiation interval (II) = 1, depth = 8
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-3 : II = 4, D = 11, States = { 38 39 40 41 42 43 44 45 46 47 48 }
  Pipeline-4 : II = 1, D = 8, States = { 50 51 52 53 54 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 23 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 36 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 58 37 
37 --> 49 38 50 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 49 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 38 
49 --> 37 
50 --> 58 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 50 
58 --> 66 59 
59 --> 62 60 
60 --> 61 
61 --> 59 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension"   --->   Operation 67 'read' 'ydimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension"   --->   Operation 68 'read' 'xdimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 69 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 70 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 71 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 72 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%x_t = alloca i32 1" [forward_fcc/fwprop.cpp:24]   --->   Operation 73 'alloca' 'x_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%y_t = alloca i32 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 74 'alloca' 'y_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%b_t = alloca i32 1" [forward_fcc/fwprop.cpp:26]   --->   Operation 75 'alloca' 'b_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%w_t = alloca i32 1" [forward_fcc/fwprop.cpp:27]   --->   Operation 76 'alloca' 'w_t' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %xdimension_read" [forward_fcc/fwprop.cpp:29]   --->   Operation 77 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp_eq  i32 %xdimension_read, i32 0" [forward_fcc/fwprop.cpp:29]   --->   Operation 78 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 79 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %xdimension_read" [forward_fcc/fwprop.cpp:29]   --->   Operation 97 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %loop-memcpy-expansion28.preheader, void %loop-memcpy-residual-header31" [forward_fcc/fwprop.cpp:29]   --->   Operation 98 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 99 'partselect' 'p_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 100 'sext' 'p_cast_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 101 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 102 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 102 'readreq' 'empty' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 103 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 104 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 105 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 106 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 107 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 108 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion28"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%loop_index29 = phi i62 %empty_22, void %loop-memcpy-expansion28.split, i62 0, void %loop-memcpy-expansion28.preheader"   --->   Operation 110 'phi' 'loop_index29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.46ns)   --->   "%empty_22 = add i62 %loop_index29, i62 1"   --->   Operation 111 'add' 'empty_22' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (2.79ns)   --->   "%exitcond4612 = icmp_eq  i62 %loop_index29, i62 %sext_ln29" [forward_fcc/fwprop.cpp:29]   --->   Operation 113 'icmp' 'exitcond4612' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 114 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %exitcond4612, void %loop-memcpy-expansion28.split, void %loop-memcpy-residual-header31.loopexit" [forward_fcc/fwprop.cpp:29]   --->   Operation 115 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%empty_25 = trunc i62 %loop_index29"   --->   Operation 116 'trunc' 'empty_25' <Predicate = (!exitcond4612)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 117 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 117 'read' 'gmem_addr_read' <Predicate = (!exitcond4612)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %gmem_addr_read"   --->   Operation 118 'bitcast' 'empty_24' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%loop_index29_cast_cast = zext i7 %empty_25"   --->   Operation 119 'zext' 'loop_index29_cast_cast' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index29_cast_cast"   --->   Operation 120 'getelementptr' 'x_t_addr' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_24, i7 %x_t_addr"   --->   Operation 121 'store' 'store_ln0' <Predicate = (!exitcond4612)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion28"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!exitcond4612)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header31"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_ne  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:30]   --->   Operation 124 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %ydimension_read" [forward_fcc/fwprop.cpp:30]   --->   Operation 125 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %loop-memcpy-residual-header25, void %loop-memcpy-expansion22.preheader" [forward_fcc/fwprop.cpp:30]   --->   Operation 126 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 127 'partselect' 'p_cast1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 128 'sext' 'p_cast1_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 129 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 130 [7/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 130 'readreq' 'empty_46' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 131 [6/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 131 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 132 [5/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 132 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 133 [4/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 133 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 134 [3/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 134 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 135 [2/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 135 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 136 [1/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 136 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion22"   --->   Operation 137 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 3.46>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%loop_index23 = phi i62 %empty_26, void %loop-memcpy-expansion22.split, i62 0, void %loop-memcpy-expansion22.preheader"   --->   Operation 138 'phi' 'loop_index23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (3.46ns)   --->   "%empty_26 = add i62 %loop_index23, i62 1"   --->   Operation 139 'add' 'empty_26' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (2.79ns)   --->   "%exitcond4511 = icmp_eq  i62 %loop_index23, i62 %sext_ln30" [forward_fcc/fwprop.cpp:30]   --->   Operation 141 'icmp' 'exitcond4511' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 142 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %exitcond4511, void %loop-memcpy-expansion22.split, void %loop-memcpy-residual-header25.loopexit" [forward_fcc/fwprop.cpp:30]   --->   Operation 143 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%empty_29 = trunc i62 %loop_index23"   --->   Operation 144 'trunc' 'empty_29' <Predicate = (!exitcond4511)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 145 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 145 'read' 'gmem_addr_1_read' <Predicate = (!exitcond4511)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem_addr_1_read"   --->   Operation 146 'bitcast' 'empty_28' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%loop_index23_cast_cast = zext i7 %empty_29"   --->   Operation 147 'zext' 'loop_index23_cast_cast' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%b_t_addr = getelementptr i32 %b_t, i32 0, i32 %loop_index23_cast_cast"   --->   Operation 148 'getelementptr' 'b_t_addr' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_28, i7 %b_t_addr"   --->   Operation 149 'store' 'store_ln0' <Predicate = (!exitcond4511)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion22"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!exitcond4511)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 6.91>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header25"   --->   Operation 151 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 152 [2/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 152 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 6.91>
ST_24 : Operation 153 [1/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 153 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.47>
ST_25 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %mul_ln31, i32 0" [forward_fcc/fwprop.cpp:31]   --->   Operation 154 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 155 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %loop-memcpy-expansion16.preheader, void %loop-memcpy-residual-header19" [forward_fcc/fwprop.cpp:31]   --->   Operation 156 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 157 'partselect' 'p_cast2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i30 %p_cast2"   --->   Operation 158 'sext' 'p_cast2_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast"   --->   Operation 159 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 160 [7/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 160 'readreq' 'empty_45' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 161 [6/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 161 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 162 [5/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 162 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 163 [4/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 163 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 164 [3/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 164 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 165 [2/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 165 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 166 [1/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 166 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion16"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 33 <SV = 28> <Delay = 3.46>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%loop_index17 = phi i62 %empty_30, void %loop-memcpy-expansion16.split, i62 0, void %loop-memcpy-expansion16.preheader"   --->   Operation 168 'phi' 'loop_index17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (3.46ns)   --->   "%empty_30 = add i62 %loop_index17, i62 1"   --->   Operation 169 'add' 'empty_30' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (2.79ns)   --->   "%exitcond4410 = icmp_eq  i62 %loop_index17, i62 %sext_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 171 'icmp' 'exitcond4410' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 172 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %exitcond4410, void %loop-memcpy-expansion16.split, void %loop-memcpy-residual-header19.loopexit" [forward_fcc/fwprop.cpp:31]   --->   Operation 173 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%empty_33 = trunc i62 %loop_index17"   --->   Operation 174 'trunc' 'empty_33' <Predicate = (!exitcond4410)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 7.30>
ST_34 : Operation 175 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2"   --->   Operation 175 'read' 'gmem_addr_2_read' <Predicate = (!exitcond4410)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 30> <Delay = 3.25>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%empty_32 = bitcast i32 %gmem_addr_2_read"   --->   Operation 176 'bitcast' 'empty_32' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%loop_index17_cast_cast = zext i7 %empty_33"   --->   Operation 177 'zext' 'loop_index17_cast_cast' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index17_cast_cast"   --->   Operation 178 'getelementptr' 'w_t_addr' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_32, i7 %w_t_addr"   --->   Operation 179 'store' 'store_ln0' <Predicate = (!exitcond4410)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion16"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!exitcond4410)> <Delay = 0.00>

State 36 <SV = 29> <Delay = 2.47>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header19"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_sgt  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:33]   --->   Operation 182 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %._crit_edge, void %.lr.ph12" [forward_fcc/fwprop.cpp:33]   --->   Operation 183 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 184 [1/1] (2.47ns)   --->   "%cmp83 = icmp_sgt  i32 %xdimension_read, i32 0"   --->   Operation 184 'icmp' 'cmp83' <Predicate = (icmp_ln33)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %ydimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 185 'trunc' 'trunc_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [forward_fcc/fwprop.cpp:33]   --->   Operation 186 'br' 'br_ln33' <Predicate = (icmp_ln33)> <Delay = 1.58>

State 37 <SV = 30> <Delay = 5.72>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln33, void %._crit_edge7, i31 0, void %.lr.ph12" [forward_fcc/fwprop.cpp:33]   --->   Operation 187 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %i, i31 1" [forward_fcc/fwprop.cpp:33]   --->   Operation 188 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 189 [1/1] (2.47ns)   --->   "%icmp_ln33_1 = icmp_eq  i31 %i, i31 %trunc_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 189 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 190 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %.split8, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 191 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i31 %i" [forward_fcc/fwprop.cpp:33]   --->   Operation 192 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [forward_fcc/fwprop.cpp:33]   --->   Operation 193 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %trunc_ln33_1" [forward_fcc/fwprop.cpp:35]   --->   Operation 194 'zext' 'zext_ln35' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%y_t_addr = getelementptr i32 %y_t, i32 0, i32 %zext_ln35" [forward_fcc/fwprop.cpp:35]   --->   Operation 195 'getelementptr' 'y_t_addr' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr" [forward_fcc/fwprop.cpp:35]   --->   Operation 196 'store' 'store_ln35' <Predicate = (!icmp_ln33_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 197 [1/1] (3.74ns)   --->   "%empty_35 = mul i7 %trunc_ln33_1, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 197 'mul' 'empty_35' <Predicate = (!icmp_ln33_1)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 198 'br' 'br_ln38' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln33_1 & cmp83)> <Delay = 1.58>
ST_37 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 200 'br' 'br_ln0' <Predicate = (icmp_ln33_1)> <Delay = 1.58>

State 38 <SV = 31> <Delay = 5.12>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln38, void %.split6, i31 0, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 201 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [forward_fcc/fwprop.cpp:38]   --->   Operation 202 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %j_cast, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 203 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split6, void %._crit_edge7.loopexit" [forward_fcc/fwprop.cpp:38]   --->   Operation 204 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%empty_37 = trunc i31 %j" [forward_fcc/fwprop.cpp:38]   --->   Operation 205 'trunc' 'empty_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %empty_37, i7 %empty_35" [forward_fcc/fwprop.cpp:39]   --->   Operation 206 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %add_ln39" [forward_fcc/fwprop.cpp:39]   --->   Operation 207 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln39" [forward_fcc/fwprop.cpp:39]   --->   Operation 208 'getelementptr' 'w_t_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 209 [2/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 209 'load' 'w_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %empty_37" [forward_fcc/fwprop.cpp:39]   --->   Operation 210 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln39_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 211 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 212 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 212 'load' 'x_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 39 <SV = 32> <Delay = 3.25>
ST_39 : Operation 213 [1/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 213 'load' 'w_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 214 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 214 'load' 'x_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 40 <SV = 33> <Delay = 5.70>
ST_40 : Operation 215 [4/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 215 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 5.70>
ST_41 : Operation 216 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %j, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 216 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 217 [3/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 217 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 5.70>
ST_42 : Operation 218 [2/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 218 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 7.25>
ST_43 : Operation 219 [1/1] (0.00ns)   --->   "%add1714 = phi i32 %add1, void %.split6, i32 0, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 219 'phi' 'add1714' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 221 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 221 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 222 [1/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:39]   --->   Operation 222 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 7.25>
ST_44 : Operation 223 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 223 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 14.5>
ST_45 : Operation 224 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 224 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 14.5>
ST_46 : Operation 225 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 225 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 14.5>
ST_47 : Operation 226 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 226 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 14.5>
ST_48 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 227 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 228 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714, i32 %mul" [forward_fcc/fwprop.cpp:39]   --->   Operation 228 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 49 <SV = 37> <Delay = 3.25>
ST_49 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln39 = store i32 %add1714, i7 %y_t_addr" [forward_fcc/fwprop.cpp:39]   --->   Operation 230 'store' 'store_ln39' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7" [forward_fcc/fwprop.cpp:33]   --->   Operation 231 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_49 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 50 <SV = 31> <Delay = 3.25>
ST_50 : Operation 233 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln42, void %.split, i31 0, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:42]   --->   Operation 233 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 234 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_1, i31 1" [forward_fcc/fwprop.cpp:42]   --->   Operation 234 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 236 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i31 %i_1, i31 %trunc_ln33" [forward_fcc/fwprop.cpp:42]   --->   Operation 236 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 237 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 237 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split, void %._crit_edge.loopexit" [forward_fcc/fwprop.cpp:42]   --->   Operation 238 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 239 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %trunc_ln43" [forward_fcc/fwprop.cpp:43]   --->   Operation 240 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 241 [1/1] (0.00ns)   --->   "%b_t_addr_1 = getelementptr i32 %b_t, i32 0, i32 %zext_ln43" [forward_fcc/fwprop.cpp:43]   --->   Operation 241 'getelementptr' 'b_t_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 242 [2/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 242 'load' 'b_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 243 [1/1] (0.00ns)   --->   "%y_t_addr_1 = getelementptr i32 %y_t, i32 0, i32 %zext_ln43" [forward_fcc/fwprop.cpp:43]   --->   Operation 243 'getelementptr' 'y_t_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_50 : Operation 244 [2/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 244 'load' 'y_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 51 <SV = 32> <Delay = 3.25>
ST_51 : Operation 245 [1/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 245 'load' 'b_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 246 [1/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 246 'load' 'y_t_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 247 [5/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 247 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 7.25>
ST_53 : Operation 248 [4/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 248 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 7.25>
ST_54 : Operation 249 [3/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 249 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 7.25>
ST_55 : Operation 250 [2/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 250 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 7.25>
ST_56 : Operation 251 [1/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:43]   --->   Operation 251 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 38> <Delay = 3.25>
ST_57 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [forward_fcc/fwprop.cpp:42]   --->   Operation 252 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_57 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %add, i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:43]   --->   Operation 253 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_57 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 254 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 58 <SV = 32> <Delay = 7.30>
ST_58 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 255 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_58 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln30, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [forward_fcc/fwprop.cpp:46]   --->   Operation 256 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 257 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_read, i32 2, i32 31"   --->   Operation 257 'partselect' 'p_cast4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_58 : Operation 258 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i30 %p_cast4"   --->   Operation 258 'sext' 'p_cast4_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_58 : Operation 259 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast4_cast"   --->   Operation 259 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_58 : Operation 260 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydimension_read"   --->   Operation 260 'writereq' 'empty_39' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 261 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 261 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 1.58>

State 59 <SV = 33> <Delay = 3.46>
ST_59 : Operation 262 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_40, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 262 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 263 [1/1] (3.46ns)   --->   "%empty_40 = add i62 %loop_index, i62 1"   --->   Operation 263 'add' 'empty_40' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 265 [1/1] (2.79ns)   --->   "%exitcond4 = icmp_eq  i62 %loop_index, i62 %sext_ln30" [forward_fcc/fwprop.cpp:30]   --->   Operation 265 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 266 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 266 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %exitcond4, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [forward_fcc/fwprop.cpp:30]   --->   Operation 267 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 268 [1/1] (0.00ns)   --->   "%empty_42 = trunc i62 %loop_index"   --->   Operation 268 'trunc' 'empty_42' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_59 : Operation 269 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_42"   --->   Operation 269 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_59 : Operation 270 [1/1] (0.00ns)   --->   "%y_t_addr_2 = getelementptr i32 %y_t, i32 0, i32 %loop_index_cast_cast"   --->   Operation 270 'getelementptr' 'y_t_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_59 : Operation 271 [2/2] (3.25ns)   --->   "%y_t_load_1 = load i7 %y_t_addr_2"   --->   Operation 271 'load' 'y_t_load_1' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 60 <SV = 34> <Delay = 3.25>
ST_60 : Operation 272 [1/2] (3.25ns)   --->   "%y_t_load_1 = load i7 %y_t_addr_2"   --->   Operation 272 'load' 'y_t_load_1' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 61 <SV = 35> <Delay = 7.30>
ST_61 : Operation 273 [1/1] (0.00ns)   --->   "%empty_43 = bitcast i32 %y_t_load_1"   --->   Operation 273 'bitcast' 'empty_43' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_61 : Operation 274 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %empty_43, i4 15"   --->   Operation 274 'write' 'write_ln0' <Predicate = (!exitcond4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 275 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>

State 62 <SV = 34> <Delay = 7.30>
ST_62 : Operation 276 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 276 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 35> <Delay = 7.30>
ST_63 : Operation 277 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 277 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 36> <Delay = 7.30>
ST_64 : Operation 278 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 278 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 37> <Delay = 7.30>
ST_65 : Operation 279 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 279 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 38> <Delay = 7.30>
ST_66 : Operation 280 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 280 'writeresp' 'empty_44' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln48 = br void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:48]   --->   Operation 281 'br' 'br_ln48' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_66 : Operation 282 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [forward_fcc/fwprop.cpp:48]   --->   Operation 282 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdimension]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydimension]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ydimension_read        (read             ) [ 0011111111111111111111111111111111111111111111111111111111100000000]
xdimension_read        (read             ) [ 0011111111111111111111111111111111111111111111111100000000000000000]
b_read                 (read             ) [ 0011111111111100000000000000000000000000000000000000000000000000000]
y_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111111100000000]
w_read                 (read             ) [ 0011111111111111111111111110000000000000000000000000000000000000000]
x_read                 (read             ) [ 0010000000000000000000000000000000000000000000000000000000000000000]
x_t                    (alloca           ) [ 0011111111111111111111111111111111111111111111111100000000000000000]
y_t                    (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111100000]
b_t                    (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111000000000]
w_t                    (alloca           ) [ 0011111111111111111111111111111111111111111111111100000000000000000]
trunc_ln29             (trunc            ) [ 0011111111111111111111111111111111111111111111111100000000000000000]
icmp_ln29              (icmp             ) [ 0011111111111000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29              (sext             ) [ 0001111111110000000000000000000000000000000000000000000000000000000]
br_ln29                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 0001111111110000000000000000000000000000000000000000000000000000000]
empty                  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000]
loop_index29           (phi              ) [ 0000000001000000000000000000000000000000000000000000000000000000000]
empty_22               (add              ) [ 0000000011110000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
exitcond4612           (icmp             ) [ 0000000001110000000000000000000000000000000000000000000000000000000]
empty_23               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln29                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_25               (trunc            ) [ 0000000001110000000000000000000000000000000000000000000000000000000]
gmem_addr_read         (read             ) [ 0000000001010000000000000000000000000000000000000000000000000000000]
empty_24               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
loop_index29_cast_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
x_t_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln30              (icmp             ) [ 0000000000000111111111111111111111111111111111111111111111111111111]
sext_ln30              (sext             ) [ 0000000000000011111111111111111111111111111111111111111111111100000]
br_ln30                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast1                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast1_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 0000000000000011111111100000000000000000000000000000000000000000000]
empty_46               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000111100000000000000000000000000000000000000000000]
loop_index23           (phi              ) [ 0000000000000000000010000000000000000000000000000000000000000000000]
empty_26               (add              ) [ 0000000000000000000111100000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
exitcond4511           (icmp             ) [ 0000000000000000000011100000000000000000000000000000000000000000000]
empty_27               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_29               (trunc            ) [ 0000000000000000000011100000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 0000000000000000000010100000000000000000000000000000000000000000000]
empty_28               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
loop_index23_cast_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
b_t_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000111100000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln31               (mul              ) [ 0000000000000000000000000111111110000000000000000000000000000000000]
icmp_ln31              (icmp             ) [ 0000000000000000000000000011111111111000000000000000000000000000000]
sext_ln31              (sext             ) [ 0000000000000000000000000001111111110000000000000000000000000000000]
br_ln31                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast2                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast2_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 0000000000000000000000000001111111110000000000000000000000000000000]
empty_45               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000011110000000000000000000000000000000]
loop_index17           (phi              ) [ 0000000000000000000000000000000001000000000000000000000000000000000]
empty_30               (add              ) [ 0000000000000000000000000000000011110000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
exitcond4410           (icmp             ) [ 0000000000000000000000000000000001110000000000000000000000000000000]
empty_31               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_33               (trunc            ) [ 0000000000000000000000000000000001110000000000000000000000000000000]
gmem_addr_2_read       (read             ) [ 0000000000000000000000000000000001010000000000000000000000000000000]
empty_32               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
loop_index17_cast_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
w_t_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000011110000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln33              (icmp             ) [ 0000000000000000000000000000000000001111111111111111111111100000000]
br_ln33                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
cmp83                  (icmp             ) [ 0000000000000000000000000000000000000111111111111100000000000000000]
trunc_ln33             (trunc            ) [ 0000000000000000000000000000000000000111111111111111111111000000000]
br_ln33                (br               ) [ 0000000000000000000000000000000000001111111111111100000000000000000]
i                      (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000000]
add_ln33               (add              ) [ 0000000000000000000000000000000000001111111111111100000000000000000]
icmp_ln33_1            (icmp             ) [ 0000000000000000000000000000000000000111111111111111111111000000000]
empty_34               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln33_1           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln33      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln35              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
y_t_addr               (getelementptr    ) [ 0000000000000000000000000000000000000011111111111100000000000000000]
store_ln35             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_35               (mul              ) [ 0000000000000000000000000000000000000011111111111000000000000000000]
br_ln38                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000111111111111100000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000111111111111111111111000000000]
j                      (phi              ) [ 0000000000000000000000000000000000000011110000000000000000000000000]
j_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln38              (icmp             ) [ 0000000000000000000000000000000000000111111111111100000000000000000]
br_ln38                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_37               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln39               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
w_t_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000001000000000000000000000000000]
zext_ln39_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
x_t_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000001000000000000000000000000000]
w_t_load               (load             ) [ 0000000000000000000000000000000000000011111100000000000000000000000]
x_t_load               (load             ) [ 0000000000000000000000000000000000000011111100000000000000000000000]
add_ln38               (add              ) [ 0000000000000000000000000000000000000111111111111100000000000000000]
add1714                (phi              ) [ 0000000000000000000000000000000000000011111111111100000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_36               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul                    (fmul             ) [ 0000000000000000000000000000000000000011110011111000000000000000000]
specloopname_ln38      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add1                   (fadd             ) [ 0000000000000000000000000000000000000111111111111100000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000111111111111100000000000000000]
store_ln39             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000001111111111111100000000000000000]
i_1                    (phi              ) [ 0000000000000000000000000000000000000000000000000010000000000000000]
add_ln42               (add              ) [ 0000000000000000000000000000000000000100000000000011111111000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42              (icmp             ) [ 0000000000000000000000000000000000000000000000000011111111000000000]
empty_38               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln42                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln43             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln43              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
b_t_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011000000000000000]
y_t_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011111111000000000]
b_t_load               (load             ) [ 0000000000000000000000000000000000000000000000000010111110000000000]
y_t_load               (load             ) [ 0000000000000000000000000000000000000000000000000010111110000000000]
add                    (fadd             ) [ 0000000000000000000000000000000000000000000000000010000001000000000]
specloopname_ln42      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln43             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000100000000000011111111000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln46                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast4                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast4_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000011111111]
empty_39               (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000111100000]
loop_index             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000010000000]
empty_40               (add              ) [ 0000000000000000000000000000000000000000000000000000000000111100000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
exitcond4              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000011100000]
empty_41               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_42               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
loop_index_cast_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
y_t_addr_2             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000011000000]
y_t_load_1             (load             ) [ 0000000000000000000000000000000000000000000000000000000000010100000]
empty_43               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
write_ln0              (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000111100000]
empty_44               (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln48                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
ret_ln48               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xdimension">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdimension"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ydimension">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydimension"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="x_t_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_t/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="y_t_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_t/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="b_t_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_t/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="w_t_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_t/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ydimension_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydimension_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xdimension_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdimension_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="b_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="y_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="w_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_readreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="gmem_addr_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="8"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_readreq_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="10"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_46/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="gmem_addr_1_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="8"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/21 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_readreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="2"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_45/26 "/>
</bind>
</comp>

<comp id="190" class="1004" name="gmem_addr_2_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="8"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/34 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_writeresp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="32"/>
<pin id="199" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_39/58 empty_44/62 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="3"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/61 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_t_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_t_addr/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/11 x_t_load/38 "/>
</bind>
</comp>

<comp id="222" class="1004" name="b_t_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_t_addr/22 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/22 b_t_load/50 "/>
</bind>
</comp>

<comp id="234" class="1004" name="w_t_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_t_addr/35 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/35 w_t_load/38 "/>
</bind>
</comp>

<comp id="246" class="1004" name="y_t_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_t_addr/37 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="0"/>
<pin id="286" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="287" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="289" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln35/37 store_ln39/49 y_t_load/50 store_ln43/57 y_t_load_1/59 "/>
</bind>
</comp>

<comp id="259" class="1004" name="w_t_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_t_addr_1/38 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x_t_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_t_addr_1/38 "/>
</bind>
</comp>

<comp id="273" class="1004" name="b_t_addr_1_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_t_addr_1/50 "/>
</bind>
</comp>

<comp id="280" class="1004" name="y_t_addr_1_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_t_addr_1/50 "/>
</bind>
</comp>

<comp id="291" class="1004" name="y_t_addr_2_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_t_addr_2/59 "/>
</bind>
</comp>

<comp id="298" class="1005" name="loop_index29_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="62" slack="1"/>
<pin id="300" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="loop_index29 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="loop_index29_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="62" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index29/9 "/>
</bind>
</comp>

<comp id="309" class="1005" name="loop_index23_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="62" slack="1"/>
<pin id="311" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="loop_index23 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="loop_index23_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="62" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index23/20 "/>
</bind>
</comp>

<comp id="320" class="1005" name="loop_index17_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="62" slack="1"/>
<pin id="322" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="loop_index17 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="loop_index17_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="62" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index17/33 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="1"/>
<pin id="333" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/37 "/>
</bind>
</comp>

<comp id="342" class="1005" name="j_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="1"/>
<pin id="344" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="31" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/38 "/>
</bind>
</comp>

<comp id="354" class="1005" name="add1714_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1714 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="add1714_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="32" slack="6"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add1714/43 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="1"/>
<pin id="369" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_1_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="31" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="1" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/50 "/>
</bind>
</comp>

<comp id="378" class="1005" name="loop_index_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="62" slack="1"/>
<pin id="380" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="loop_index_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="62" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/59 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/44 add/52 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/40 "/>
</bind>
</comp>

<comp id="398" class="1005" name="reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add "/>
</bind>
</comp>

<comp id="404" class="1005" name="reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_t_load y_t_load_1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln29_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="7" slack="30"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln29_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln29_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="30" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_cast_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="30" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="gmem_addr_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="30" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="empty_22_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="62" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="exitcond4612_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="62" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="7"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4612/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_25_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="62" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="empty_24_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_24/11 "/>
</bind>
</comp>

<comp id="461" class="1004" name="loop_index29_cast_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="2"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index29_cast_cast/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln30_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="9"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln30_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="10"/>
<pin id="472" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/13 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_cast1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="30" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="10"/>
<pin id="476" dir="0" index="2" bw="3" slack="0"/>
<pin id="477" dir="0" index="3" bw="6" slack="0"/>
<pin id="478" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/13 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_cast1_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="30" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/13 "/>
</bind>
</comp>

<comp id="486" class="1004" name="gmem_addr_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="30" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/13 "/>
</bind>
</comp>

<comp id="493" class="1004" name="empty_26_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="62" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_26/20 "/>
</bind>
</comp>

<comp id="499" class="1004" name="exitcond4511_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="62" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="7"/>
<pin id="502" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4511/20 "/>
</bind>
</comp>

<comp id="504" class="1004" name="empty_29_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="62" slack="0"/>
<pin id="506" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/20 "/>
</bind>
</comp>

<comp id="508" class="1004" name="empty_28_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_28/22 "/>
</bind>
</comp>

<comp id="512" class="1004" name="loop_index23_cast_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="2"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index23_cast_cast/22 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="18"/>
<pin id="518" dir="0" index="1" bw="32" slack="18"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/23 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln31_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/25 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln31_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="2"/>
<pin id="527" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/26 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_cast2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="30" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="21"/>
<pin id="531" dir="0" index="2" bw="3" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/26 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_cast2_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="30" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_cast/26 "/>
</bind>
</comp>

<comp id="541" class="1004" name="gmem_addr_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="30" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/26 "/>
</bind>
</comp>

<comp id="548" class="1004" name="empty_30_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="62" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/33 "/>
</bind>
</comp>

<comp id="554" class="1004" name="exitcond4410_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="62" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="7"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4410/33 "/>
</bind>
</comp>

<comp id="559" class="1004" name="empty_33_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="62" slack="0"/>
<pin id="561" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/33 "/>
</bind>
</comp>

<comp id="563" class="1004" name="empty_32_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_32/35 "/>
</bind>
</comp>

<comp id="567" class="1004" name="loop_index17_cast_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="2"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index17_cast_cast/35 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln33_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="29"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/36 "/>
</bind>
</comp>

<comp id="576" class="1004" name="cmp83_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="29"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp83/36 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln33_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="29"/>
<pin id="583" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/36 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln33_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/37 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln33_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="0" index="1" bw="31" slack="1"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/37 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln33_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="0"/>
<pin id="597" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/37 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln35_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/37 "/>
</bind>
</comp>

<comp id="604" class="1004" name="empty_35_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="0" index="1" bw="7" slack="30"/>
<pin id="607" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_35/37 "/>
</bind>
</comp>

<comp id="609" class="1004" name="j_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/38 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln38_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="31"/>
<pin id="616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/38 "/>
</bind>
</comp>

<comp id="618" class="1004" name="empty_37_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="31" slack="0"/>
<pin id="620" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/38 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln39_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="0" index="1" bw="7" slack="1"/>
<pin id="625" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/38 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln39_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/38 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln39_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/38 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln38_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="31" slack="3"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/41 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln42_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="31" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/50 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln42_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="0"/>
<pin id="651" dir="0" index="1" bw="31" slack="2"/>
<pin id="652" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/50 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln43_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="0"/>
<pin id="656" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/50 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln43_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/50 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_cast4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="30" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="32"/>
<pin id="667" dir="0" index="2" bw="3" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/58 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_cast4_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="30" slack="0"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast4_cast/58 "/>
</bind>
</comp>

<comp id="677" class="1004" name="gmem_addr_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="30" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/58 "/>
</bind>
</comp>

<comp id="684" class="1004" name="empty_40_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="62" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_40/59 "/>
</bind>
</comp>

<comp id="690" class="1004" name="exitcond4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="62" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="23"/>
<pin id="693" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/59 "/>
</bind>
</comp>

<comp id="695" class="1004" name="empty_42_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="62" slack="0"/>
<pin id="697" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/59 "/>
</bind>
</comp>

<comp id="699" class="1004" name="loop_index_cast_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast_cast/59 "/>
</bind>
</comp>

<comp id="704" class="1004" name="empty_43_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_43/61 "/>
</bind>
</comp>

<comp id="709" class="1005" name="ydimension_read_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="9"/>
<pin id="711" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="ydimension_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="xdimension_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xdimension_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="b_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="10"/>
<pin id="731" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="y_read_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="32"/>
<pin id="736" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="739" class="1005" name="w_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="21"/>
<pin id="741" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="x_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="trunc_ln29_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="30"/>
<pin id="751" dir="1" index="1" bw="7" slack="30"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_ln29_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="758" class="1005" name="sext_ln29_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="62" slack="7"/>
<pin id="760" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="763" class="1005" name="gmem_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="empty_22_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="62" slack="0"/>
<pin id="771" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="774" class="1005" name="exitcond4612_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4612 "/>
</bind>
</comp>

<comp id="778" class="1005" name="empty_25_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="2"/>
<pin id="780" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="783" class="1005" name="gmem_addr_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln30_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="792" class="1005" name="sext_ln30_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="62" slack="7"/>
<pin id="794" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="798" class="1005" name="gmem_addr_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="empty_26_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="62" slack="0"/>
<pin id="806" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="809" class="1005" name="exitcond4511_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4511 "/>
</bind>
</comp>

<comp id="813" class="1005" name="empty_29_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="7" slack="2"/>
<pin id="815" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="818" class="1005" name="gmem_addr_1_read_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="mul_ln31_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln31_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="834" class="1005" name="sext_ln31_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="62" slack="7"/>
<pin id="836" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="839" class="1005" name="gmem_addr_2_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="845" class="1005" name="empty_30_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="62" slack="0"/>
<pin id="847" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="850" class="1005" name="exitcond4410_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4410 "/>
</bind>
</comp>

<comp id="854" class="1005" name="empty_33_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="2"/>
<pin id="856" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="859" class="1005" name="gmem_addr_2_read_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="864" class="1005" name="icmp_ln33_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="3"/>
<pin id="866" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="868" class="1005" name="cmp83_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp83 "/>
</bind>
</comp>

<comp id="872" class="1005" name="trunc_ln33_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="31" slack="1"/>
<pin id="874" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln33_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="31" slack="0"/>
<pin id="880" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="883" class="1005" name="icmp_ln33_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="y_t_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="7" slack="7"/>
<pin id="889" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="y_t_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="empty_35_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="7" slack="1"/>
<pin id="894" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="897" class="1005" name="icmp_ln38_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="901" class="1005" name="w_t_addr_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="7" slack="1"/>
<pin id="903" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_t_addr_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="x_t_addr_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="1"/>
<pin id="908" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_t_addr_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="w_t_load_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_t_load "/>
</bind>
</comp>

<comp id="916" class="1005" name="x_t_load_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_t_load "/>
</bind>
</comp>

<comp id="921" class="1005" name="add_ln38_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="31" slack="1"/>
<pin id="923" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="926" class="1005" name="mul_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln42_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="31" slack="0"/>
<pin id="933" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln42_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="940" class="1005" name="b_t_addr_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="7" slack="1"/>
<pin id="942" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_t_addr_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="y_t_addr_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="7" slack="1"/>
<pin id="947" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_t_addr_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="b_t_load_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_t_load "/>
</bind>
</comp>

<comp id="956" class="1005" name="gmem_addr_3_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="2"/>
<pin id="958" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="962" class="1005" name="empty_40_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="62" slack="0"/>
<pin id="964" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="967" class="1005" name="exitcond4_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="971" class="1005" name="y_t_addr_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="1"/>
<pin id="973" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_t_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="86" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="86" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="102" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="104" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="106" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="209"><net_src comp="108" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="96" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="88" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="96" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="370"><net_src comp="88" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="354" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="407"><net_src comp="252" pin="7"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="412"><net_src comp="132" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="132" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="428"><net_src comp="60" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="434"><net_src comp="422" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="0" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="435" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="446"><net_src comp="302" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="302" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="302" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="485"><net_src comp="473" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="0" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="486" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="497"><net_src comp="313" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="313" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="313" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="524"><net_src comp="18" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="534"><net_src comp="60" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="540"><net_src comp="528" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="0" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="541" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="552"><net_src comp="324" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="70" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="324" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="324" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="575"><net_src comp="18" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="18" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="335" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="90" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="335" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="335" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="608"><net_src comp="595" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="346" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="346" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="635"><net_src comp="618" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="641"><net_src comp="342" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="90" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="371" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="90" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="371" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="371" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="670"><net_src comp="60" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="62" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="672"><net_src comp="64" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="676"><net_src comp="664" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="0" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="683"><net_src comp="677" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="688"><net_src comp="382" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="70" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="382" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="382" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="707"><net_src comp="404" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="712"><net_src comp="126" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="723"><net_src comp="132" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="732"><net_src comp="138" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="737"><net_src comp="144" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="742"><net_src comp="150" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="747"><net_src comp="156" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="752"><net_src comp="409" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="757"><net_src comp="413" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="419" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="766"><net_src comp="435" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="772"><net_src comp="442" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="777"><net_src comp="448" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="453" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="786"><net_src comp="168" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="791"><net_src comp="465" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="470" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="801"><net_src comp="486" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="807"><net_src comp="493" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="812"><net_src comp="499" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="504" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="821"><net_src comp="179" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="826"><net_src comp="516" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="833"><net_src comp="520" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="525" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="842"><net_src comp="541" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="848"><net_src comp="548" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="853"><net_src comp="554" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="559" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="862"><net_src comp="190" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="867"><net_src comp="571" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="576" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="581" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="881"><net_src comp="584" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="886"><net_src comp="590" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="246" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="895"><net_src comp="604" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="900"><net_src comp="613" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="259" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="909"><net_src comp="266" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="914"><net_src comp="240" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="919"><net_src comp="216" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="924"><net_src comp="637" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="929"><net_src comp="394" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="934"><net_src comp="643" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="939"><net_src comp="649" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="273" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="948"><net_src comp="280" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="954"><net_src comp="228" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="959"><net_src comp="677" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="965"><net_src comp="684" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="970"><net_src comp="690" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="291" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="252" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {58 61 62 63 64 65 66 }
 - Input state : 
	Port: forward_fcc : gmem | {2 3 4 5 6 7 8 10 13 14 15 16 17 18 19 21 26 27 28 29 30 31 32 34 }
	Port: forward_fcc : x | {1 }
	Port: forward_fcc : w | {1 }
	Port: forward_fcc : y | {1 }
	Port: forward_fcc : b | {1 }
	Port: forward_fcc : xdimension | {1 }
	Port: forward_fcc : ydimension | {1 }
  - Chain level:
	State 1
	State 2
		p_cast_cast : 1
		gmem_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_22 : 1
		exitcond4612 : 1
		br_ln29 : 2
		empty_25 : 1
	State 10
	State 11
		x_t_addr : 1
		store_ln0 : 2
	State 12
	State 13
		p_cast1_cast : 1
		gmem_addr_1 : 2
		empty_46 : 3
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		empty_26 : 1
		exitcond4511 : 1
		br_ln30 : 2
		empty_29 : 1
	State 21
	State 22
		b_t_addr : 1
		store_ln0 : 2
	State 23
	State 24
	State 25
	State 26
		p_cast2_cast : 1
		gmem_addr_2 : 2
		empty_45 : 3
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		empty_30 : 1
		exitcond4410 : 1
		br_ln31 : 2
		empty_33 : 1
	State 34
	State 35
		w_t_addr : 1
		store_ln0 : 2
	State 36
		br_ln33 : 1
	State 37
		add_ln33 : 1
		icmp_ln33_1 : 1
		br_ln33 : 2
		trunc_ln33_1 : 1
		zext_ln35 : 2
		y_t_addr : 3
		store_ln35 : 4
		empty_35 : 2
	State 38
		j_cast : 1
		icmp_ln38 : 2
		br_ln38 : 3
		empty_37 : 1
		add_ln39 : 2
		zext_ln39 : 3
		w_t_addr_1 : 4
		w_t_load : 5
		zext_ln39_1 : 2
		x_t_addr_1 : 3
		x_t_load : 4
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		add_ln42 : 1
		icmp_ln42 : 1
		br_ln42 : 2
		trunc_ln43 : 1
		zext_ln43 : 2
		b_t_addr_1 : 3
		b_t_load : 4
		y_t_addr_1 : 3
		y_t_load : 4
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		p_cast4_cast : 1
		gmem_addr_3 : 2
		empty_39 : 3
	State 59
		empty_40 : 1
		exitcond4 : 1
		br_ln30 : 2
		empty_42 : 1
		loop_index_cast_cast : 2
		y_t_addr_2 : 3
		y_t_load_1 : 4
	State 60
	State 61
		write_ln0 : 1
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_389          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_394          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_22_fu_442        |    0    |    0    |    69   |
|          |        empty_26_fu_493        |    0    |    0    |    69   |
|          |        empty_30_fu_548        |    0    |    0    |    69   |
|    add   |        add_ln33_fu_584        |    0    |    0    |    38   |
|          |        add_ln39_fu_622        |    0    |    0    |    14   |
|          |        add_ln38_fu_637        |    0    |    0    |    38   |
|          |        add_ln42_fu_643        |    0    |    0    |    38   |
|          |        empty_40_fu_684        |    0    |    0    |    69   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln29_fu_413       |    0    |    0    |    18   |
|          |      exitcond4612_fu_448      |    0    |    0    |    28   |
|          |        icmp_ln30_fu_465       |    0    |    0    |    18   |
|          |      exitcond4511_fu_499      |    0    |    0    |    28   |
|          |        icmp_ln31_fu_520       |    0    |    0    |    18   |
|   icmp   |      exitcond4410_fu_554      |    0    |    0    |    28   |
|          |        icmp_ln33_fu_571       |    0    |    0    |    18   |
|          |          cmp83_fu_576         |    0    |    0    |    18   |
|          |       icmp_ln33_1_fu_590      |    0    |    0    |    17   |
|          |        icmp_ln38_fu_613       |    0    |    0    |    18   |
|          |        icmp_ln42_fu_649       |    0    |    0    |    17   |
|          |        exitcond4_fu_690       |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_516          |    0    |   165   |    50   |
|          |        empty_35_fu_604        |    0    |    0    |    33   |
|----------|-------------------------------|---------|---------|---------|
|          |  ydimension_read_read_fu_126  |    0    |    0    |    0    |
|          |  xdimension_read_read_fu_132  |    0    |    0    |    0    |
|          |       b_read_read_fu_138      |    0    |    0    |    0    |
|          |       y_read_read_fu_144      |    0    |    0    |    0    |
|   read   |       w_read_read_fu_150      |    0    |    0    |    0    |
|          |       x_read_read_fu_156      |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_168  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_179 |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_190 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_162      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_173      |    0    |    0    |    0    |
|          |       grp_readreq_fu_184      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_195     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_201    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln29_fu_409       |    0    |    0    |    0    |
|          |        empty_25_fu_453        |    0    |    0    |    0    |
|          |        empty_29_fu_504        |    0    |    0    |    0    |
|          |        empty_33_fu_559        |    0    |    0    |    0    |
|   trunc  |       trunc_ln33_fu_581       |    0    |    0    |    0    |
|          |      trunc_ln33_1_fu_595      |    0    |    0    |    0    |
|          |        empty_37_fu_618        |    0    |    0    |    0    |
|          |       trunc_ln43_fu_654       |    0    |    0    |    0    |
|          |        empty_42_fu_695        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln29_fu_419       |    0    |    0    |    0    |
|          |       p_cast_cast_fu_431      |    0    |    0    |    0    |
|          |        sext_ln30_fu_470       |    0    |    0    |    0    |
|   sext   |      p_cast1_cast_fu_482      |    0    |    0    |    0    |
|          |        sext_ln31_fu_525       |    0    |    0    |    0    |
|          |      p_cast2_cast_fu_537      |    0    |    0    |    0    |
|          |      p_cast4_cast_fu_673      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_cast_fu_422         |    0    |    0    |    0    |
|partselect|         p_cast1_fu_473        |    0    |    0    |    0    |
|          |         p_cast2_fu_528        |    0    |    0    |    0    |
|          |         p_cast4_fu_664        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | loop_index29_cast_cast_fu_461 |    0    |    0    |    0    |
|          | loop_index23_cast_cast_fu_512 |    0    |    0    |    0    |
|          | loop_index17_cast_cast_fu_567 |    0    |    0    |    0    |
|          |        zext_ln35_fu_599       |    0    |    0    |    0    |
|   zext   |         j_cast_fu_609         |    0    |    0    |    0    |
|          |        zext_ln39_fu_627       |    0    |    0    |    0    |
|          |       zext_ln39_1_fu_632      |    0    |    0    |    0    |
|          |        zext_ln43_fu_658       |    0    |    0    |    0    |
|          |  loop_index_cast_cast_fu_699  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   513   |   1452  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| b_t|    1   |    0   |    0   |
| w_t|    1   |    0   |    0   |
| x_t|    1   |    0   |    0   |
| y_t|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    4   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     add1714_reg_354    |   32   |
|    add_ln33_reg_878    |   31   |
|    add_ln38_reg_921    |   31   |
|    add_ln42_reg_931    |   31   |
|     b_read_reg_729     |   32   |
|   b_t_addr_1_reg_940   |    7   |
|    b_t_load_reg_951    |   32   |
|      cmp83_reg_868     |    1   |
|    empty_22_reg_769    |   62   |
|    empty_25_reg_778    |    7   |
|    empty_26_reg_804    |   62   |
|    empty_29_reg_813    |    7   |
|    empty_30_reg_845    |   62   |
|    empty_33_reg_854    |    7   |
|    empty_35_reg_892    |    7   |
|    empty_40_reg_962    |   62   |
|  exitcond4410_reg_850  |    1   |
|  exitcond4511_reg_809  |    1   |
|  exitcond4612_reg_774  |    1   |
|    exitcond4_reg_967   |    1   |
|gmem_addr_1_read_reg_818|   32   |
|   gmem_addr_1_reg_798  |   32   |
|gmem_addr_2_read_reg_859|   32   |
|   gmem_addr_2_reg_839  |   32   |
|   gmem_addr_3_reg_956  |   32   |
| gmem_addr_read_reg_783 |   32   |
|    gmem_addr_reg_763   |   32   |
|       i_1_reg_367      |   31   |
|        i_reg_331       |   31   |
|    icmp_ln29_reg_754   |    1   |
|    icmp_ln30_reg_788   |    1   |
|    icmp_ln31_reg_830   |    1   |
|   icmp_ln33_1_reg_883  |    1   |
|    icmp_ln33_reg_864   |    1   |
|    icmp_ln38_reg_897   |    1   |
|    icmp_ln42_reg_936   |    1   |
|        j_reg_342       |   31   |
|  loop_index17_reg_320  |   62   |
|  loop_index23_reg_309  |   62   |
|  loop_index29_reg_298  |   62   |
|   loop_index_reg_378   |   62   |
|    mul_ln31_reg_823    |   32   |
|       mul_reg_926      |   32   |
|         reg_398        |   32   |
|         reg_404        |   32   |
|    sext_ln29_reg_758   |   62   |
|    sext_ln30_reg_792   |   62   |
|    sext_ln31_reg_834   |   62   |
|   trunc_ln29_reg_749   |    7   |
|   trunc_ln33_reg_872   |   31   |
|     w_read_reg_739     |   32   |
|   w_t_addr_1_reg_901   |    7   |
|    w_t_load_reg_911    |   32   |
|     x_read_reg_744     |   32   |
|   x_t_addr_1_reg_906   |    7   |
|    x_t_load_reg_916    |   32   |
| xdimension_read_reg_720|   32   |
|     y_read_reg_734     |   32   |
|   y_t_addr_1_reg_945   |    7   |
|   y_t_addr_2_reg_971   |    7   |
|    y_t_addr_reg_887    |    7   |
| ydimension_read_reg_709|   32   |
+------------------------+--------+
|          Total         |  1660  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_162  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_173  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_184  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_195 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_195 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_216  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_228  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_240  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_252  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_252  |  p1  |   3  |  32  |   96   ||    14   |
|   grp_access_fu_252  |  p2  |   4  |   0  |    0   ||    20   |
|       j_reg_342      |  p0  |   2  |  31  |   62   ||    9    |
|    add1714_reg_354   |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_389      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_389      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   692  || 24.6551 ||   162   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   513  |  1452  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   24   |    -   |   162  |
|  Register |    -   |    -   |    -   |  1660  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   24   |  2173  |  1614  |
+-----------+--------+--------+--------+--------+--------+
