{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540535018246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540535018275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 01:23:37 2018 " "Processing started: Fri Oct 26 01:23:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540535018275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535018275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego " "Command: quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535018275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540535024276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540535024276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juego-Behavioral " "Found design unit 1: juego-Behavioral" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054347 ""} { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sincronizacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_sincronizacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_sincronizacion-Behavioral " "Found design unit 1: video_sincronizacion-Behavioral" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054362 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_sincronizacion " "Found entity 1: video_sincronizacion" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print-behavioral " "Found design unit 1: print-behavioral" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054378 ""} { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor25-behavioral " "Found design unit 1: divisor25-behavioral" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054389 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor25 " "Found entity 1: divisor25" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-Behavioral " "Found design unit 1: random-Behavioral" {  } { { "random.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/random.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054398 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/random.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535054398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "juego " "Elaborating entity \"juego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540535054701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor25 divisor25:divisor " "Elaborating entity \"divisor25\" for hierarchy \"divisor25:divisor\"" {  } { { "juego.vhd" "divisor" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540535054707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sincronizacion video_sincronizacion:video " "Elaborating entity \"video_sincronizacion\" for hierarchy \"video_sincronizacion:video\"" {  } { { "juego.vhd" "video" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540535054712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:print_cuadrado " "Elaborating entity \"print\" for hierarchy \"print:print_cuadrado\"" {  } { { "juego.vhd" "print_cuadrado" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540535054718 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(197) " "VHDL Process Statement warning at print.vhd(197): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054736 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(201) " "VHDL Process Statement warning at print.vhd(201): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054736 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(205) " "VHDL Process Statement warning at print.vhd(205): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054737 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(209) " "VHDL Process Statement warning at print.vhd(209): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054737 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(213) " "VHDL Process Statement warning at print.vhd(213): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054738 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(217) " "VHDL Process Statement warning at print.vhd(217): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054738 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(221) " "VHDL Process Statement warning at print.vhd(221): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054739 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_random print.vhd(225) " "VHDL Process Statement warning at print.vhd(225): signal \"numero_random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540535054739 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide0 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide0\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054743 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide1 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide1\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054744 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide2 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide2\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054745 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide3 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide3\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054745 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide4 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide4\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054746 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide5 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide5\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054746 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide6 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide6\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054747 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide7 print.vhd(189) " "VHDL Process Statement warning at print.vhd(189): inferring latch(es) for signal or variable \"posX_asteroide7\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540535054747 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054792 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054792 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054792 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054794 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054794 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054795 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054795 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054795 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054796 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide7\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054796 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054796 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054797 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054797 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054797 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054798 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054798 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054798 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054799 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054799 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide6\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054799 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054800 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054800 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054800 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054801 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054801 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054802 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054802 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054803 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054804 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide5\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054804 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054805 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054805 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054806 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054806 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054807 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054807 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054807 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054808 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054808 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide4\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054809 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054809 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054810 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054810 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054810 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054811 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054811 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054811 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054812 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054812 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide3\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054813 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054813 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054814 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054814 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054815 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054815 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054816 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054816 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054816 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054817 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide2\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054817 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054818 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054818 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054818 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054818 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054819 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054819 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054819 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054819 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054820 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide1\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054820 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[0\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[0\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054820 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[1\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[1\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054821 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[2\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[2\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054821 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[3\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[3\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054821 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[4\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[4\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054822 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[5\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[5\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054822 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[6\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[6\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054822 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[7\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[7\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054823 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[8\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[8\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054823 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[9\] print.vhd(189) " "Inferred latch for \"posX_asteroide0\[9\]\" at print.vhd(189)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535054824 "|juego|print:print_cuadrado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random print:print_cuadrado\|random:generar_random " "Elaborating entity \"random\" for hierarchy \"print:print_cuadrado\|random:generar_random\"" {  } { { "print.vhd" "generar_random" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540535054947 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult1\"" {  } { { "print.vhd" "Mult1" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult0\"" {  } { { "print.vhd" "Mult0" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult3\"" {  } { { "print.vhd" "Mult3" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 353 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult2\"" {  } { { "print.vhd" "Mult2" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 353 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult5\"" {  } { { "print.vhd" "Mult5" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 354 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult4\"" {  } { { "print.vhd" "Mult4" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 354 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult7\"" {  } { { "print.vhd" "Mult7" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 355 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult6\"" {  } { { "print.vhd" "Mult6" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 355 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult9\"" {  } { { "print.vhd" "Mult9" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 356 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult8\"" {  } { { "print.vhd" "Mult8" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 356 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult11\"" {  } { { "print.vhd" "Mult11" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 357 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult10\"" {  } { { "print.vhd" "Mult10" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 357 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult13\"" {  } { { "print.vhd" "Mult13" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 358 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult12\"" {  } { { "print.vhd" "Mult12" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 358 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult15\"" {  } { { "print.vhd" "Mult15" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 359 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult14\"" {  } { { "print.vhd" "Mult14" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 359 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058236 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540535058236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_mult:Mult1\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540535058380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_mult:Mult1 " "Instantiated megafunction \"print:print_cuadrado\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540535058380 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540535058380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540535058500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535058500 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 359 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult14|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 359 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult14|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 359 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult15|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 359 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult15|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 358 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult12|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 358 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult12|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 358 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult13|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 358 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult13|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 357 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult10|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 357 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult10|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 357 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult11|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 357 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult11|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 356 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult8|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 356 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult8|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 356 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult9|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 356 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult9|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 355 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 355 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 355 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult7|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 355 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult7|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 354 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult4|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 354 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult4|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 354 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult5|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 354 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult5|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 353 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult2|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 353 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult2|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 353 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 353 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 352 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535058981 "|juego|print:print_cuadrado|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1540535058981 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1540535058981 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1344 " "Ignored 1344 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1344 " "Ignored 1344 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1540535059679 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1540535059679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540535061478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540535066840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540535066840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ubtn " "No output dependent on input pin \"Ubtn\"" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535067043 "|juego|Ubtn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dbtn " "No output dependent on input pin \"Dbtn\"" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540535067043 "|juego|Dbtn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540535067043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2392 " "Implemented 2392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540535067044 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540535067044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2277 " "Implemented 2277 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540535067044 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "96 " "Implemented 96 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1540535067044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540535067044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540535067093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 01:24:27 2018 " "Processing ended: Fri Oct 26 01:24:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540535067093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540535067093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540535067093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540535067093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540535072094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540535072132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 01:24:29 2018 " "Processing started: Fri Oct 26 01:24:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540535072132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540535072132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off videogame -c juego " "Command: quartus_fit --read_settings_files=off --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540535072133 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1540535072699 ""}
{ "Info" "0" "" "Project  = videogame" {  } {  } 0 0 "Project  = videogame" 0 0 "Fitter" 0 0 1540535072700 ""}
{ "Info" "0" "" "Revision = juego" {  } {  } 0 0 "Revision = juego" 0 0 "Fitter" 0 0 1540535072701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540535073059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540535073059 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "juego 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"juego\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540535073157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540535073267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540535073267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540535073752 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540535073780 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540535074921 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540535074921 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1540535074935 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540535074935 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540535074939 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540535074939 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540535074939 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540535074939 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540535074942 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1540535076730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "juego.sdc " "Synopsys Design Constraints File file not found: 'juego.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540535076732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540535076733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1540535076773 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1540535076774 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1540535076775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor25:divisor\|\\reloj:clock  " "Automatically promoted node divisor25:divisor\|\\reloj:clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor25:divisor\|\\reloj:clock~0 " "Destination node divisor25:divisor\|\\reloj:clock~0" {  } { { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1540535077056 ""}  } { { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|clk25  " "Automatically promoted node print:print_cuadrado\|clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[9\] " "Destination node print:print_cuadrado\|desp_asteroide1\[9\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[8\] " "Destination node print:print_cuadrado\|desp_asteroide1\[8\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[7\] " "Destination node print:print_cuadrado\|desp_asteroide1\[7\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[6\] " "Destination node print:print_cuadrado\|desp_asteroide1\[6\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[5\] " "Destination node print:print_cuadrado\|desp_asteroide1\[5\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[4\] " "Destination node print:print_cuadrado\|desp_asteroide1\[4\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[3\] " "Destination node print:print_cuadrado\|desp_asteroide1\[3\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[2\] " "Destination node print:print_cuadrado\|desp_asteroide1\[2\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[1\] " "Destination node print:print_cuadrado\|desp_asteroide1\[1\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide1\[0\] " "Destination node print:print_cuadrado\|desp_asteroide1\[0\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1540535077057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1540535077057 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|Equal3~2  " "Automatically promoted node print:print_cuadrado\|Equal3~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|posX_asteroide4\[0\]~0 " "Destination node print:print_cuadrado\|posX_asteroide4\[0\]~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~0 " "Destination node print:print_cuadrado\|desp_asteroide0~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~1 " "Destination node print:print_cuadrado\|desp_asteroide0~1" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~2 " "Destination node print:print_cuadrado\|desp_asteroide0~2" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~3 " "Destination node print:print_cuadrado\|desp_asteroide0~3" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|posX_asteroide1\[0\]~0 " "Destination node print:print_cuadrado\|posX_asteroide1\[0\]~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|posX_asteroide2\[0\]~0 " "Destination node print:print_cuadrado\|posX_asteroide2\[0\]~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|posX_asteroide3\[0\]~0 " "Destination node print:print_cuadrado\|posX_asteroide3\[0\]~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1540535077058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1540535077058 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 195 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide1\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide1\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077059 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide2\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide2\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077059 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide3\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide3\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077059 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide4\[0\]~1  " "Automatically promoted node print:print_cuadrado\|posX_asteroide4\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077060 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide5\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide5\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077060 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide6\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide6\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077060 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide7\[3\]~1  " "Automatically promoted node print:print_cuadrado\|posX_asteroide7\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1540535077060 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 7216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540535077060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540535079490 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540535079495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540535079496 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540535079514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540535079523 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540535079532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540535080095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1540535080100 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540535080100 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540535080824 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540535080842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540535084904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540535085850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540535085922 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540535103917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540535103917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540535106774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540535123982 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540535123982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540535161289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540535161289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540535161324 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.17 " "Total time spent on timing analysis during the Fitter is 11.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540535162538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540535162732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540535170655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540535170657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540535181868 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540535187598 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Ubtn 3.3-V LVTTL V9 " "Pin Ubtn uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Ubtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ubtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1540535189758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Dbtn 3.3-V LVTTL W9 " "Pin Dbtn uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Dbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1540535189758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rbtn 3.3-V LVTTL W10 " "Pin Rbtn uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Rbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1540535189758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Lbtn 3.3-V LVTTL V10 " "Pin Lbtn uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Lbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1540535189758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1540535189758 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1540535189758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/output_files/juego.fit.smsg " "Generated suppressed messages file D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/output_files/juego.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540535190343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5472 " "Peak virtual memory: 5472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540535194439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 01:26:34 2018 " "Processing ended: Fri Oct 26 01:26:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540535194439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540535194439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:43 " "Total CPU time (on all processors): 00:02:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540535194439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540535194439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540535198887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540535198919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 01:26:38 2018 " "Processing started: Fri Oct 26 01:26:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540535198919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540535198919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off videogame -c juego " "Command: quartus_asm --read_settings_files=off --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540535198919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540535201783 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540535211102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540535211650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540535216262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 01:26:56 2018 " "Processing ended: Fri Oct 26 01:26:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540535216262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540535216262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540535216262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540535216262 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540535217553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540535221533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540535221562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 01:26:58 2018 " "Processing started: Fri Oct 26 01:26:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540535221562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535221562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta videogame -c juego " "Command: quartus_sta videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535221563 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1540535222683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535225876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535225876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535226197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535226197 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "juego.sdc " "Synopsys Design Constraints File file not found: 'juego.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228430 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor25:divisor\|\\reloj:clock divisor25:divisor\|\\reloj:clock " "create_clock -period 1.000 -name divisor25:divisor\|\\reloj:clock divisor25:divisor\|\\reloj:clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1540535228465 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1540535228465 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|desp_asteroide0\[0\] print:print_cuadrado\|desp_asteroide0\[0\] " "create_clock -period 1.000 -name print:print_cuadrado\|desp_asteroide0\[0\] print:print_cuadrado\|desp_asteroide0\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1540535228465 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|clk25 print:print_cuadrado\|clk25 " "create_clock -period 1.000 -name print:print_cuadrado\|clk25 print:print_cuadrado\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1540535228465 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228465 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228551 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1540535228556 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540535228620 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1540535228798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.400 " "Worst-case setup slack is -23.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535228921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535228921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.400            -791.338 divisor25:divisor\|\\reloj:clock  " "  -23.400            -791.338 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535228921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.281            -253.635 print:print_cuadrado\|clk25  " "   -3.281            -253.635 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535228921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123             -88.593 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -2.123             -88.593 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535228921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -0.714 clk  " "   -0.714              -0.714 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535228921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535228921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.769 " "Worst-case hold slack is -0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -1.928 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -0.769              -1.928 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 print:print_cuadrado\|clk25  " "    0.343               0.000 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 divisor25:divisor\|\\reloj:clock  " "    0.626               0.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 clk  " "    0.641               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535229056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535229069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535229080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 clk  " "   -3.000              -4.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -158.539 divisor25:divisor\|\\reloj:clock  " "   -1.403            -158.539 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -127.673 print:print_cuadrado\|clk25  " "   -1.403            -127.673 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 print:print_cuadrado\|desp_asteroide0\[0\]  " "    0.329               0.000 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535229088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535229088 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540535229211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535229421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.342 " "Worst-case setup slack is -21.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.342            -718.772 divisor25:divisor\|\\reloj:clock  " "  -21.342            -718.772 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003            -228.634 print:print_cuadrado\|clk25  " "   -3.003            -228.634 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995             -83.740 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -1.995             -83.740 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -0.534 clk  " "   -0.534              -0.534 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.576 " "Worst-case hold slack is -0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576              -1.639 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -0.576              -1.639 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 print:print_cuadrado\|clk25  " "    0.308               0.000 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 clk  " "    0.504               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 divisor25:divisor\|\\reloj:clock  " "    0.580               0.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 clk  " "   -3.000              -4.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -158.539 divisor25:divisor\|\\reloj:clock  " "   -1.403            -158.539 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -127.673 print:print_cuadrado\|clk25  " "   -1.403            -127.673 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 print:print_cuadrado\|desp_asteroide0\[0\]  " "    0.394               0.000 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238464 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540535238506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.840 " "Worst-case setup slack is -9.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.840            -288.153 divisor25:divisor\|\\reloj:clock  " "   -9.840            -288.153 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950             -57.740 print:print_cuadrado\|clk25  " "   -0.950             -57.740 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468             -12.581 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -0.468             -12.581 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.211 clk  " "   -0.211              -0.211 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535238908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535238908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.229 " "Worst-case hold slack is -0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -0.703 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -0.229              -0.703 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 print:print_cuadrado\|clk25  " "    0.151               0.000 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 divisor25:divisor\|\\reloj:clock  " "    0.240               0.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clk  " "    0.440               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535239024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535239036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535239046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.207 clk  " "   -3.000              -4.207 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -113.000 divisor25:divisor\|\\reloj:clock  " "   -1.000            -113.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -91.000 print:print_cuadrado\|clk25  " "   -1.000             -91.000 print:print_cuadrado\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 print:print_cuadrado\|desp_asteroide0\[0\]  " "    0.250               0.000 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540535239054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535239054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535243741 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535243743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540535243986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 01:27:23 2018 " "Processing ended: Fri Oct 26 01:27:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540535243986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540535243986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540535243986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535243986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540535245625 ""}
