\hypertarget{struct_a_d_c___mem_map}{}\section{A\+D\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_d_c___mem_map}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}{S\+C1} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}{C\+F\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}{C\+F\+G2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}{R} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}{C\+V1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}{C\+V2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}{S\+C2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}{S\+C3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}{O\+F\+S}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}{P\+G}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}{M\+G}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}{C\+L\+P\+D}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}{C\+L\+P\+S}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}{C\+L\+P4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}{C\+L\+P3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}{C\+L\+P2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}{C\+L\+P1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}{C\+L\+P0}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a3c43d657acb03daee1a6abbb58206a56}{P\+G\+A}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}{C\+L\+M\+D}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}{C\+L\+M\+S}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}{C\+L\+M4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}{C\+L\+M3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}{C\+L\+M2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}{C\+L\+M1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}{C\+L\+M0}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+D\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G1@{C\+F\+G1}}
\index{C\+F\+G1@{C\+F\+G1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+F\+G1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G1}\label{struct_a_d_c___mem_map_a2320de82d9559e930bc71650b02993b7}
A\+D\+C configuration register 1, offset\+: 0x8 \hypertarget{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G2@{C\+F\+G2}}
\index{C\+F\+G2@{C\+F\+G2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+F\+G2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+F\+G2}\label{struct_a_d_c___mem_map_aa39dedc8da290763fa121dc4c99dc5a4}
Configuration register 2, offset\+: 0x\+C \hypertarget{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M0@{C\+L\+M0}}
\index{C\+L\+M0@{C\+L\+M0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M0}\label{struct_a_d_c___mem_map_a1b8eeb87fa8308fe93200b6e82985c25}
A\+D\+C minus-\/side general calibration value register, offset\+: 0x6\+C \hypertarget{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M1@{C\+L\+M1}}
\index{C\+L\+M1@{C\+L\+M1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M1}\label{struct_a_d_c___mem_map_a6c07d3719b54b23926239b53919f36d2}
A\+D\+C minus-\/side general calibration value register, offset\+: 0x68 \hypertarget{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M2@{C\+L\+M2}}
\index{C\+L\+M2@{C\+L\+M2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M2}\label{struct_a_d_c___mem_map_a2794a4dac3b6ec18535eeae7c7e2d4e3}
A\+D\+C minus-\/side general calibration value register, offset\+: 0x64 \hypertarget{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M3@{C\+L\+M3}}
\index{C\+L\+M3@{C\+L\+M3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M3}\label{struct_a_d_c___mem_map_a326c171566746f11f9b808930253df85}
A\+D\+C minus-\/side general calibration value register, offset\+: 0x60 \hypertarget{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M4@{C\+L\+M4}}
\index{C\+L\+M4@{C\+L\+M4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M4}\label{struct_a_d_c___mem_map_a7b8d8ae0f052a3824d3b34dffdf471e0}
A\+D\+C minus-\/side general calibration value register, offset\+: 0x5\+C \hypertarget{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M\+D@{C\+L\+M\+D}}
\index{C\+L\+M\+D@{C\+L\+M\+D}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M\+D}\label{struct_a_d_c___mem_map_ad78aef04412250c47f943c007ad2eed2}
A\+D\+C minus-\/side general calibration value register, offset\+: 0x54 \hypertarget{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M\+S@{C\+L\+M\+S}}
\index{C\+L\+M\+S@{C\+L\+M\+S}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+M\+S}\label{struct_a_d_c___mem_map_ad4519a320afe549d5b275b534be9bc39}
A\+D\+C minus-\/side general calibration value register, offset\+: 0x58 \hypertarget{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P0@{C\+L\+P0}}
\index{C\+L\+P0@{C\+L\+P0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P0}\label{struct_a_d_c___mem_map_a936082703bd7b18447b8edeeaa3c0c4f}
A\+D\+C plus-\/side general calibration value register, offset\+: 0x4\+C \hypertarget{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P1@{C\+L\+P1}}
\index{C\+L\+P1@{C\+L\+P1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P1}\label{struct_a_d_c___mem_map_ae99b44e06b93a2b62451162abe0aae92}
A\+D\+C plus-\/side general calibration value register, offset\+: 0x48 \hypertarget{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P2}\label{struct_a_d_c___mem_map_aac028a79faac6929bebb1b677b2fbf8b}
A\+D\+C plus-\/side general calibration value register, offset\+: 0x44 \hypertarget{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P3@{C\+L\+P3}}
\index{C\+L\+P3@{C\+L\+P3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P3}\label{struct_a_d_c___mem_map_a6c77f6b67fa1eccf3549bcf27933f5e7}
A\+D\+C plus-\/side general calibration value register, offset\+: 0x40 \hypertarget{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P4@{C\+L\+P4}}
\index{C\+L\+P4@{C\+L\+P4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P4}\label{struct_a_d_c___mem_map_ac5abb63ee92fd5bef99367385b258b20}
A\+D\+C plus-\/side general calibration value register, offset\+: 0x3\+C \hypertarget{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P\+D@{C\+L\+P\+D}}
\index{C\+L\+P\+D@{C\+L\+P\+D}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P\+D}\label{struct_a_d_c___mem_map_a33d6e852c48cf68ba5b7db5f96e284f8}
A\+D\+C plus-\/side general calibration value register, offset\+: 0x34 \hypertarget{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P\+S@{C\+L\+P\+S}}
\index{C\+L\+P\+S@{C\+L\+P\+S}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+L\+P\+S}\label{struct_a_d_c___mem_map_a6c8a55400c2b32d7018d37b23a6f3ec1}
A\+D\+C plus-\/side general calibration value register, offset\+: 0x38 \hypertarget{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V1@{C\+V1}}
\index{C\+V1@{C\+V1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+V1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V1}\label{struct_a_d_c___mem_map_af687bec25a698b31731350c05cd5ba05}
Compare value registers, offset\+: 0x18 \hypertarget{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V2@{C\+V2}}
\index{C\+V2@{C\+V2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+V2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+C\+V2}\label{struct_a_d_c___mem_map_acf6745fccc765451358e179f7131e645}
Compare value registers, offset\+: 0x1\+C \hypertarget{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!M\+G@{M\+G}}
\index{M\+G@{M\+G}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{M\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+M\+G}\label{struct_a_d_c___mem_map_ae615bad0b39c73a03fdebeb83f4beb91}
A\+D\+C minus-\/side gain register, offset\+: 0x30 \hypertarget{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!O\+F\+S@{O\+F\+S}}
\index{O\+F\+S@{O\+F\+S}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{O\+F\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+O\+F\+S}\label{struct_a_d_c___mem_map_a89e51c569b4a0e4298bc4524afabb594}
A\+D\+C offset correction register, offset\+: 0x28 \hypertarget{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!P\+G@{P\+G}}
\index{P\+G@{P\+G}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+P\+G}\label{struct_a_d_c___mem_map_aa63b6cd61d17dda7d69bdc02c7f5204a}
A\+D\+C plus-\/side gain register, offset\+: 0x2\+C \hypertarget{struct_a_d_c___mem_map_a3c43d657acb03daee1a6abbb58206a56}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!P\+G\+A@{P\+G\+A}}
\index{P\+G\+A@{P\+G\+A}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+G\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+P\+G\+A}\label{struct_a_d_c___mem_map_a3c43d657acb03daee1a6abbb58206a56}
A\+D\+C P\+G\+A register, offset\+: 0x50 \hypertarget{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!R@{R}}
\index{R@{R}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+R\mbox{[}2\mbox{]}}\label{struct_a_d_c___mem_map_acbd8ded0e3f30d8502e9b9229e092fe8}
A\+D\+C data result register, array offset\+: 0x10, array step\+: 0x4 \hypertarget{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C1@{S\+C1}}
\index{S\+C1@{S\+C1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C1\mbox{[}2\mbox{]}}\label{struct_a_d_c___mem_map_ab3900b4bfe889cd9d04850d121394741}
A\+D\+C status and control registers 1, array offset\+: 0x0, array step\+: 0x4 \hypertarget{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C2@{S\+C2}}
\index{S\+C2@{S\+C2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C2}\label{struct_a_d_c___mem_map_ad7caff2bf5e2dfb2159d174af24dc693}
Status and control register 2, offset\+: 0x20 \hypertarget{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C3@{S\+C3}}
\index{S\+C3@{S\+C3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+D\+C\+\_\+\+Mem\+Map\+::\+S\+C3}\label{struct_a_d_c___mem_map_a68295218c104f78bc2b11f04c06ce55e}
Status and control register 3, offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
