#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed May 15 19:04:11 2024
# Process ID: 25220
# Log file: D:/gaga/work/test/exp5/planAhead_run_1/planAhead.log
# Journal file: D:/gaga/work/test/exp5/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/gaga/work/test/exp5/pa.fromNetlist.tcl
startgroup
set_property package_pin T3 [get_ports Mem_Write]
endgroup
startgroup
set_property package_pin U3 [get_ports {DM_Addr[7]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {DM_Addr[6]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {DM_Addr[5]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {DM_Addr[4]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {DM_Addr[3]}]
endgroup
startgroup
set_property package_pin Y4 [get_ports {DM_Addr[2]}]
endgroup
startgroup
set_property package_pin Y6 [get_ports {DM_Addr[1]}]
endgroup
startgroup
set_property package_pin W7 [get_ports {DM_Addr[0]}]
endgroup
startgroup
set_property package_pin Y8 [get_ports {MW_Data_s[1]}]
endgroup
startgroup
set_property package_pin Y7 [get_ports {MW_Data_s[0]}]
endgroup
startgroup
set_property package_pin H19 [get_ports {seg[7]}]
endgroup
startgroup
set_property package_pin G20 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin J22 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin K22 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin K21 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin H20 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin H22 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin J21 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin N22 [get_ports {which[0]}]
endgroup
startgroup
set_property package_pin M21 [get_ports {which[1]}]
endgroup
startgroup
set_property package_pin M22 [get_ports {which[2]}]
endgroup
startgroup
set_property package_pin R4 [get_ports rst]
endgroup
startgroup
set_property package_pin AA4 [get_ports clk_dm]
endgroup
startgroup
set_property package_pin L21 [get_ports enable]
endgroup
startgroup
set_property package_pin H4 [get_ports clk]
endgroup
set_property iostandard LVCMOS18 [get_ports [list clk]]
set_property iostandard LVCMOS18 [get_ports [list clk_dm]]
set_property iostandard LVCMOS18 [get_ports [list enable]]
set_property iostandard LVCMOS18 [get_ports [list Mem_Write]]
set_property iostandard LVCMOS18 [get_ports [list rst]]
set_property iostandard LVCMOS18 [get_ports [list {DM_Addr[7]} {DM_Addr[6]} {DM_Addr[5]} {DM_Addr[4]} {DM_Addr[3]} {DM_Addr[2]} {DM_Addr[1]} {DM_Addr[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {MW_Data_s[1]} {MW_Data_s[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {seg[7]} {seg[6]} {seg[5]} {seg[4]} {seg[3]} {seg[2]} {seg[1]} {seg[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {which[2]} {which[1]} {which[0]}]]
set_property pulltype PULLDOWN [get_ports [list {DM_Addr[7]} {DM_Addr[6]} {DM_Addr[5]} {DM_Addr[4]} {DM_Addr[3]} {DM_Addr[2]} {DM_Addr[1]} {DM_Addr[0]}]]
set_property pulltype PULLDOWN [get_ports [list {MW_Data_s[1]} {MW_Data_s[0]}]]
set_property pulltype PULLDOWN [get_ports [list clk]]
set_property pulltype PULLDOWN [get_ports [list clk_dm]]
set_property pulltype PULLDOWN [get_ports [list Mem_Write]]
set_property pulltype PULLDOWN [get_ports [list rst]]
save_constraints
